Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\joshuas2\Desktop\427\etc\system.filters
Done writing Tab View settings to:
	C:\Users\joshuas2\Desktop\427\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Sep 06 12:08:30 2012
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
xps_archiver -o C:\Users\joshuas2\Desktop\working_hdmi.zip  -c  -a C:\Users\joshuas2\Desktop\427\system.xmp

********************************************************************************
At Local date and time: Thu Sep 06 13:50:11 2012
 xps_archiver -o C:\Users\joshuas2\Desktop\working_hdmi.zip  -c  -a C:\Users\joshuas2\Desktop\427\system.xmp started...

Release Xilinx EDK 13.4 - xps_archiver EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Sep 13 15:31:40 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW\system.mhs line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 65 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW\system.mhs line 78 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW\system.mhs line 85 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW\system.mhs line 94 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW\system.mhs line 101 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW\system.mhs line 110 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 117 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW\system.mhs line
144 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 179 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 199 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 233 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 248 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 256 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 263 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 278 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW\system.mhs line 326 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 338 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW\system.mhs
line 348 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW\system.mhs line 110 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 157 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW\system.mhs line 157 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW\system.mhs line 233 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW\system.mhs line 157 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW/implementation/clock_generator_0_wrapper/clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 29.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
Warning - axi_gpio_0 port GPIO_IO_I width [5] does not match net net_axi_gpio_0_GPIO_IO_I_pin width [1]

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 229 
ERROR:EDK:4068 - INSTANCE: axi_gpio_0, PORT: GPIO_IO_I - THREE_STATE port, GPIO_IO, in use. Multiple drivers found on TRI_I port, GPIO_IO_I - C:\EE427\SpaceInvaderTestHW2\system.mhs line 351 
axi_gpio_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0.pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2_1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_control_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
axi_gpio_0 has been deleted from the project
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: S_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\EE427\SpaceInvaderTestHW2\system.mhs line 154 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 207 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: Push_Buttons_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - C:\EE427\SpaceInvaderTestHW2\system.mhs line 144 
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Warning - Push_Buttons_5Bits port GPIO_IO_I width [5] does not match net net_Push_Buttons_5Bits_GPIO_IO_I_pin width [1]

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 157 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 
ERROR:EDK:4068 - INSTANCE: Push_Buttons_5Bits, PORT: GPIO_IO_I - THREE_STATE port, GPIO_IO, in use. Multiple drivers found on TRI_I port, GPIO_IO_I - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
ERROR:EDK:4078 - INSTANCE: system, PORT: Push_Buttons_5Bits_GPIO_IO_pin, CONNECTOR: Push_Buttons_5Bits_GPIO_IO - connector name must have the same name as the port when a connection to the lower-level port lists the THREE_STATE=TRUE property - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 54 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 
ERROR:EDK:4074 - INSTANCE: system, PORT: Push_Buttons_5Bits_GPIO_IO_pin, CONNECTOR: Push_Buttons_5Bits_GPIO_IO - No driver found - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 54 
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 156 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 244 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 232 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 09:17:49 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 157 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
160 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 195 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 215 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 249 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 279 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 294 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 342 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 354 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 364 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0
   .pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in
   another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2
   _1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in
   another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file
   axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_co
   ntrol_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a
   referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_proc_common_v3_00_a/data/axi_gpio_v1_01_b_proc_common_v2_1_0.pao for IP axi_gpio_v1_01_b_proc_common, Version 3.00.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_axi_lite_ipif_v1_01_a/data/axi_gpio_v1_01_b_axi_lite_ipif_v2_1_0.pao for IP axi_gpio_v1_01_b_axi_lite_ipif, Version 1.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
ERROR:EDK:398 - Cannot find PAO file axi_gpio_v1_01_b_interrupt_control_v2_01_a/data/axi_gpio_v1_01_b_interrupt_control_v2_1_0.pao for IP axi_gpio_v1_01_b_interrupt_control, Version 2.01.a referred to in another PAO file  (PAO file of the core axi_gpio_v1_01_b) 
Deleting Internal port Push_Buttons_5Bits:GPIO_IO_I 
Deleting Internal port Push_Buttons_5Bits:IP2INTC_Irpt 
Push_Buttons_5Bits has been deleted from the project
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
axi_gpio_0 has been deleted from the project
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:3715 - IPNAME: axi_gpio, INSTANCE: Push_Buttons_5Bits - Tools are unable to determine the clock frequency of the bus interface S_AXI by tracing the clock ports. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: S_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\EE427\SpaceInvaderTestHW2\system.mhs line 210 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: clk_100_0000MHz - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 3333 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: Push_Buttons_5Bits, PORT: S_AXI_ACLK - port is driven by a sourceless connector - C:\EE427\SpaceInvaderTestHW2\_xps_tempmhsfilename.mhs line 191 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_SYS_RST_PRESENT value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR: Push_Buttons_5Bits_IP2INTC_Irpt - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_O, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_O - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 233 
WARNING:EDK:4181 - PORT: TMDS_RX_SDA_T, CONNECTOR: axi_hdmi_0_TMDS_RX_SDA_T - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 233 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 14 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\data\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_MEMCLK_PERIOD value to 3333 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\data\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 09:23:51 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
145 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 180 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 215 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 249 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 272 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 279 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 294 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 342 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 354 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 364 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 -
Running XST synthesis
INSTANCE:push_buttons_5bits - C:\EE427\SpaceInvaderTestHW2\system.mhs line 200 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 249 - Running
XST synthesis
INSTANCE:axi4lite_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 264 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 264 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper/axi4lite_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 70.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  4 sec
Total CPU time to NGDBUILD completion:  1 min  3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:308f6dee) REAL time: 41 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:308f6dee) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9006e30e) REAL time: 42 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:152faf20) REAL time: 1 mins 19 secs 

Phase 9.8  Global Placement
........................
.....................................................................................
.............................................................................
....................................................................................
.....
Phase 9.8  Global Placement (Checksum:cb2e86b) REAL time: 2 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb2e86b) REAL time: 2 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ebf156a2) REAL time: 2 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ebf156a2) REAL time: 2 mins 22 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2c2a1f19) REAL time: 2 mins 22 secs 

Total REAL time to Placer completion: 2 mins 34 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,290 out of  54,576   11
    Number used as Flip Flops:               6,280
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,474 out of  27,288   23
    Number used as logic:                    5,855 out of  27,288   21
      Number using O6 output only:           4,480
      Number using O5 output only:             123
      Number using O5 and O6:                1,252
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    311
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,761 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,605 out of   8,264   31
    Number with an unused LUT:               1,790 out of   8,264   21
    Number of fully used LUT-FF pairs:       3,869 out of   8,264   46
    Number of unique control sets:             399
    Number of slice register sites lost
      to control set restrictions:           1,517 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  695 MB
Total REAL time to MAP completion:  2 mins 43 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,290 out of  54,576   11
    Number used as Flip Flops:               6,280
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,474 out of  27,288   23
    Number used as logic:                    5,855 out of  27,288   21
      Number using O6 output only:           4,480
      Number using O5 output only:             123
      Number using O5 and O6:                1,252
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    311
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,761 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,605 out of   8,264   31
    Number with an unused LUT:               1,790 out of   8,264   21
    Number of fully used LUT-FF pairs:       3,869 out of   8,264   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45393 unrouted;      REAL time: 30 secs 

Phase  2  : 37935 unrouted;      REAL time: 33 secs 

Phase  3  : 15843 unrouted;      REAL time: 1 mins 1 secs 

Phase  4  : 15843 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 52 secs 
Total REAL time to Router completion: 2 mins 52 secs 
Total CPU time to Router completion: 2 mins 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2214 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.039     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  124 |  0.060     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   45 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   33 |  0.000     |  1.521      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.243     |  7.583      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.500      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.698      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.225ns|     4.495ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.174ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.720ns|     5.280ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.993ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.803ns|     5.637ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.262ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.577ns|     5.423ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.766ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.930ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.770ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.977ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.973ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.516ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.848ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|     9.475ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    15.850ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.689ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.990ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.495ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.637ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 3 secs 
Total CPU time to PAR completion: 2 mins 45 secs 

Peak Memory Usage:  615 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 961772 paths, 0 nets, and 37834 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.423ns


Analysis completed Mon Oct 01 09:33:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 25 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 09:33:11 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:00 2012
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:11 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: IP2INTC_Irpt, CONNECTOR:
   Push_Buttons_5Bits_IP2INTC_Irpt - floating connection -
   C:\EE427\SpaceInvaderTestHW2\system.mhs line 212 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 14:20:29 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

fit_timer_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 245 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:05:23 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 -
Running XST synthesis
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 355 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 376 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper/microblaze_0_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 92.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:07:48 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3a7b04c8) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3a7b04c8) REAL time: 41 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:42797888) REAL time: 41 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 13 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4db78817) REAL time: 1 mins 14 secs 

Phase 9.8  Global Placement
.........................
............................................................
..........................................................................
.................................................................
...
Phase 9.8  Global Placement (Checksum:4dd6e9d0) REAL time: 2 mins 1 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4dd6e9d0) REAL time: 2 mins 1 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:847a476c) REAL time: 2 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:847a476c) REAL time: 2 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b47efaf) REAL time: 2 mins 13 secs 

Total REAL time to Placer completion: 2 mins 24 secs 
Total CPU  time to Placer completion: 2 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,310 out of  54,576   11
    Number used as Flip Flops:               6,300
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,545 out of  27,288   23
    Number used as logic:                    5,906 out of  27,288   21
      Number using O6 output only:           4,513
      Number using O5 output only:             125
      Number using O5 and O6:                1,268
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    357
      Number with same-slice register load:    332
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,771 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,243
    Number with an unused Flip Flop:         2,603 out of   8,243   31
    Number with an unused LUT:               1,698 out of   8,243   20
    Number of fully used LUT-FF pairs:       3,942 out of   8,243   47
    Number of unique control sets:             401
    Number of slice register sites lost
      to control set restrictions:           1,537 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  695 MB
Total REAL time to MAP completion:  2 mins 32 secs 
Total CPU time to MAP completion:   2 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,310 out of  54,576   11
    Number used as Flip Flops:               6,300
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,545 out of  27,288   23
    Number used as logic:                    5,906 out of  27,288   21
      Number using O6 output only:           4,513
      Number using O5 output only:             125
      Number using O5 and O6:                1,268
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    357
      Number with same-slice register load:    332
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,771 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,243
    Number with an unused Flip Flop:         2,603 out of   8,243   31
    Number with an unused LUT:               1,698 out of   8,243   20
    Number of fully used LUT-FF pairs:       3,942 out of   8,243   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45648 unrouted;      REAL time: 28 secs 

Phase  2  : 38139 unrouted;      REAL time: 31 secs 

Phase  3  : 16288 unrouted;      REAL time: 47 secs 

Phase  4  : 16288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2224 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.061     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  126 |  0.033     |  1.245      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   47 |  0.477     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.230     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  1.532      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.520     |  6.671      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.965      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.915      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.648ns|     5.072ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.184ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.820ns|     6.180ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.219ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     8.006ns|     5.434ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.379ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.606ns|     5.394ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.067ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.865ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     3.296ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.972ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.936ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.779ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.352ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.071ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.815ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    14.164ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.180ns|      7.547ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|     10.144ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      5.072ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.434ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 24 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  628 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969800 paths, 0 nets, and 38051 connections

Design statistics:
   Minimum period:   6.180ns (Maximum frequency: 161.812MHz)
   Maximum path delay from/to any node:   5.394ns


Analysis completed Mon Oct 01 15:13:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 24 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 15:13:29 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:16:46 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:17:01 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

fit_timer_1 has been added to the project
fit_timer_1 has been deleted from the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 30 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N - floating connection - C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\data\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:28:27 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 376 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 355 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Oct 01 15:55:03 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:55ea2e69) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:55ea2e69) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:83a3bf29) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:409be510) REAL time: 1 mins 11 secs 

Phase 9.8  Global Placement
.........................
...........................................................
................................................................
....................................................................................................
.....
Phase 9.8  Global Placement (Checksum:8e4b6f04) REAL time: 2 mins 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8e4b6f04) REAL time: 2 mins 6 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f9d5e0b4) REAL time: 2 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f9d5e0b4) REAL time: 2 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:20473ecd) REAL time: 2 mins 21 secs 

Total REAL time to Placer completion: 2 mins 33 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,316 out of  54,576   11
    Number used as Flip Flops:               6,306
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,540 out of  27,288   23
    Number used as logic:                    5,902 out of  27,288   21
      Number using O6 output only:           4,507
      Number using O5 output only:             123
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    331
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,765 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,214
    Number with an unused Flip Flop:         2,558 out of   8,214   31
    Number with an unused LUT:               1,674 out of   8,214   20
    Number of fully used LUT-FF pairs:       3,982 out of   8,214   48
    Number of unique control sets:             401
    Number of slice register sites lost
      to control set restrictions:           1,531 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  698 MB
Total REAL time to MAP completion:  2 mins 40 secs 
Total CPU time to MAP completion:   2 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,316 out of  54,576   11
    Number used as Flip Flops:               6,306
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,540 out of  27,288   23
    Number used as logic:                    5,902 out of  27,288   21
      Number using O6 output only:           4,507
      Number using O5 output only:             123
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     282 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           194
        Number using O6 output only:            62
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    356
      Number with same-slice register load:    331
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,765 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,214
    Number with an unused Flip Flop:         2,558 out of   8,214   31
    Number with an unused LUT:               1,674 out of   8,214   20
    Number of fully used LUT-FF pairs:       3,982 out of   8,214   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45625 unrouted;      REAL time: 28 secs 

Phase  2  : 38128 unrouted;      REAL time: 31 secs 

Phase  3  : 15931 unrouted;      REAL time: 46 secs 

Phase  4  : 15931 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 
Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2231 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  127 |  0.042     |  1.253      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   57 |  0.060     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   33 |  0.000     |  1.082      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.273     |  7.613      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.636      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.411      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.834ns|     4.886ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.167ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.427ns|     5.573ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.921ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     6.966ns|     6.474ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.314ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.598ns|     5.402ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.697ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.778ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.685ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.978ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.826ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.664ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     6.880ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.750ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.778ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      7.270ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.772ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.886ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.474ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 22 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  626 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969803 paths, 0 nets, and 38049 connections

Design statistics:
   Minimum period:   6.474ns (Maximum frequency: 154.464MHz)
   Maximum path delay from/to any node:   5.402ns


Analysis completed Mon Oct 01 16:00:38 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 16:00:48 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:01:51 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:02:04 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\EE427\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Oct 01 16:06:47 2012
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:06:47 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:30:02 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/l
ib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/EE427/SpaceInvaderTestHW2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 66 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 86 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 95 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 102 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 118 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\EE427\SpaceInvaderTestHW2\system.mhs line
146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 201 - Copying cache implementation
netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 265 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 273 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 280 - Copying cache implementation
netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 343 - Copying cache implementation
netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 355 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 366 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs
line 376 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 -
Running XST synthesis
INSTANCE:axi_ac97_0 - C:\EE427\SpaceInvaderTestHW2\system.mhs line 250 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\EE427\SpaceInvaderTestHW2\system.mhs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 30.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/EE427/SpaceInvaderTestHW2/implementation/fpga.flw 
Using Option File(s): 
 C:/EE427/SpaceInvaderTestHW2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/EE427/SpaceInvaderTestHW2/implementation/system.ngc" ...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_i_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_d_bram_ctrl_wrapper.ng
c"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/digilent_quadspi_cntlr_wrapper.ngc"
...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_bram_block_wrapper.ngc
"...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/mcb_ddr2_wrapper.ncf" to module
"MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi4_0_wrapper.ncf" to module
"axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/EE427/SpaceInvaderTestHW2/implementation/axi_vdma_0_wrapper.ncf" to module
"axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e8ae0ebb) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e8ae0ebb) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8398095b) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2f17e7d5) REAL time: 1 mins 10 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2f17e7d5) REAL time: 1 mins 11 secs 

Phase 9.8  Global Placement
.......................
........................................................
.......................................................................
.......................................................................
........
Phase 9.8  Global Placement (Checksum:2298eb05) REAL time: 1 mins 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2298eb05) REAL time: 1 mins 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:413457da) REAL time: 2 mins 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:413457da) REAL time: 2 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:295b3d77) REAL time: 2 mins 10 secs 

Total REAL time to Placer completion: 2 mins 22 secs 
Total CPU  time to Placer completion: 2 mins 17 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,332 out of  54,576   11
    Number used as Flip Flops:               6,322
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,572 out of  27,288   24
    Number used as logic:                    5,905 out of  27,288   21
      Number using O6 output only:           4,508
      Number using O5 output only:             125
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    378
      Number with same-slice register load:    352
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,621 out of   8,264   31
    Number with an unused LUT:               1,692 out of   8,264   20
    Number of fully used LUT-FF pairs:       3,951 out of   8,264   47
    Number of unique control sets:             414
    Number of slice register sites lost
      to control set restrictions:           1,628 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  697 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,332 out of  54,576   11
    Number used as Flip Flops:               6,322
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,572 out of  27,288   24
    Number used as logic:                    5,905 out of  27,288   21
      Number using O6 output only:           4,508
      Number using O5 output only:             125
      Number using O5 and O6:                1,272
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    378
      Number with same-slice register load:    352
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,796 out of   6,822   40
  Nummber of MUXCYs used:                    1,128 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,264
    Number with an unused Flip Flop:         2,621 out of   8,264   31
    Number with an unused LUT:               1,692 out of   8,264   20
    Number of fully used LUT-FF pairs:       3,951 out of   8,264   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 45664 unrouted;      REAL time: 28 secs 

Phase  2  : 38134 unrouted;      REAL time: 31 secs 

Phase  3  : 16099 unrouted;      REAL time: 47 secs 

Phase  4  : 16099 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2224 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  129 |  0.060     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   45 |  0.479     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.240     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   31 |  0.000     |  0.813      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.308     |  6.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.496      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.275ns|     4.445ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.162ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.322ns|     5.678ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.017ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     6.932ns|     6.508ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.373ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.578ns|     5.422ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.446ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.054ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.161ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.929ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.974ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.423ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.450ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     8.333ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.692ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.707ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      6.614ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      8.890ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.445ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.508ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 24 secs 
Total CPU time to PAR completion: 1 mins 8 secs 

Peak Memory Usage:  636 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 969834 paths, 0 nets, and 38050 connections

Design statistics:
   Minimum period:   6.508ns (Maximum frequency: 153.657MHz)
   Maximum path delay from/to any node:   5.422ns


Analysis completed Mon Oct 01 16:36:26 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Mon Oct 01 16:36:35 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:37:13 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection - C:\EE427\SpaceInvaderTestHW2\system.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/EE427/SpaceInvaderTestHW2/__xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 01 16:37:25 2012
 xsdk.exe -hwspec C:\EE427\SpaceInvaderTestHW2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\etc\system.gui
Assigned Driver pit 1.00.a for instance pit_0
pit_0 has been added to the project
WARNING:EDK:2137 - Peripheral pit_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: pit_0

********************************************************************************
At Local date and time: Fri Nov 04 13:57:02 2016
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml -lp C:/Users/superman/Desktop/db/space_invaders/user_hardware
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:2418 - Specified path
   'C:\Users\superman\Desktop\db\space_invaders\user_hardware\' is not a
   directory!

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\syste
   m.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\syste
   m.mhs line 246 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html -lp C:/Users/superman/Desktop/db/space_invaders/user_hardware -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:2418 - Specified path
   'C:\Users\superman\Desktop\db\space_invaders\user_hardware\' is not a
   directory!
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/__
xps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs-master/PIT/ -lp C:/Users/superman/Desktop/db/space_invaders/user_hardware  -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs-master/PIT/ -lp
C:/Users/superman/Desktop/db/space_invaders/user_hardware -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/system.m
hs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:3243 - specified path
   'C:\Users\superman\Desktop\db\space_invaders\user_hardware\' is not a
   directory!

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\syste
   m.mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\syste
   m.mhs line 246 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 66 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 79 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 86 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 95 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 102 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 111 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 118 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 146 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 181 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 201 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 216 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 250 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 273 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 280 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 295 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 343 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 366 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 376 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 159 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 159 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 265 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 355 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 384 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 159 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\system.m
hs line 265 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/implemen
tation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/implemen
tation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/digilent_quadspi_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/okazaki/the_best_hardware/SpaceInvaderTestHW2/impleme
ntation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(74)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(75)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4ace1592) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4ace1592) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8bdb1a62) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cac116e4) REAL time: 53 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cac116e4) REAL time: 53 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cac116e4) REAL time: 53 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:cac116e4) REAL time: 53 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cac116e4) REAL time: 53 secs 

Phase 9.8  Global Placement
.......................
..............................................................................
............................................................................................
............................................................................................................
.........
Phase 9.8  Global Placement (Checksum:704f610f) REAL time: 1 mins 33 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:704f610f) REAL time: 1 mins 33 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e253c373) REAL time: 1 mins 50 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e253c373) REAL time: 1 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8ea58b75) REAL time: 1 mins 51 secs 

Total REAL time to Placer completion: 1 mins 59 secs 
Total CPU  time to Placer completion: 1 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,527 out of  54,576   11
    Number used as Flip Flops:               6,517
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,782 out of  27,288   24
    Number used as logic:                    6,147 out of  27,288   22
      Number using O6 output only:           4,700
      Number using O5 output only:             124
      Number using O5 and O6:                1,323
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    346
      Number with same-slice register load:    322
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,844 out of   6,822   41
  Nummber of MUXCYs used:                    1,164 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,608
    Number with an unused Flip Flop:         2,730 out of   8,608   31
    Number with an unused LUT:               1,826 out of   8,608   21
    Number of fully used LUT-FF pairs:       4,052 out of   8,608   47
    Number of unique control sets:             424
    Number of slice register sites lost
      to control set restrictions:           1,649 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  729 MB
Total REAL time to MAP completion:  2 mins 5 secs 
Total CPU time to MAP completion:   2 mins 5 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,527 out of  54,576   11
    Number used as Flip Flops:               6,517
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,782 out of  27,288   24
    Number used as logic:                    6,147 out of  27,288   22
      Number using O6 output only:           4,700
      Number using O5 output only:             124
      Number using O5 and O6:                1,323
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    346
      Number with same-slice register load:    322
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,844 out of   6,822   41
  Nummber of MUXCYs used:                    1,164 out of  13,644    8
  Number of LUT Flip Flop pairs used:        8,608
    Number with an unused Flip Flop:         2,730 out of   8,608   31
    Number with an unused LUT:               1,826 out of   8,608   21
    Number of fully used LUT-FF pairs:       4,052 out of   8,608   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     218   35
    Number of LOCed IOBs:                       77 out of      77  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 47233 unrouted;      REAL time: 16 secs 

Phase  2  : 39585 unrouted;      REAL time: 18 secs 

Phase  3  : 16732 unrouted;      REAL time: 31 secs 

Phase  4  : 16732 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2291 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   62 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  123 |  0.055     |  1.277      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   49 |  0.457     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   15 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   30 |  0.000     |  1.389      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.956      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  6.159     |  8.583      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.635      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.656      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     2.129ns|     4.591ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.293ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.689ns|     7.311ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.629ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.248ns|     6.192ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.376ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.574ns|     5.426ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.865ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.231ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     5.003ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.970ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.975ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.679ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.160ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     6.939ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    11.130ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    13.898ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      7.311ns|      6.831ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.182ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.591ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.192ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 4 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  659 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 978376 paths, 0 nets, and 39558 connections

Design statistics:
   Minimum period:   7.311ns (Maximum frequency: 136.780MHz)
   Maximum path delay from/to any node:   5.426ns


Analysis completed Fri Nov 04 14:02:59 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Nov 04 14:03:07 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\okazaki\the_best_hardware\SpaceInvaderTestHW2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
Assigned Driver score_display_2 1.00.a for instance score_display_2_0
score_display_2_0 has been added to the project
WARNING:EDK:2137 - Peripheral score_display_2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: score_display_2_0
score_display_2_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui
Assigned Driver score_display_2 1.00.a for instance score_display_2_0
score_display_2_0 has been added to the project
WARNING:EDK:2137 - Peripheral score_display_2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: score_display_2_0

********************************************************************************
At Local date and time: Wed Nov 16 15:37:09 2016
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/__x
ps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165: <to_unsigned> is not declared.
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 212: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 213: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 216: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229: Character ' ' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: Character ' ' is not in element type std_logic
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Nov 16 15:41:30 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259: Syntax error near "=".
ERROR:HDLCompiler:854 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Wed Nov 16 15:43:54 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259: Syntax error near "=".
ERROR:HDLCompiler:854 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/score_display_2_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Nov 16 15:44:59 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 212: Choice "0000000000000000" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 213: Choice "0000000000000001" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214: Choice "0000000000000010" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215: Choice "0000000000000011" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 216: Choice "0000000000000100" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217: Choice "0000000000000101" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218: Choice "0000000000000110" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219: Choice "0000000000000111" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220: Choice "0000000000001000" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221: Choice "0000000000001001" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223: Choice "0000000000001010" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224: Choice "0000000000001011" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225: Choice "0000000000001100" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226: Choice "0000000000001101" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227: Choice "0000000000001110" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228: Choice "0000000000001111" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229: Choice "0000000000010000" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: Choice "0000000000010010" should have 32 elements
ERROR:HDLCompiler:308 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231: Choice "0000000000010011" should have 32 elements
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Nov 16 15:46:49 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 213: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 216: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231: Character '_' is not in element type std_logic
ERROR:HDLCompiler:304 - "C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/MyProcessorIPLib/pcores/score_display_2_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232: Character '_' is not in element type std_logic
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\synthe
   sis\score_display_2_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Nov 16 15:48:13 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0x7e400000-0x7e40ffff) Digilent_QuadSPI_Cntlr	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 39 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 259 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 92 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 99 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 108 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 115 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 131 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 159 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 194 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 214 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 229 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 278 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 286 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 293 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 308 - Copying cache implementation netlist
IPNAME:d_qspi_axi INSTANCE:digilent_quadspi_cntlr -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 356 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 368 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 379 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 389 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 124 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 397 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 172 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 44.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/digilent_quadspi_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(95)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(96)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4486a59f) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 2
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	Digilent_QuadSPI_Cntlr_C_pin
   	Digilent_QuadSPI_Cntlr_S_pin

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	score_display_2_0_digit_0_pin
   	score_display_2_0_digit_1_pin
   	score_display_2_0_digit_2_pin
   	score_display_2_0_digit_3_pin
   	score_display_2_0_digit_4_pin
   	score_display_2_0_digit_5_pin
   	score_display_2_0_seg_a_pin
   	score_display_2_0_seg_b_pin
   	score_display_2_0_seg_c_pin
   	score_display_2_0_seg_d_pin
   	score_display_2_0_seg_e_pin
   	score_display_2_0_seg_f_pin
   	score_display_2_0_seg_g_pin

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 2
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	score_display_2_0_digit_0_pin
   	score_display_2_0_digit_1_pin
   	score_display_2_0_digit_2_pin
   	score_display_2_0_digit_3_pin
   	score_display_2_0_digit_4_pin
   	score_display_2_0_digit_5_pin
   	score_display_2_0_seg_a_pin
   	score_display_2_0_seg_b_pin
   	score_display_2_0_seg_c_pin
   	score_display_2_0_seg_d_pin
   	score_display_2_0_seg_e_pin
   	score_display_2_0_seg_f_pin
   	score_display_2_0_seg_g_pin

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = 12
   List of locked IOB's:
   	Digilent_QuadSPI_Cntlr_DQ<0>
   	Digilent_QuadSPI_Cntlr_DQ<1>
   	Digilent_QuadSPI_Cntlr_DQ<2>
   	Digilent_QuadSPI_Cntlr_DQ<3>

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:4486a59f) REAL time: 31 secs 

Total REAL time to Placer completion: 31 secs 
Total CPU  time to Placer completion: 26 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :  10
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Nov 16 15:56:17 2016
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/digilent_quadspi_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(95)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(96)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4486a59f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4486a59f) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c752873f) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2a32ec2c) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
............................................................
.......................................................................................................................
...........................................................................................................
..............
Phase 9.8  Global Placement (Checksum:18c4579a) REAL time: 1 mins 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18c4579a) REAL time: 1 mins 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:db875090) REAL time: 1 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:db875090) REAL time: 1 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:93acce99) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,852 out of  54,576   12
    Number used as Flip Flops:               6,842
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      7,101 out of  27,288   26
    Number used as logic:                    6,503 out of  27,288   23
      Number using O6 output only:           5,024
      Number using O5 output only:             124
      Number using O5 and O6:                1,355
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    309
      Number with same-slice register load:    283
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,097 out of   6,822   45
  Nummber of MUXCYs used:                    1,168 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,098
    Number with an unused Flip Flop:         2,867 out of   9,098   31
    Number with an unused LUT:               1,997 out of   9,098   21
    Number of fully used LUT-FF pairs:       4,234 out of   9,098   46
    Number of unique control sets:             437
    Number of slice register sites lost
      to control set restrictions:           1,660 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     218   41
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  736 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,852 out of  54,576   12
    Number used as Flip Flops:               6,842
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      7,101 out of  27,288   26
    Number used as logic:                    6,503 out of  27,288   23
      Number using O6 output only:           5,024
      Number using O5 output only:             124
      Number using O5 and O6:                1,355
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    309
      Number with same-slice register load:    283
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,097 out of   6,822   45
  Nummber of MUXCYs used:                    1,168 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,098
    Number with an unused Flip Flop:         2,867 out of   9,098   31
    Number with an unused LUT:               1,997 out of   9,098   21
    Number of fully used LUT-FF pairs:       4,234 out of   9,098   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     218   41
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49823 unrouted;      REAL time: 16 secs 

Phase  2  : 42017 unrouted;      REAL time: 18 secs 

Phase  3  : 18346 unrouted;      REAL time: 32 secs 

Phase  4  : 18346 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2411 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   47 |  0.460     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  122 |  0.051     |  1.266      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   14 |  0.231     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.039     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.809     |  6.880      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  0.600      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.550      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.636      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.954      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.824ns|     4.896ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.239ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.871ns|     6.129ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.012ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.909ns|     5.531ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.342ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.585ns|     5.415ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.222ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.831ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.210ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.969ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.975ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.407ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.917ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.858ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.500ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.657ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.129ns|      7.285ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.792ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.896ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.531ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  669 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 989004 paths, 0 nets, and 41321 connections

Design statistics:
   Minimum period:   6.129ns (Maximum frequency: 163.159MHz)
   Maximum path delay from/to any node:   5.415ns


Analysis completed Wed Nov 16 16:00:35 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Wed Nov 16 16:00:44 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 16 16:08:54 2016
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/digilent_quadspi_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(95)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(96)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4486a59f) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4486a59f) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c752873f) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:2a32ec2c) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2a32ec2c) REAL time: 54 secs 

Phase 9.8  Global Placement
.........................
............................................................
.......................................................................................................................
...........................................................................................................
..............
Phase 9.8  Global Placement (Checksum:18c4579a) REAL time: 1 mins 34 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18c4579a) REAL time: 1 mins 34 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:db875090) REAL time: 1 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:db875090) REAL time: 1 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:93acce99) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,852 out of  54,576   12
    Number used as Flip Flops:               6,842
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      7,101 out of  27,288   26
    Number used as logic:                    6,503 out of  27,288   23
      Number using O6 output only:           5,024
      Number using O5 output only:             124
      Number using O5 and O6:                1,355
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    309
      Number with same-slice register load:    283
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,097 out of   6,822   45
  Nummber of MUXCYs used:                    1,168 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,098
    Number with an unused Flip Flop:         2,867 out of   9,098   31
    Number with an unused LUT:               1,997 out of   9,098   21
    Number of fully used LUT-FF pairs:       4,234 out of   9,098   46
    Number of unique control sets:             437
    Number of slice register sites lost
      to control set restrictions:           1,660 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     218   41
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  734 MB
Total REAL time to MAP completion:  1 mins 59 secs 
Total CPU time to MAP completion:   1 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,852 out of  54,576   12
    Number used as Flip Flops:               6,842
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      7,101 out of  27,288   26
    Number used as logic:                    6,503 out of  27,288   23
      Number using O6 output only:           5,024
      Number using O5 output only:             124
      Number using O5 and O6:                1,355
      Number used as ROM:                        0
    Number used as Memory:                     289 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           201
        Number using O6 output only:            69
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    309
      Number with same-slice register load:    283
      Number with same-slice carry load:        26
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,097 out of   6,822   45
  Nummber of MUXCYs used:                    1,168 out of  13,644    8
  Number of LUT Flip Flop pairs used:        9,098
    Number with an unused Flip Flop:         2,867 out of   9,098   31
    Number with an unused LUT:               1,997 out of   9,098   21
    Number of fully used LUT-FF pairs:       4,234 out of   9,098   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     218   41
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             12
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          3 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     376   15
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49823 unrouted;      REAL time: 16 secs 

Phase  2  : 42017 unrouted;      REAL time: 18 secs 

Phase  3  : 18346 unrouted;      REAL time: 32 secs 

Phase  4  : 18346 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2411 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   47 |  0.460     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  122 |  0.051     |  1.266      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   14 |  0.231     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.039     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.809     |  6.880      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   32 |  0.000     |  0.600      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.550      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.636      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.954      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.824ns|     4.896ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.239ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.871ns|     6.129ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     1.012ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.909ns|     5.531ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.342ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.585ns|     5.415ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.222ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.831ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.210ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.969ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.975ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.407ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.917ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.858ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.500ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.657ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.129ns|      7.285ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.792ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.896ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.531ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  669 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 989004 paths, 0 nets, and 41321 connections

Design statistics:
   Minimum period:   6.129ns (Maximum frequency: 163.159MHz)
   Maximum path delay from/to any node:   5.415ns


Analysis completed Wed Nov 16 16:13:12 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Wed Nov 16 16:13:19 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   Digilent_QuadSPI_Cntlr_C_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 27 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 16 16:16:49 2016
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/digilent_quadspi_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET score_dg_e_pin LOC = "M11"  |>
   [system.ucf(30)]: NET "score_dg_e_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET score_dg_e_pin LOC = "M11"  |> [system.ucf(30)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33;>
   [system.ucf(30)]: NET "score_dg_e_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(95)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(96)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:  38

Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   42 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Digilent_QuadSPI_Cntlr has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Digilent_QuadSPI_Cntlr_C_pin
   Digilent_QuadSPI_Cntlr_S_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Wed Nov 16 16:43:37 2016
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
file:/C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/__x
ps/.dswkshop/axi_vdma_0.svg:-
Cannot find the referenced element
"#AXIS_busconn_INITIATOR
specified on the element <use> - may be a problem of id
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_C_pin LOC =
   "R15"  |> [system.ucf(4)]: NET "Digilent_QuadSPI_Cntlr_C_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_C_pin LOC = "R15"  |> [system.ucf(4)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [system.ucf(4)]: NET "Digilent_QuadSPI_Cntlr_C_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLUP;> [system.ucf(4)]: NET
   "Digilent_QuadSPI_Cntlr_C_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_DQ[0] LOC =
   "T13"  |> [system.ucf(5)]: NET "Digilent_QuadSPI_Cntlr_DQ[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_DQ[0] LOC = "T13"  |> [system.ucf(5)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(5)]: NET "Digilent_QuadSPI_Cntlr_DQ[0]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_DQ[1] LOC =
   "R13"  |> [system.ucf(6)]: NET "Digilent_QuadSPI_Cntlr_DQ[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_DQ[1] LOC = "R13"  |> [system.ucf(6)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(6)]: NET "Digilent_QuadSPI_Cntlr_DQ[1]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_DQ[2] LOC =
   "T14"  |> [system.ucf(7)]: NET "Digilent_QuadSPI_Cntlr_DQ[2]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_DQ[2] LOC = "T14"  |> [system.ucf(7)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(7)]: NET "Digilent_QuadSPI_Cntlr_DQ[2]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_DQ[3] LOC =
   "V14"  |> [system.ucf(8)]: NET "Digilent_QuadSPI_Cntlr_DQ[3]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_DQ[3] LOC = "V14"  |> [system.ucf(8)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(8)]: NET "Digilent_QuadSPI_Cntlr_DQ[3]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET Digilent_QuadSPI_Cntlr_S_pin LOC =
   "V3"  |> [system.ucf(9)]: NET "Digilent_QuadSPI_Cntlr_S_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Digilent_QuadSPI_Cntlr_S_pin LOC = "V3"  |> [system.ucf(9)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33";>
   [system.ucf(9)]: NET "Digilent_QuadSPI_Cntlr_S_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(95)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(96)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(15)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(14)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    13
  Number of warnings:  43

Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   40 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Nov 16 16:47:16 2016
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a72e141c) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a72e141c) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e5a8cc0c) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:54eea767) REAL time: 52 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:54eea767) REAL time: 52 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:54eea767) REAL time: 52 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:54eea767) REAL time: 52 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:54eea767) REAL time: 52 secs 

Phase 9.8  Global Placement
........................
..........................................................................................
.....................................................................................................................
.......................................................................
....
Phase 9.8  Global Placement (Checksum:cb3577c5) REAL time: 1 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cb3577c5) REAL time: 1 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f63c31f8) REAL time: 1 mins 38 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f63c31f8) REAL time: 1 mins 38 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d5ad32b6) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 47 secs 
Total CPU  time to Placer completion: 1 mins 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,583 out of  27,288   24
    Number used as logic:                    5,980 out of  27,288   21
      Number using O6 output only:           4,642
      Number using O5 output only:              96
      Number using O5 and O6:                1,242
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    315
      Number with same-slice register load:    293
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,869 out of   6,822   42
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,508
    Number with an unused Flip Flop:         2,701 out of   8,508   31
    Number with an unused LUT:               1,925 out of   8,508   22
    Number of fully used LUT-FF pairs:       3,882 out of   8,508   45
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,585 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  724 MB
Total REAL time to MAP completion:  1 mins 53 secs 
Total CPU time to MAP completion:   1 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,416 out of  54,576   11
    Number used as Flip Flops:               6,406
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,583 out of  27,288   24
    Number used as logic:                    5,980 out of  27,288   21
      Number using O6 output only:           4,642
      Number using O5 output only:              96
      Number using O5 and O6:                1,242
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    315
      Number with same-slice register load:    293
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,869 out of   6,822   42
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,508
    Number with an unused Flip Flop:         2,701 out of   8,508   31
    Number with an unused LUT:               1,925 out of   8,508   22
    Number of fully used LUT-FF pairs:       3,882 out of   8,508   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46467 unrouted;      REAL time: 16 secs 

Phase  2  : 39006 unrouted;      REAL time: 18 secs 

Phase  3  : 16372 unrouted;      REAL time: 31 secs 

Phase  4  : 16372 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2237 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  128 |  0.057     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.035     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   47 |  0.480     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.925      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   30 |  0.000     |  2.555      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  6.417     |  8.623      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.886      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.961ns|     4.759ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.241ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.039ns|     4.961ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.656ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.722ns|     5.718ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.237ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.580ns|     5.420ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.718ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.853ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.258ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.978ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.941ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.981ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.684ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.563ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.999ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.439ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      7.081ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.518ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.759ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      5.718ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  651 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965090 paths, 0 nets, and 38160 connections

Design statistics:
   Minimum period:   5.990ns (Maximum frequency: 166.945MHz)
   Maximum path delay from/to any node:   5.420ns


Analysis completed Wed Nov 16 16:51:21 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Wed Nov 16 16:51:29 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.filters
Done writing Tab View settings to:
	C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\etc\system.gui

********************************************************************************
At Local date and time: Wed Nov 16 17:13:39 2016
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Users/superman/Desktop/byu-ee-427-labs/PIT/ -lp
C:/EE427/Atlys_BSB_Support_v_3_4/Atlys_AXI_BSB_Support/lib/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY/ -lp
C:/Users/superman/Desktop/byu-ee-427-labs/SCORE_DISPLAY_2/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@xilinxlic1.ee.byu.edu'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.4\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'axi4lite_0_M_AXI_ACLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x72400000-0x7240ffff) score_display_2_0	axi4lite_0
  (0x7bc00000-0x7bc0ffff) pit_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_vdma_0	axi4lite_0
  (0x7e220000-0x7e22ffff) axi_hdmi_0	axi4lite_0
  (0x7e240000-0x7e24ffff) axi_ac97_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: axi4lite_0_M_AXI_ACLK_pin, CONNECTOR: axi4lite_0_M_ACLK
   - floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 36 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_00_a\dat
   a\axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: M_AXIS_S2MM_ACLK, CONNECTOR: M_AXIS_S2MM_ACLK_int -
   floating connection -
   C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system
   .mhs line 256 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   05_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_05_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 76 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 105 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 112 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 128 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 156 - Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 191 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 211 - Copying cache implementation netlist
IPNAME:axi_hdmi INSTANCE:axi_hdmi_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 226 - Copying cache implementation netlist
IPNAME:axi_ac97 INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 275 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 283 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 290 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 305 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 353 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 364 - Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 374 - Copying cache implementation netlist
IPNAME:pit INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Copying cache implementation netlist
IPNAME:score_display_2 INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_ac97_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pit_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:score_display_2_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 392 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\superman\Desktop\byu-ee-427-labs\SpaceInvadersHW_Pit_fit_7seg\system.mh
s line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 46.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/fpga.flw 
Using Option File(s): 
 C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/system.ngc" ...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_hdmi_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_ac97_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_intc_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/fit_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/pit_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/score_display_2_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/byu-ee-427-labs/SpaceInvadersHW_Pit_fit_7seg/implemen
tation/axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14 ns;> [system.ucf(89)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10 ns;> [system.ucf(90)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO" TS_clock_g...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1" TS_axi...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10" TS_a...>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(9)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(8)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:200240cb) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:200240cb) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:42e01d4b) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a722c172) REAL time: 52 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a722c172) REAL time: 52 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a722c172) REAL time: 52 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a722c172) REAL time: 52 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a722c172) REAL time: 52 secs 

Phase 9.8  Global Placement
.........................
................................................................................
..........................................................................
.......................................................................................................................................................................
.....
Phase 9.8  Global Placement (Checksum:fdabfa2) REAL time: 1 mins 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fdabfa2) REAL time: 1 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c6100d5e) REAL time: 1 mins 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c6100d5e) REAL time: 1 mins 37 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:3b2f7777) REAL time: 1 mins 37 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 1 mins 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 6,417 out of  54,576   11
    Number used as Flip Flops:               6,407
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,630 out of  27,288   24
    Number used as logic:                    5,991 out of  27,288   21
      Number using O6 output only:           4,656
      Number using O5 output only:              96
      Number using O5 and O6:                1,239
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    351
      Number with same-slice register load:    328
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,445
    Number with an unused Flip Flop:         2,672 out of   8,445   31
    Number with an unused LUT:               1,815 out of   8,445   21
    Number of fully used LUT-FF pairs:       3,958 out of   8,445   46
    Number of unique control sets:             411
    Number of slice register sites lost
      to control set restrictions:           1,584 out of  54,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  721 MB
Total REAL time to MAP completion:  1 mins 51 secs 
Total CPU time to MAP completion:   1 mins 51 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.21 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,417 out of  54,576   11
    Number used as Flip Flops:               6,407
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      6,630 out of  27,288   24
    Number used as logic:                    5,991 out of  27,288   21
      Number using O6 output only:           4,656
      Number using O5 output only:              96
      Number using O5 and O6:                1,239
      Number used as ROM:                        0
    Number used as Memory:                     288 out of   6,408    4
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:           200
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                131
    Number used exclusively as route-thrus:    351
      Number with same-slice register load:    328
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,815 out of   6,822   41
  Nummber of MUXCYs used:                    1,036 out of  13,644    7
  Number of LUT Flip Flop pairs used:        8,445
    Number with an unused Flip Flop:         2,672 out of   8,445   31
    Number with an unused LUT:               1,815 out of   8,445   21
    Number of fully used LUT-FF pairs:       3,958 out of   8,445   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38
    Number of LOCed IOBs:                       84 out of      84  100
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of     116   25
  Number of RAMB8BWERs:                          1 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             1 out of       8   12
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 46453 unrouted;      REAL time: 16 secs 

Phase  2  : 39011 unrouted;      REAL time: 18 secs 

Phase  3  : 16364 unrouted;      REAL time: 30 secs 

Phase  4  : 16364 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2217 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|S_AXIS_MM2S_ACLK_int |              |      |      |            |             |
|                     |  BUFGMUX_X2Y4| No   |  129 |  0.055     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.038     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Bit_Clk_p |              |      |      |            |             |
|            in_BUFGP |  BUFGMUX_X2Y2| No   |   46 |  0.482     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|              Clk_x2 | BUFGMUX_X3Y13| No   |   13 |  0.236     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.246      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/AXI_LITE_IPIF_I/I_ |              |      |      |            |             |
|SLAVE_ATTACHMENT/rst |              |      |      |            |             |
|             _rstpot |         Local|      |   33 |  0.000     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  5.301     |  7.642      |
+---------------------+--------------+------+------+------------+-------------+
|axi_ac97_0/axi_ac97_ |              |      |      |            |             |
|0/USER_LOGIC_I/AC97_ |              |      |      |            |             |
|CONTROLLER/AC97_FIFO |              |      |      |            |             |
|_I/IpClk_ac97_reg_ac |              |      |      |            |             |
|              cess_S |         Local|      |    2 |  0.000     |  0.939      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_0/axi_hdmi_ |              |      |      |            |             |
|0/USE_HDMI_OUT.Inst_ |              |      |      |            |             |
|AxiHDMITransmitter/P |              |      |      |            |             |
|             Clk_x10 |         Local|      |    8 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.938      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | MINLOWPULSE |     8.440ns|     5.000ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_DcmCl |             |            |            |        |            
  kO         = PERIOD TIMEGRP         "axi_ |             |            |            |        |            
  hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHD |             |            |            |        |            
  MITransmitter_Inst_DynClkGen_DcmClkO"     |             |            |            |        |            
       TS_clock_generator_0_clock_generator |             |            |            |        |            
  _0_SIG_PLL0_CLKOUT2 * 0.744 HIGH          |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     1.683ns|     5.037ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.152ns|            |       0|           0
  t_x2         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x2" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.876ns|     5.124ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.916ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     4.010ns|     5.990ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | SETUP       |     7.309ns|     6.131ns|       0|           0
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu | HOLD        |     0.309ns|            |       0|           0
  t_x1         = PERIOD TIMEGRP         "ax |             |            |            |        |            
  i_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Axi |             |            |            |        |            
  HDMITransmitter_Inst_DynClkGen_PllOut_x1" |             |            |            |        |            
           TS_axi_hdmi_0_axi_hdmi_0_USE_HDM |             |            |            |        |            
  I_OUT_Inst_AxiHDMITransmitter_Inst_DynClk |             |            |            |        |            
  Gen_DcmClkO         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path1 = MAXDELAY FROM TIMEGRP "globclk | MAXDELAY    |     8.580ns|     5.420ns|       0|           0
  " TO TIMEGRP "hdmipclk" 14 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Ins | N/A         |         N/A|         N/A|     N/A|         N/A
  t_AxiHDMITransmitter_Inst_DynClkGen_PllOu |             |            |            |        |            
  t_x10         = PERIOD TIMEGRP         "a |             |            |            |        |            
  xi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_Ax |             |            |            |        |            
  iHDMITransmitter_Inst_DynClkGen_PllOut_x1 |             |            |            |        |            
  0"         TS_axi_hdmi_0_axi_hdmi_0_USE_H |             |            |            |        |            
  DMI_OUT_Inst_AxiHDMITransmitter_Inst_DynC |             |            |            |        |            
  lkGen_DcmClkO         * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_path2 = MAXDELAY FROM TIMEGRP "hdmipcl | N/A         |         N/A|         N/A|     N/A|         N/A
  k" TO TIMEGRP "globclk" 10 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.108ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.438ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.912ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.929ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.964ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.742ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.387ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | SETUP       |         N/A|     7.480ns|     N/A|           0
  _to_m_axi_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    10.659ns|     N/A|           0
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk | N/A         |         N/A|         N/A|     N/A|         N/A
  _to_s_axi_lite_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axis_mm2s_aclk_path" TIG             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_ | SETUP       |         N/A|    12.067ns|     N/A|           0
  to_s_axi_lite_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_ | N/A         |         N/A|         N/A|     N/A|         N/A
  to_m_axi_mm2s_aclk_path" TIG              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|         7158|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.990ns|      7.495ns|            0|            0|           61|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|     10.074ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO   |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      5.037ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      6.131ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1                          |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  652 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3159 - The DCM,
   axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM
   _CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and
   CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 965188 paths, 0 nets, and 38122 connections

Design statistics:
   Minimum period:   6.131ns (Maximum frequency: 163.106MHz)
   Maximum path delay from/to any node:   5.420ns


Analysis completed Wed Nov 16 17:18:50 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 4
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Wed Nov 16 17:18:58 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net axi_ac97_0_Interrupt is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 26 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
