// Seed: 400507530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_17 :
  assert property (@(posedge 1) id_6++)
  else $display(1);
  wire id_18;
endmodule
module module_1 (
    inout uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5
);
  uwire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_4 = 1 == 1 ? 1'b0 : id_7 ? ~id_1 == 1 : 1'b0;
  wor id_8 = 1;
endmodule
