// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/04/2024 05:08:14"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	start_stop,
	pg,
	ch,
	cq,
	hh_load,
	clock_50mhz,
	m,
	ve,
	al,
	Nal,
	ev,
	mef_estado,
	Nout_7seg,
	Nac_7segmentos,
	op_c_deboucing,
	op_deboucing,
	test_buffer_secundario,
	test_load_input,
	test_buffer_entrada_aux_secundario_in_aux,
	test_buffer_secundario_aux,
	test_buffer_entrada_aux_secundario_in,
	test_buffer_entrada_aux_secundario_out,
	test_load_input_pulse,
	test_out_comparador_controle);
input 	start_stop;
input 	pg;
input 	ch;
input 	cq;
input 	hh_load;
input 	clock_50mhz;
output 	m;
output 	ve;
output 	al;
output 	Nal;
output 	ev;
output 	[1:0] mef_estado;
output 	[7:0] Nout_7seg;
output 	[3:0] Nac_7segmentos;
input 	op_c_deboucing;
input 	op_deboucing;
output 	[6:0] test_buffer_secundario;
output 	test_load_input;
output 	[6:0] test_buffer_entrada_aux_secundario_in_aux;
output 	[6:0] test_buffer_secundario_aux;
output 	[6:0] test_buffer_entrada_aux_secundario_in;
output 	[6:0] test_buffer_entrada_aux_secundario_out;
output 	test_load_input_pulse;
output 	test_out_comparador_controle;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \contador_1_buffer_secundario|ff_5|q_bar~regout ;
wire \pg~combout ;
wire \clock_50mhz~combout ;
wire \divisor_f|ff_1|q~regout ;
wire \ch~combout ;
wire \start_stop~combout ;
wire \mef_1|jk_1|q~regout ;
wire \mef_1|jk_2|q~0_combout ;
wire \mef_1|jk_2|q~regout ;
wire \mef_1|gate_11|WideAnd0~combout ;
wire \mef_1|gate_9|WideAnd0~combout ;
wire \mef_1|gate_8|S~0_combout ;
wire \contador_display|ff_2|q~regout ;
wire \op_deboucing~combout ;
wire \contador_1_buffer_secundario|ff_3|q_bar~regout ;
wire \contador_1_buffer_secundario|ff_2|q_bar~regout ;
wire \contador_1_buffer_secundario|ff_1|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_3|S~0_combout ;
wire \contador_1_buffer_secundario|ff_2|q~regout ;
wire \contador_1_buffer_secundario|gate_5|WideAnd0~0 ;
wire \contador_1_buffer_secundario|gate_6|S~combout ;
wire \contador_1_buffer_secundario|ff_3|q~regout ;
wire \contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ;
wire \contador_1_buffer_secundario|gate_8|WideAnd0~0 ;
wire \contador_1_buffer_secundario|gate_9|S~combout ;
wire \contador_1_buffer_secundario|ff_4|q~regout ;
wire \mux_14|OUT~1 ;
wire \registrador_1|ff_7|q~regout ;
wire \comb_62|somador_subtrator_1|gate_11|WideOr0~0_combout ;
wire \mux_13|OUT~1 ;
wire \registrador_1|ff_6|q~regout ;
wire \comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout ;
wire \comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout ;
wire \comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ;
wire \mux_12|OUT ;
wire \registrador_1|ff_5|q~regout ;
wire \comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ;
wire \mux_11|OUT~1 ;
wire \registrador_1|ff_4|q~regout ;
wire \comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout ;
wire \contador_1_buffer_secundario|gate_13|S ;
wire \contador_1_buffer_secundario|ff_5|q~regout ;
wire \mux_10|OUT ;
wire \registrador_1|ff_3|q~regout ;
wire \registrador_2|ff_3|q~regout ;
wire \contador_1_buffer_secundario|ff_4|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_15|WideAnd0~0 ;
wire \contador_1_buffer_secundario|gate_16|S~combout ;
wire \contador_1_buffer_secundario|ff_6|q~regout ;
wire \comb_62|somador_subtrator_5|gate_11|WideOr0~0 ;
wire \mux_9|OUT~1 ;
wire \registrador_1|ff_2|q~regout ;
wire \comb_62|somador_subtrator_6|gate_11|WideOr0~0_combout ;
wire \contador_1_buffer_secundario|ff_6|q_bar~regout ;
wire \contador_1_buffer_secundario|gate_17|WideAnd0~combout ;
wire \contador_1_buffer_secundario|ff_7|q~regout ;
wire \registrador_1|ff_1|q~regout ;
wire \mux_8|OUT~1 ;
wire \registrador_2|ff_1|q~regout ;
wire \contador_2_buffer_secundario_controle|ff_4|q~regout ;
wire \comparador_2|comparador_7|gate_4|S~2 ;
wire \contador_2_buffer_secundario_controle|ff_6|q~regout ;
wire \contador_2_buffer_secundario_controle|ff_7|q~regout ;
wire \comparador_2|comparador_7|gate_4|S~0 ;
wire \registrador_2|ff_7|q~regout ;
wire \registrador_2|ff_6|q~regout ;
wire \registrador_2|ff_5|q~regout ;
wire \comparador_2|comparador_7|gate_4|S~1_combout ;
wire \registrador_2|ff_2|q~regout ;
wire \comparador_2|comparador_2|gate_4|S~0_combout ;
wire \comparador_2|comparador_7|gate_4|S~3_combout ;
wire \contador_2_buffer_secundario_controle|ff_1|q~regout ;
wire \contador_2_buffer_secundario_controle|ff_2|q~regout ;
wire \contador_2_buffer_secundario_controle|ff_3|q~regout ;
wire \contador_2_buffer_secundario_controle|gate_3|S~combout ;
wire \contador_2_buffer_secundario_controle|ff_5|q~regout ;
wire \registrador_2|ff_4|q~regout ;
wire \m_out_range|gate_4|WideOr0~0 ;
wire \m_out_range|gate_4|WideOr0~1 ;
wire \comparator_aux~0 ;
wire \comparator_aux~1_combout ;
wire \comparator_aux~2_combout ;
wire \comparator_aux~3_combout ;
wire \comparator_aux~4_combout ;
wire \comparator_aux~5_combout ;
wire load_input;
wire \ff_1|q~regout ;
wire \contador_1_buffer_secundario|ff_1|q~regout ;
wire \op_c_deboucing~combout ;
wire \contador_entrada_rolhas|ff_1|q~regout ;
wire \mux_7|NSEL_and_A~combout ;
wire \contador_entrada_rolhas|ff_2|q~regout ;
wire \mux_6|NSEL_and_A~combout ;
wire \contador_entrada_rolhas|ff_3|q~regout ;
wire \mux_5|OUT~combout ;
wire \contador_entrada_rolhas|ff_4|q~regout ;
wire \mux_4|NSEL_and_A~combout ;
wire \contador_entrada_rolhas|gate_3|S~combout ;
wire \contador_entrada_rolhas|ff_5|q~regout ;
wire \mux_3|OUT~combout ;
wire \contador_entrada_rolhas|ff_6|q~regout ;
wire \mux_2|NSEL_and_A~combout ;
wire \contador_entrada_rolhas|ff_7|q~regout ;
wire \mux_1|NSEL_and_A~combout ;
wire \pulsador_1|ff_1|q~regout ;
wire \pulsador_1|ff_1|nq~regout ;
wire \pulsador_1|Pulse~combout ;
wire [1:0] load_aux;


// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pg~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pg~combout ),
	.padio(pg));
// synopsys translate_off
defparam \pg~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock_50mhz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock_50mhz~combout ),
	.padio(clock_50mhz));
// synopsys translate_off
defparam \clock_50mhz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \divisor_f|ff_1|q (
// Equation(s):
// \divisor_f|ff_1|q~regout  = DFFEAS((((!\divisor_f|ff_1|q~regout ))), !\clock_50mhz~combout , VCC, , , , , , )

	.clk(!\clock_50mhz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\divisor_f|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_1|q .lut_mask = "00ff";
defparam \divisor_f|ff_1|q .operation_mode = "normal";
defparam \divisor_f|ff_1|q .output_mode = "reg_only";
defparam \divisor_f|ff_1|q .register_cascade_mode = "off";
defparam \divisor_f|ff_1|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch~combout ),
	.padio(ch));
// synopsys translate_off
defparam \ch~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start_stop~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start_stop~combout ),
	.padio(start_stop));
// synopsys translate_off
defparam \start_stop~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \mef_1|jk_1|q (
// Equation(s):
// \mef_1|jk_1|q~regout  = DFFEAS((\start_stop~combout  & ((\mef_1|jk_2|q~regout  & (\ch~combout  & !\mef_1|jk_1|q~regout )) # (!\mef_1|jk_2|q~regout  & ((\mef_1|jk_1|q~regout ))))) # (!\start_stop~combout  & (((\mef_1|jk_1|q~regout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\start_stop~combout ),
	.datab(\ch~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_1|q .lut_mask = "5f80";
defparam \mef_1|jk_1|q .operation_mode = "normal";
defparam \mef_1|jk_1|q .output_mode = "reg_only";
defparam \mef_1|jk_1|q .register_cascade_mode = "off";
defparam \mef_1|jk_1|q .sum_lutc_input = "datac";
defparam \mef_1|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \mef_1|jk_2|q~0 (
// Equation(s):
// \mef_1|jk_2|q~0_combout  = (\start_stop~combout  & (((\pg~combout ) # (\mef_1|jk_2|q~regout ))))

	.clk(gnd),
	.dataa(\start_stop~combout ),
	.datab(vcc),
	.datac(\pg~combout ),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|jk_2|q~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q~0 .lut_mask = "aaa0";
defparam \mef_1|jk_2|q~0 .operation_mode = "normal";
defparam \mef_1|jk_2|q~0 .output_mode = "comb_only";
defparam \mef_1|jk_2|q~0 .register_cascade_mode = "off";
defparam \mef_1|jk_2|q~0 .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \mef_1|jk_2|q (
// Equation(s):
// \mef_1|jk_2|q~regout  = DFFEAS((\mef_1|jk_2|q~0_combout  & (!\mef_1|jk_1|q~regout  & ((!\mef_1|jk_2|q~regout ) # (!\ch~combout )))) # (!\mef_1|jk_2|q~0_combout  & (((\mef_1|jk_2|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\ch~combout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_2|q~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q .lut_mask = "13f0";
defparam \mef_1|jk_2|q .operation_mode = "normal";
defparam \mef_1|jk_2|q .output_mode = "reg_only";
defparam \mef_1|jk_2|q .register_cascade_mode = "off";
defparam \mef_1|jk_2|q .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \mef_1|gate_11|WideAnd0 (
// Equation(s):
// \mef_1|gate_11|WideAnd0~combout  = ((!\pg~combout  & (!\mef_1|jk_2|q~regout  & !\mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pg~combout ),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_11|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_11|WideAnd0 .lut_mask = "0003";
defparam \mef_1|gate_11|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_11|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_11|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_11|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_11|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \mef_1|gate_9|WideAnd0 (
// Equation(s):
// \mef_1|gate_9|WideAnd0~combout  = (((!\mef_1|jk_2|q~regout  & \mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mef_1|jk_2|q~regout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_9|WideAnd0 .lut_mask = "0f00";
defparam \mef_1|gate_9|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \mef_1|gate_8|S~0 (
// Equation(s):
// \mef_1|gate_8|S~0_combout  = (!\mef_1|jk_1|q~regout  & ((\mef_1|jk_2|q~regout  & ((!\ch~combout ))) # (!\mef_1|jk_2|q~regout  & (\pg~combout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\pg~combout ),
	.datad(\ch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~0 .lut_mask = "1032";
defparam \mef_1|gate_8|S~0 .operation_mode = "normal";
defparam \mef_1|gate_8|S~0 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~0 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \contador_display|ff_2|q (
// Equation(s):
// \contador_display|ff_2|q~regout  = DFFEAS((((!\contador_display|ff_2|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_2|q .lut_mask = "00ff";
defparam \contador_display|ff_2|q .operation_mode = "normal";
defparam \contador_display|ff_2|q .output_mode = "reg_only";
defparam \contador_display|ff_2|q .register_cascade_mode = "off";
defparam \contador_display|ff_2|q .sum_lutc_input = "datac";
defparam \contador_display|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_deboucing~combout ),
	.padio(op_deboucing));
// synopsys translate_off
defparam \op_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \load_aux[1] (
// Equation(s):
// load_aux[1] = ((\op_deboucing~combout ) # ((\m_out_range|gate_4|WideOr0~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op_deboucing~combout ),
	.datac(vcc),
	.datad(\m_out_range|gate_4|WideOr0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(load_aux[1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \load_aux[1] .lut_mask = "ffcc";
defparam \load_aux[1] .operation_mode = "normal";
defparam \load_aux[1] .output_mode = "comb_only";
defparam \load_aux[1] .register_cascade_mode = "off";
defparam \load_aux[1] .sum_lutc_input = "datac";
defparam \load_aux[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \contador_1_buffer_secundario|ff_3|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q_bar~regout  = DFFEAS(GND, !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_6|S~combout , \contador_1_buffer_secundario|ff_3|q~regout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contador_1_buffer_secundario|gate_6|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q_bar .lut_mask = "0000";
defparam \contador_1_buffer_secundario|ff_3|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_3|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \contador_1_buffer_secundario|ff_2|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|gate_8|WideAnd0~0  = (\contador_1_buffer_secundario|ff_1|q_bar~regout  & (\contador_1_buffer_secundario|ff_3|q_bar~regout  & (LB36_q_bar & load_aux[1])))
// \contador_1_buffer_secundario|ff_2|q_bar~regout  = DFFEAS(\contador_1_buffer_secundario|gate_8|WideAnd0~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_3|S~0_combout , \contador_1_buffer_secundario|ff_2|q~regout , , , 
// VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(load_aux[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_8|WideAnd0~0 ),
	.regout(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_2|q_bar .lut_mask = "8000";
defparam \contador_1_buffer_secundario|ff_2|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_2|q_bar .output_mode = "reg_and_comb";
defparam \contador_1_buffer_secundario|ff_2|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_2|q_bar .sum_lutc_input = "qfbk";
defparam \contador_1_buffer_secundario|ff_2|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_1|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|gate_5|WideAnd0~0  = (\contador_1_buffer_secundario|ff_2|q_bar~regout  & (LB35_q_bar & ((\m_out_range|gate_4|WideOr0~1 ) # (\op_deboucing~combout ))))
// \contador_1_buffer_secundario|ff_1|q_bar~regout  = DFFEAS(\contador_1_buffer_secundario|gate_5|WideAnd0~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \ff_1|q~regout , \contador_1_buffer_secundario|ff_1|q~regout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_2|q_bar~regout ),
	.datab(\m_out_range|gate_4|WideOr0~1 ),
	.datac(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datad(\op_deboucing~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ff_1|q~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_5|WideAnd0~0 ),
	.regout(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_1|q_bar .lut_mask = "a080";
defparam \contador_1_buffer_secundario|ff_1|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_1|q_bar .output_mode = "reg_and_comb";
defparam \contador_1_buffer_secundario|ff_1|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_1|q_bar .sum_lutc_input = "qfbk";
defparam \contador_1_buffer_secundario|ff_1|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \contador_1_buffer_secundario|gate_3|S~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_3|S~0_combout  = (\op_deboucing~combout  & (\contador_1_buffer_secundario|ff_1|q_bar~regout )) # (!\op_deboucing~combout  & ((\m_out_range|gate_4|WideOr0~1  & (\contador_1_buffer_secundario|ff_1|q_bar~regout )) # 
// (!\m_out_range|gate_4|WideOr0~1  & ((\contador_1_buffer_secundario|ff_1|q~regout )))))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\op_deboucing~combout ),
	.datad(\m_out_range|gate_4|WideOr0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_3|S~0 .lut_mask = "aaac";
defparam \contador_1_buffer_secundario|gate_3|S~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_3|S~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_3|S~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_3|S~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_3|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \contador_1_buffer_secundario|ff_2|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_2|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_2|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_3|S~0_combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_1_buffer_secundario|gate_3|S~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_2|q .lut_mask = "0f0f";
defparam \contador_1_buffer_secundario|ff_2|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_2|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_2|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_2|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \contador_1_buffer_secundario|gate_6|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_6|S~combout  = (\contador_1_buffer_secundario|gate_5|WideAnd0~0 ) # ((\contador_1_buffer_secundario|ff_1|q~regout  & (!load_aux[1] & \contador_1_buffer_secundario|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datab(load_aux[1]),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_5|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_6|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_6|S .lut_mask = "ff20";
defparam \contador_1_buffer_secundario|gate_6|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_6|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_6|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_6|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_6|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \contador_1_buffer_secundario|ff_3|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_3|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_3|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_6|S~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_1_buffer_secundario|gate_6|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_3|q .lut_mask = "0f0f";
defparam \contador_1_buffer_secundario|ff_3|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_3|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_3|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_3|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \contador_1_buffer_secundario|gate_7|WideAnd0~0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_7|WideAnd0~0_combout  = (\contador_1_buffer_secundario|ff_3|q~regout  & (\contador_1_buffer_secundario|ff_1|q~regout  & (\contador_1_buffer_secundario|ff_2|q~regout  & !load_aux[1])))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(load_aux[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .lut_mask = "0080";
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_7|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \contador_1_buffer_secundario|gate_9|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_9|S~combout  = (((\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ) # (\contador_1_buffer_secundario|gate_8|WideAnd0~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ),
	.datad(\contador_1_buffer_secundario|gate_8|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_9|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_9|S .lut_mask = "fff0";
defparam \contador_1_buffer_secundario|gate_9|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_9|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_9|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_9|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_9|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \contador_1_buffer_secundario|ff_4|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_4|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_4|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_9|S~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_1_buffer_secundario|gate_9|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q .lut_mask = "00ff";
defparam \contador_1_buffer_secundario|ff_4|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_4|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \registrador_1|ff_7|q (
// Equation(s):
// \mux_14|OUT~1  = (\op_deboucing~combout  & (\mux_14|OUT~1  $ ((Q8_q))))
// \registrador_1|ff_7|q~regout  = DFFEAS(\mux_14|OUT~1 , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_1|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(\op_deboucing~combout ),
	.datab(\mux_14|OUT~1 ),
	.datac(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|OUT~1 ),
	.regout(\registrador_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_7|q .lut_mask = "2828";
defparam \registrador_1|ff_7|q .operation_mode = "normal";
defparam \registrador_1|ff_7|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_7|q .register_cascade_mode = "off";
defparam \registrador_1|ff_7|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_7|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \comb_62|somador_subtrator_1|gate_11|WideOr0~0 (
// Equation(s):
// \comb_62|somador_subtrator_1|gate_11|WideOr0~0_combout  = (((\registrador_1|ff_7|q~regout  & \mux_14|OUT~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\registrador_1|ff_7|q~regout ),
	.datad(\mux_14|OUT~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_1|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .lut_mask = "f000";
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_1|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \registrador_1|ff_6|q (
// Equation(s):
// \mux_13|OUT~1  = (\op_deboucing~combout  & (\mux_13|OUT~1  $ (Q7_q $ (\comb_62|somador_subtrator_1|gate_11|WideOr0~0_combout ))))
// \registrador_1|ff_6|q~regout  = DFFEAS(\mux_13|OUT~1 , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_2|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(\op_deboucing~combout ),
	.datab(\mux_13|OUT~1 ),
	.datac(\contador_1_buffer_secundario|ff_2|q~regout ),
	.datad(\comb_62|somador_subtrator_1|gate_11|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|OUT~1 ),
	.regout(\registrador_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_6|q .lut_mask = "8228";
defparam \registrador_1|ff_6|q .operation_mode = "normal";
defparam \registrador_1|ff_6|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_6|q .register_cascade_mode = "off";
defparam \registrador_1|ff_6|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_6|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \comb_62|somador_subtrator_2|gate_11|WideOr0~0 (
// Equation(s):
// \comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout  = ((\registrador_1|ff_7|q~regout  $ (\registrador_1|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\registrador_1|ff_7|q~regout ),
	.datad(\registrador_1|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .lut_mask = "0ff0";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \comb_62|somador_subtrator_2|gate_11|WideOr0~1 (
// Equation(s):
// \comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout  = (\registrador_1|ff_6|q~regout  $ (((\op_deboucing~combout ) # (\m_out_range|gate_4|WideOr0~1 ))))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(vcc),
	.datac(\m_out_range|gate_4|WideOr0~1 ),
	.datad(\registrador_1|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .lut_mask = "05fa";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \comb_62|somador_subtrator_2|gate_11|WideOr0~2 (
// Equation(s):
// \comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout  = (\mux_14|OUT~1  & ((\comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout  & ((\mux_13|OUT~1 ))) # (!\comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout  & 
// (!\comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout )))) # (!\mux_14|OUT~1  & (((!\comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout  & \mux_13|OUT~1 ))))

	.clk(gnd),
	.dataa(\comb_62|somador_subtrator_2|gate_11|WideOr0~0_combout ),
	.datab(\mux_14|OUT~1 ),
	.datac(\comb_62|somador_subtrator_2|gate_11|WideOr0~1_combout ),
	.datad(\mux_13|OUT~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .lut_mask = "8f04";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_2|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \registrador_1|ff_5|q (
// Equation(s):
// \mux_12|OUT  = (\mux_12|OUT  $ (Q6_q $ (\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ))) # (!\op_deboucing~combout )
// \registrador_1|ff_5|q~regout  = DFFEAS(\mux_12|OUT , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_3|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(\op_deboucing~combout ),
	.datab(\mux_12|OUT ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|OUT ),
	.regout(\registrador_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_5|q .lut_mask = "d77d";
defparam \registrador_1|ff_5|q .operation_mode = "normal";
defparam \registrador_1|ff_5|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_5|q .register_cascade_mode = "off";
defparam \registrador_1|ff_5|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \comb_62|somador_subtrator_3|gate_11|WideOr0~0 (
// Equation(s):
// \comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout  = (\mux_12|OUT  & ((\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ) # (\registrador_1|ff_5|q~regout  $ (!load_aux[1])))) # (!\mux_12|OUT  & 
// (\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout  & (\registrador_1|ff_5|q~regout  $ (!load_aux[1]))))

	.clk(gnd),
	.dataa(\mux_12|OUT ),
	.datab(\comb_62|somador_subtrator_2|gate_11|WideOr0~2_combout ),
	.datac(\registrador_1|ff_5|q~regout ),
	.datad(load_aux[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .lut_mask = "e88e";
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_3|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \registrador_1|ff_4|q (
// Equation(s):
// \mux_11|OUT~1  = (\op_deboucing~combout  & (\mux_11|OUT~1  $ (Q5_q $ (\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ))))
// \registrador_1|ff_4|q~regout  = DFFEAS(\mux_11|OUT~1 , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_4|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(\op_deboucing~combout ),
	.datab(\mux_11|OUT~1 ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|OUT~1 ),
	.regout(\registrador_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_4|q .lut_mask = "8228";
defparam \registrador_1|ff_4|q .operation_mode = "normal";
defparam \registrador_1|ff_4|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_4|q .register_cascade_mode = "off";
defparam \registrador_1|ff_4|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_4|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \comb_62|somador_subtrator_4|gate_11|WideOr0~0 (
// Equation(s):
// \comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout  = (\mux_11|OUT~1  & ((\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ) # (load_aux[1] $ (!\registrador_1|ff_4|q~regout )))) # (!\mux_11|OUT~1  & 
// (\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout  & (load_aux[1] $ (!\registrador_1|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\mux_11|OUT~1 ),
	.datab(load_aux[1]),
	.datac(\comb_62|somador_subtrator_3|gate_11|WideOr0~0_combout ),
	.datad(\registrador_1|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .lut_mask = "e8b2";
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_4|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \contador_1_buffer_secundario|ff_4|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|gate_13|S  = (\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # ((LB38_q_bar & \contador_1_buffer_secundario|gate_8|WideAnd0~0 )))) # 
// (!\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout  & (((LB38_q_bar & \contador_1_buffer_secundario|gate_8|WideAnd0~0 ))))
// \contador_1_buffer_secundario|ff_4|q_bar~regout  = DFFEAS(\contador_1_buffer_secundario|gate_13|S , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_9|S~combout , \contador_1_buffer_secundario|ff_4|q~regout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_8|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contador_1_buffer_secundario|gate_9|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_13|S ),
	.regout(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_4|q_bar .lut_mask = "f888";
defparam \contador_1_buffer_secundario|ff_4|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_4|q_bar .output_mode = "reg_and_comb";
defparam \contador_1_buffer_secundario|ff_4|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_4|q_bar .sum_lutc_input = "qfbk";
defparam \contador_1_buffer_secundario|ff_4|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \contador_1_buffer_secundario|ff_5|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_5|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_5|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_13|S , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_1_buffer_secundario|gate_13|S ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q .lut_mask = "00ff";
defparam \contador_1_buffer_secundario|ff_5|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_5|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \registrador_2|ff_3|q (
// Equation(s):
// \mux_10|OUT  = (\registrador_1|ff_3|q~regout  $ (\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout  $ (\mux_10|OUT ))) # (!\op_deboucing~combout )
// \registrador_2|ff_3|q~regout  = DFFEAS(\mux_10|OUT , !GLOBAL(load_input), VCC, , , , , , )

	.clk(!load_input),
	.dataa(\registrador_1|ff_3|q~regout ),
	.datab(\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout ),
	.datac(\op_deboucing~combout ),
	.datad(\mux_10|OUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|OUT ),
	.regout(\registrador_2|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_3|q .lut_mask = "9f6f";
defparam \registrador_2|ff_3|q .operation_mode = "normal";
defparam \registrador_2|ff_3|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_3|q .register_cascade_mode = "off";
defparam \registrador_2|ff_3|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \registrador_1|ff_3|q (
// Equation(s):
// \comb_62|somador_subtrator_5|gate_11|WideOr0~0  = (\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout  & ((\mux_10|OUT ) # (load_aux[1] $ (!Q4_q)))) # (!\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout  & (\mux_10|OUT  & (load_aux[1] $ 
// (!Q4_q))))
// \registrador_1|ff_3|q~regout  = DFFEAS(\comb_62|somador_subtrator_5|gate_11|WideOr0~0 , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_5|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(load_aux[1]),
	.datab(\comb_62|somador_subtrator_4|gate_11|WideOr0~0_combout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\mux_10|OUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_5|gate_11|WideOr0~0 ),
	.regout(\registrador_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_3|q .lut_mask = "ed84";
defparam \registrador_1|ff_3|q .operation_mode = "normal";
defparam \registrador_1|ff_3|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_3|q .register_cascade_mode = "off";
defparam \registrador_1|ff_3|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_3|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \contador_1_buffer_secundario|ff_5|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|gate_15|WideAnd0~0  = (\contador_1_buffer_secundario|ff_3|q_bar~regout  & (\contador_1_buffer_secundario|ff_4|q_bar~regout  & (LB39_q_bar & \contador_1_buffer_secundario|gate_5|WideAnd0~0 )))

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_3|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q_bar~regout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_5|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contador_1_buffer_secundario|gate_13|S ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_15|WideAnd0~0 ),
	.regout(\contador_1_buffer_secundario|ff_5|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_5|q_bar .lut_mask = "8000";
defparam \contador_1_buffer_secundario|ff_5|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_5|q_bar .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|ff_5|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_5|q_bar .sum_lutc_input = "qfbk";
defparam \contador_1_buffer_secundario|ff_5|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \contador_1_buffer_secundario|gate_16|S (
// Equation(s):
// \contador_1_buffer_secundario|gate_16|S~combout  = (\contador_1_buffer_secundario|gate_15|WideAnd0~0 ) # ((\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_5|q~regout  & 
// \contador_1_buffer_secundario|gate_7|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ),
	.datad(\contador_1_buffer_secundario|gate_15|WideAnd0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_16|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_16|S .lut_mask = "ff80";
defparam \contador_1_buffer_secundario|gate_16|S .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_16|S .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_16|S .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_16|S .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_16|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \contador_1_buffer_secundario|ff_6|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_6|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_16|S~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\contador_1_buffer_secundario|gate_16|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q .lut_mask = "0f0f";
defparam \contador_1_buffer_secundario|ff_6|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_6|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \registrador_1|ff_2|q (
// Equation(s):
// \mux_9|OUT~1  = (\op_deboucing~combout  & (\mux_9|OUT~1  $ (Q3_q $ (\comb_62|somador_subtrator_5|gate_11|WideOr0~0 ))))
// \registrador_1|ff_2|q~regout  = DFFEAS(\mux_9|OUT~1 , !GLOBAL(load_input), VCC, , , \contador_1_buffer_secundario|ff_6|q~regout , , , VCC)

	.clk(!load_input),
	.dataa(\op_deboucing~combout ),
	.datab(\mux_9|OUT~1 ),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(\comb_62|somador_subtrator_5|gate_11|WideOr0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|OUT~1 ),
	.regout(\registrador_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_2|q .lut_mask = "8228";
defparam \registrador_1|ff_2|q .operation_mode = "normal";
defparam \registrador_1|ff_2|q .output_mode = "reg_and_comb";
defparam \registrador_1|ff_2|q .register_cascade_mode = "off";
defparam \registrador_1|ff_2|q .sum_lutc_input = "qfbk";
defparam \registrador_1|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \comb_62|somador_subtrator_6|gate_11|WideOr0~0 (
// Equation(s):
// \comb_62|somador_subtrator_6|gate_11|WideOr0~0_combout  = ((\mux_9|OUT~1  & ((\comb_62|somador_subtrator_5|gate_11|WideOr0~0 ) # (\registrador_1|ff_2|q~regout ))) # (!\mux_9|OUT~1  & (\comb_62|somador_subtrator_5|gate_11|WideOr0~0  & 
// \registrador_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_9|OUT~1 ),
	.datac(\comb_62|somador_subtrator_5|gate_11|WideOr0~0 ),
	.datad(\registrador_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_62|somador_subtrator_6|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .lut_mask = "fcc0";
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_62|somador_subtrator_6|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \contador_1_buffer_secundario|ff_6|q_bar (
// Equation(s):
// \contador_1_buffer_secundario|ff_6|q_bar~regout  = DFFEAS(GND, !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \contador_1_buffer_secundario|gate_16|S~combout , \contador_1_buffer_secundario|ff_6|q~regout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\contador_1_buffer_secundario|gate_16|S~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_6|q_bar~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_6|q_bar .lut_mask = "0000";
defparam \contador_1_buffer_secundario|ff_6|q_bar .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_6|q_bar .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_6|q_bar .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_6|q_bar .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_6|q_bar .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \contador_1_buffer_secundario|gate_17|WideAnd0 (
// Equation(s):
// \contador_1_buffer_secundario|gate_17|WideAnd0~combout  = (\contador_1_buffer_secundario|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_6|q~regout  & (\contador_1_buffer_secundario|ff_5|q~regout  & 
// \contador_1_buffer_secundario|gate_7|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\contador_1_buffer_secundario|gate_7|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_1_buffer_secundario|gate_17|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .lut_mask = "8000";
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .operation_mode = "normal";
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .output_mode = "comb_only";
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|gate_17|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \contador_1_buffer_secundario|ff_7|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_7|q~regout  = DFFEAS(\contador_1_buffer_secundario|ff_7|q~regout  $ (((\contador_1_buffer_secundario|gate_17|WideAnd0~combout ) # ((\contador_1_buffer_secundario|ff_6|q_bar~regout  & 
// \contador_1_buffer_secundario|gate_15|WideAnd0~0 )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_1_buffer_secundario|ff_6|q_bar~regout ),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\contador_1_buffer_secundario|gate_15|WideAnd0~0 ),
	.datad(\contador_1_buffer_secundario|gate_17|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_7|q .lut_mask = "336c";
defparam \contador_1_buffer_secundario|ff_7|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_7|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_7|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_7|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \registrador_1|ff_1|q (
// Equation(s):
// \registrador_1|ff_1|q~regout  = DFFEAS((((\contador_1_buffer_secundario|ff_7|q~regout ))), !GLOBAL(load_input), VCC, , , , , , )

	.clk(!load_input),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_1_buffer_secundario|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\registrador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_1|ff_1|q .lut_mask = "ff00";
defparam \registrador_1|ff_1|q .operation_mode = "normal";
defparam \registrador_1|ff_1|q .output_mode = "reg_only";
defparam \registrador_1|ff_1|q .register_cascade_mode = "off";
defparam \registrador_1|ff_1|q .sum_lutc_input = "datac";
defparam \registrador_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \registrador_2|ff_1|q (
// Equation(s):
// \mux_8|OUT~1  = (\op_deboucing~combout  & (\comb_62|somador_subtrator_6|gate_11|WideOr0~0_combout  $ (\registrador_1|ff_1|q~regout  $ (\mux_8|OUT~1 ))))
// \registrador_2|ff_1|q~regout  = DFFEAS(\mux_8|OUT~1 , !GLOBAL(load_input), VCC, , , , , , )

	.clk(!load_input),
	.dataa(\comb_62|somador_subtrator_6|gate_11|WideOr0~0_combout ),
	.datab(\op_deboucing~combout ),
	.datac(\registrador_1|ff_1|q~regout ),
	.datad(\mux_8|OUT~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|OUT~1 ),
	.regout(\registrador_2|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_1|q .lut_mask = "8448";
defparam \registrador_2|ff_1|q .operation_mode = "normal";
defparam \registrador_2|ff_1|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_1|q .register_cascade_mode = "off";
defparam \registrador_2|ff_1|q .sum_lutc_input = "datac";
defparam \registrador_2|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \contador_2_buffer_secundario_controle|ff_4|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_4|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle|ff_4|q~regout  $ (((\contador_2_buffer_secundario_controle|ff_3|q~regout  & (\contador_2_buffer_secundario_controle|ff_2|q~regout  & 
// \contador_2_buffer_secundario_controle|ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle|ff_3|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.datac(\contador_2_buffer_secundario_controle|ff_4|q~regout ),
	.datad(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_4|q .lut_mask = "78f0";
defparam \contador_2_buffer_secundario_controle|ff_4|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_4|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_4|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_4|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \registrador_2|ff_4|q (
// Equation(s):
// \comparador_2|comparador_7|gate_4|S~2  = (\contador_2_buffer_secundario_controle|ff_5|q~regout  & (\registrador_2|ff_3|q~regout  & (\contador_2_buffer_secundario_controle|ff_4|q~regout  $ (!Q12_q)))) # 
// (!\contador_2_buffer_secundario_controle|ff_5|q~regout  & (!\registrador_2|ff_3|q~regout  & (\contador_2_buffer_secundario_controle|ff_4|q~regout  $ (!Q12_q))))
// \registrador_2|ff_4|q~regout  = DFFEAS(\comparador_2|comparador_7|gate_4|S~2 , !GLOBAL(load_input), VCC, , , \mux_11|OUT~1 , , , VCC)

	.clk(!load_input),
	.dataa(\contador_2_buffer_secundario_controle|ff_5|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_4|q~regout ),
	.datac(\mux_11|OUT~1 ),
	.datad(\registrador_2|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_2|comparador_7|gate_4|S~2 ),
	.regout(\registrador_2|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_4|q .lut_mask = "8241";
defparam \registrador_2|ff_4|q .operation_mode = "normal";
defparam \registrador_2|ff_4|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_4|q .register_cascade_mode = "off";
defparam \registrador_2|ff_4|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_4|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \contador_2_buffer_secundario_controle|ff_6|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_6|q~regout  = DFFEAS((\contador_2_buffer_secundario_controle|ff_6|q~regout  $ (((\contador_2_buffer_secundario_controle|ff_5|q~regout  & \contador_2_buffer_secundario_controle|gate_3|S~combout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle|ff_5|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|gate_3|S~combout ),
	.datac(vcc),
	.datad(\contador_2_buffer_secundario_controle|ff_6|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_6|q .lut_mask = "7788";
defparam \contador_2_buffer_secundario_controle|ff_6|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_6|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_6|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_6|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \contador_2_buffer_secundario_controle|ff_7|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_7|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle|ff_7|q~regout  $ (((\contador_2_buffer_secundario_controle|ff_6|q~regout  & (\contador_2_buffer_secundario_controle|gate_3|S~combout  & 
// \contador_2_buffer_secundario_controle|ff_5|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle|ff_7|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_6|q~regout ),
	.datac(\contador_2_buffer_secundario_controle|gate_3|S~combout ),
	.datad(\contador_2_buffer_secundario_controle|ff_5|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_7|q .lut_mask = "6aaa";
defparam \contador_2_buffer_secundario_controle|ff_7|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_7|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_7|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_7|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \registrador_2|ff_7|q (
// Equation(s):
// \comparador_2|comparador_7|gate_4|S~0  = (\contador_2_buffer_secundario_controle|ff_7|q~regout  & (\registrador_2|ff_1|q~regout  & (\contador_2_buffer_secundario_controle|ff_1|q~regout  $ (!Q15_q)))) # 
// (!\contador_2_buffer_secundario_controle|ff_7|q~regout  & (!\registrador_2|ff_1|q~regout  & (\contador_2_buffer_secundario_controle|ff_1|q~regout  $ (!Q15_q))))
// \registrador_2|ff_7|q~regout  = DFFEAS(\comparador_2|comparador_7|gate_4|S~0 , !GLOBAL(load_input), VCC, , , \mux_14|OUT~1 , , , VCC)

	.clk(!load_input),
	.dataa(\contador_2_buffer_secundario_controle|ff_7|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.datac(\mux_14|OUT~1 ),
	.datad(\registrador_2|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_2|comparador_7|gate_4|S~0 ),
	.regout(\registrador_2|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_7|q .lut_mask = "8241";
defparam \registrador_2|ff_7|q .operation_mode = "normal";
defparam \registrador_2|ff_7|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_7|q .register_cascade_mode = "off";
defparam \registrador_2|ff_7|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_7|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \registrador_2|ff_6|q (
// Equation(s):
// \comparator_aux~0  = (Q14_q & (\contador_1_buffer_secundario|ff_2|q~regout  & ((\contador_1_buffer_secundario|ff_1|q~regout ) # (!\registrador_2|ff_7|q~regout )))) # (!Q14_q & (((\contador_1_buffer_secundario|ff_1|q~regout ) # 
// (\contador_1_buffer_secundario|ff_2|q~regout )) # (!\registrador_2|ff_7|q~regout )))
// \registrador_2|ff_6|q~regout  = DFFEAS(\comparator_aux~0 , !GLOBAL(load_input), VCC, , , \mux_13|OUT~1 , , , VCC)

	.clk(!load_input),
	.dataa(\registrador_2|ff_7|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datac(\mux_13|OUT~1 ),
	.datad(\contador_1_buffer_secundario|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~0 ),
	.regout(\registrador_2|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_6|q .lut_mask = "df0d";
defparam \registrador_2|ff_6|q .operation_mode = "normal";
defparam \registrador_2|ff_6|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_6|q .register_cascade_mode = "off";
defparam \registrador_2|ff_6|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_6|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \registrador_2|ff_5|q (
// Equation(s):
// \m_out_range|gate_4|WideOr0~0  = (((Q13_q) # (\registrador_2|ff_4|q~regout )))
// \registrador_2|ff_5|q~regout  = DFFEAS(\m_out_range|gate_4|WideOr0~0 , !GLOBAL(load_input), VCC, , , \mux_12|OUT , , , VCC)

	.clk(!load_input),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_12|OUT ),
	.datad(\registrador_2|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_out_range|gate_4|WideOr0~0 ),
	.regout(\registrador_2|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_5|q .lut_mask = "fff0";
defparam \registrador_2|ff_5|q .operation_mode = "normal";
defparam \registrador_2|ff_5|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_5|q .register_cascade_mode = "off";
defparam \registrador_2|ff_5|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_5|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \comparador_2|comparador_7|gate_4|S~1 (
// Equation(s):
// \comparador_2|comparador_7|gate_4|S~1_combout  = (\registrador_2|ff_6|q~regout  & (\contador_2_buffer_secundario_controle|ff_2|q~regout  & (\contador_2_buffer_secundario_controle|ff_3|q~regout  $ (!\registrador_2|ff_5|q~regout )))) # 
// (!\registrador_2|ff_6|q~regout  & (!\contador_2_buffer_secundario_controle|ff_2|q~regout  & (\contador_2_buffer_secundario_controle|ff_3|q~regout  $ (!\registrador_2|ff_5|q~regout ))))

	.clk(gnd),
	.dataa(\registrador_2|ff_6|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.datac(\contador_2_buffer_secundario_controle|ff_3|q~regout ),
	.datad(\registrador_2|ff_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_2|comparador_7|gate_4|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparador_2|comparador_7|gate_4|S~1 .lut_mask = "9009";
defparam \comparador_2|comparador_7|gate_4|S~1 .operation_mode = "normal";
defparam \comparador_2|comparador_7|gate_4|S~1 .output_mode = "comb_only";
defparam \comparador_2|comparador_7|gate_4|S~1 .register_cascade_mode = "off";
defparam \comparador_2|comparador_7|gate_4|S~1 .sum_lutc_input = "datac";
defparam \comparador_2|comparador_7|gate_4|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \registrador_2|ff_2|q (
// Equation(s):
// \m_out_range|gate_4|WideOr0~1  = (\registrador_2|ff_1|q~regout  & (Q10_q & ((\registrador_2|ff_3|q~regout ) # (\m_out_range|gate_4|WideOr0~0 ))))
// \registrador_2|ff_2|q~regout  = DFFEAS(\m_out_range|gate_4|WideOr0~1 , !GLOBAL(load_input), VCC, , , \mux_9|OUT~1 , , , VCC)

	.clk(!load_input),
	.dataa(\registrador_2|ff_3|q~regout ),
	.datab(\registrador_2|ff_1|q~regout ),
	.datac(\mux_9|OUT~1 ),
	.datad(\m_out_range|gate_4|WideOr0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_out_range|gate_4|WideOr0~1 ),
	.regout(\registrador_2|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \registrador_2|ff_2|q .lut_mask = "c080";
defparam \registrador_2|ff_2|q .operation_mode = "normal";
defparam \registrador_2|ff_2|q .output_mode = "reg_and_comb";
defparam \registrador_2|ff_2|q .register_cascade_mode = "off";
defparam \registrador_2|ff_2|q .sum_lutc_input = "qfbk";
defparam \registrador_2|ff_2|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \comparador_2|comparador_2|gate_4|S~0 (
// Equation(s):
// \comparador_2|comparador_2|gate_4|S~0_combout  = ((\registrador_2|ff_2|q~regout  $ (\contador_2_buffer_secundario_controle|ff_6|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\registrador_2|ff_2|q~regout ),
	.datad(\contador_2_buffer_secundario_controle|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_2|comparador_2|gate_4|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparador_2|comparador_2|gate_4|S~0 .lut_mask = "0ff0";
defparam \comparador_2|comparador_2|gate_4|S~0 .operation_mode = "normal";
defparam \comparador_2|comparador_2|gate_4|S~0 .output_mode = "comb_only";
defparam \comparador_2|comparador_2|gate_4|S~0 .register_cascade_mode = "off";
defparam \comparador_2|comparador_2|gate_4|S~0 .sum_lutc_input = "datac";
defparam \comparador_2|comparador_2|gate_4|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \comparador_2|comparador_7|gate_4|S~3 (
// Equation(s):
// \comparador_2|comparador_7|gate_4|S~3_combout  = (\comparador_2|comparador_7|gate_4|S~2  & (\comparador_2|comparador_7|gate_4|S~0  & (\comparador_2|comparador_7|gate_4|S~1_combout  & !\comparador_2|comparador_2|gate_4|S~0_combout )))

	.clk(gnd),
	.dataa(\comparador_2|comparador_7|gate_4|S~2 ),
	.datab(\comparador_2|comparador_7|gate_4|S~0 ),
	.datac(\comparador_2|comparador_7|gate_4|S~1_combout ),
	.datad(\comparador_2|comparador_2|gate_4|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparador_2|comparador_7|gate_4|S~3 .lut_mask = "0080";
defparam \comparador_2|comparador_7|gate_4|S~3 .operation_mode = "normal";
defparam \comparador_2|comparador_7|gate_4|S~3 .output_mode = "comb_only";
defparam \comparador_2|comparador_7|gate_4|S~3 .register_cascade_mode = "off";
defparam \comparador_2|comparador_7|gate_4|S~3 .sum_lutc_input = "datac";
defparam \comparador_2|comparador_7|gate_4|S~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \contador_2_buffer_secundario_controle|ff_1|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_1|q~regout  = DFFEAS((((!\contador_2_buffer_secundario_controle|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , \ff_1|q~regout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ff_1|q~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_1|q .lut_mask = "00ff";
defparam \contador_2_buffer_secundario_controle|ff_1|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_1|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_1|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_1|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \contador_2_buffer_secundario_controle|ff_2|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_2|q~regout  = DFFEAS(\contador_2_buffer_secundario_controle|ff_2|q~regout  $ ((((\contador_2_buffer_secundario_controle|ff_1|q~regout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), 
// !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_2|q .lut_mask = "55aa";
defparam \contador_2_buffer_secundario_controle|ff_2|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_2|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_2|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_2|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \contador_2_buffer_secundario_controle|ff_3|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_3|q~regout  = DFFEAS((\contador_2_buffer_secundario_controle|ff_3|q~regout  $ (((\contador_2_buffer_secundario_controle|ff_2|q~regout  & \contador_2_buffer_secundario_controle|ff_1|q~regout )))), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_2_buffer_secundario_controle|ff_3|q~regout ),
	.datad(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_3|q .lut_mask = "5af0";
defparam \contador_2_buffer_secundario_controle|ff_3|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_3|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_3|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_3|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \contador_2_buffer_secundario_controle|gate_3|S (
// Equation(s):
// \contador_2_buffer_secundario_controle|gate_3|S~combout  = (\contador_2_buffer_secundario_controle|ff_3|q~regout  & (\contador_2_buffer_secundario_controle|ff_4|q~regout  & (\contador_2_buffer_secundario_controle|ff_2|q~regout  & 
// \contador_2_buffer_secundario_controle|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_2_buffer_secundario_controle|ff_3|q~regout ),
	.datab(\contador_2_buffer_secundario_controle|ff_4|q~regout ),
	.datac(\contador_2_buffer_secundario_controle|ff_2|q~regout ),
	.datad(\contador_2_buffer_secundario_controle|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_2_buffer_secundario_controle|gate_3|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|gate_3|S .lut_mask = "8000";
defparam \contador_2_buffer_secundario_controle|gate_3|S .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|gate_3|S .output_mode = "comb_only";
defparam \contador_2_buffer_secundario_controle|gate_3|S .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|gate_3|S .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|gate_3|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \contador_2_buffer_secundario_controle|ff_5|q (
// Equation(s):
// \contador_2_buffer_secundario_controle|ff_5|q~regout  = DFFEAS(((\contador_2_buffer_secundario_controle|ff_5|q~regout  $ (\contador_2_buffer_secundario_controle|gate_3|S~combout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), 
// !GLOBAL(\comparador_2|comparador_7|gate_4|S~3_combout ), , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_2_buffer_secundario_controle|ff_5|q~regout ),
	.datad(\contador_2_buffer_secundario_controle|gate_3|S~combout ),
	.aclr(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_2_buffer_secundario_controle|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_2_buffer_secundario_controle|ff_5|q .lut_mask = "0ff0";
defparam \contador_2_buffer_secundario_controle|ff_5|q .operation_mode = "normal";
defparam \contador_2_buffer_secundario_controle|ff_5|q .output_mode = "reg_only";
defparam \contador_2_buffer_secundario_controle|ff_5|q .register_cascade_mode = "off";
defparam \contador_2_buffer_secundario_controle|ff_5|q .sum_lutc_input = "datac";
defparam \contador_2_buffer_secundario_controle|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \comparator_aux~1 (
// Equation(s):
// \comparator_aux~1_combout  = ((\registrador_2|ff_5|q~regout  & (\contador_1_buffer_secundario|ff_3|q~regout  & \comparator_aux~0 )) # (!\registrador_2|ff_5|q~regout  & ((\contador_1_buffer_secundario|ff_3|q~regout ) # (\comparator_aux~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\registrador_2|ff_5|q~regout ),
	.datac(\contador_1_buffer_secundario|ff_3|q~regout ),
	.datad(\comparator_aux~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparator_aux~1 .lut_mask = "f330";
defparam \comparator_aux~1 .operation_mode = "normal";
defparam \comparator_aux~1 .output_mode = "comb_only";
defparam \comparator_aux~1 .register_cascade_mode = "off";
defparam \comparator_aux~1 .sum_lutc_input = "datac";
defparam \comparator_aux~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \comparator_aux~2 (
// Equation(s):
// \comparator_aux~2_combout  = (\registrador_2|ff_4|q~regout  & (\contador_1_buffer_secundario|ff_4|q~regout  & ((\comparator_aux~1_combout )))) # (!\registrador_2|ff_4|q~regout  & ((\contador_1_buffer_secundario|ff_4|q~regout ) # 
// ((\comparator_aux~1_combout ))))

	.clk(gnd),
	.dataa(\registrador_2|ff_4|q~regout ),
	.datab(\contador_1_buffer_secundario|ff_4|q~regout ),
	.datac(vcc),
	.datad(\comparator_aux~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparator_aux~2 .lut_mask = "dd44";
defparam \comparator_aux~2 .operation_mode = "normal";
defparam \comparator_aux~2 .output_mode = "comb_only";
defparam \comparator_aux~2 .register_cascade_mode = "off";
defparam \comparator_aux~2 .sum_lutc_input = "datac";
defparam \comparator_aux~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \comparator_aux~3 (
// Equation(s):
// \comparator_aux~3_combout  = (\registrador_2|ff_3|q~regout  & (((\contador_1_buffer_secundario|ff_5|q~regout  & \comparator_aux~2_combout )))) # (!\registrador_2|ff_3|q~regout  & (((\contador_1_buffer_secundario|ff_5|q~regout ) # 
// (\comparator_aux~2_combout ))))

	.clk(gnd),
	.dataa(\registrador_2|ff_3|q~regout ),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_5|q~regout ),
	.datad(\comparator_aux~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparator_aux~3 .lut_mask = "f550";
defparam \comparator_aux~3 .operation_mode = "normal";
defparam \comparator_aux~3 .output_mode = "comb_only";
defparam \comparator_aux~3 .register_cascade_mode = "off";
defparam \comparator_aux~3 .sum_lutc_input = "datac";
defparam \comparator_aux~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \comparator_aux~4 (
// Equation(s):
// \comparator_aux~4_combout  = ((\contador_1_buffer_secundario|ff_6|q~regout  & ((\comparator_aux~3_combout ) # (!\registrador_2|ff_2|q~regout ))) # (!\contador_1_buffer_secundario|ff_6|q~regout  & (!\registrador_2|ff_2|q~regout  & \comparator_aux~3_combout 
// )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_6|q~regout ),
	.datac(\registrador_2|ff_2|q~regout ),
	.datad(\comparator_aux~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparator_aux~4 .lut_mask = "cf0c";
defparam \comparator_aux~4 .operation_mode = "normal";
defparam \comparator_aux~4 .output_mode = "comb_only";
defparam \comparator_aux~4 .register_cascade_mode = "off";
defparam \comparator_aux~4 .sum_lutc_input = "datac";
defparam \comparator_aux~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \comparator_aux~5 (
// Equation(s):
// \comparator_aux~5_combout  = ((\contador_1_buffer_secundario|ff_7|q~regout  & ((\comparator_aux~4_combout ) # (!\registrador_2|ff_1|q~regout ))) # (!\contador_1_buffer_secundario|ff_7|q~regout  & (!\registrador_2|ff_1|q~regout  & \comparator_aux~4_combout 
// )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_1_buffer_secundario|ff_7|q~regout ),
	.datac(\registrador_2|ff_1|q~regout ),
	.datad(\comparator_aux~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comparator_aux~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comparator_aux~5 .lut_mask = "cf0c";
defparam \comparator_aux~5 .operation_mode = "normal";
defparam \comparator_aux~5 .output_mode = "comb_only";
defparam \comparator_aux~5 .register_cascade_mode = "off";
defparam \comparator_aux~5 .sum_lutc_input = "datac";
defparam \comparator_aux~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \pulsador_1|ff_1|q (
// Equation(s):
// load_input = LCELL(((\op_deboucing~combout  & ((\comparator_aux~5_combout ))) # (!\op_deboucing~combout  & (!\m_out_range|gate_4|WideOr0~1 ))))
// \pulsador_1|ff_1|q~regout  = DFFEAS(load_input, !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\m_out_range|gate_4|WideOr0~1 ),
	.datac(\op_deboucing~combout ),
	.datad(\comparator_aux~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(load_input),
	.regout(\pulsador_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|q .lut_mask = "f303";
defparam \pulsador_1|ff_1|q .operation_mode = "normal";
defparam \pulsador_1|ff_1|q .output_mode = "reg_and_comb";
defparam \pulsador_1|ff_1|q .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|q .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxii_lcell \ff_1|q (
// Equation(s):
// \ff_1|q~regout  = DFFEAS((load_input & (((!\comparador_2|comparador_7|gate_4|S~3_combout )))), !GLOBAL(load_input), VCC, , , , , , )

	.clk(!load_input),
	.dataa(load_input),
	.datab(vcc),
	.datac(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ff_1|q .lut_mask = "0a0a";
defparam \ff_1|q .operation_mode = "normal";
defparam \ff_1|q .output_mode = "reg_only";
defparam \ff_1|q .register_cascade_mode = "off";
defparam \ff_1|q .sum_lutc_input = "datac";
defparam \ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \contador_1_buffer_secundario|ff_1|q (
// Equation(s):
// \contador_1_buffer_secundario|ff_1|q~regout  = DFFEAS((((!\contador_1_buffer_secundario|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \ff_1|q~regout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_1_buffer_secundario|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ff_1|q~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_1_buffer_secundario|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_1_buffer_secundario|ff_1|q .lut_mask = "0f0f";
defparam \contador_1_buffer_secundario|ff_1|q .operation_mode = "normal";
defparam \contador_1_buffer_secundario|ff_1|q .output_mode = "reg_only";
defparam \contador_1_buffer_secundario|ff_1|q .register_cascade_mode = "off";
defparam \contador_1_buffer_secundario|ff_1|q .sum_lutc_input = "datac";
defparam \contador_1_buffer_secundario|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_c_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_c_deboucing~combout ),
	.padio(op_c_deboucing));
// synopsys translate_off
defparam \op_c_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxii_lcell \contador_entrada_rolhas|ff_1|q (
// Equation(s):
// \contador_entrada_rolhas|ff_1|q~regout  = DFFEAS((((!\contador_entrada_rolhas|ff_1|q~regout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_1|q .lut_mask = "00ff";
defparam \contador_entrada_rolhas|ff_1|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_1|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_1|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_1|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \mux_7|NSEL_and_A (
// Equation(s):
// \mux_7|NSEL_and_A~combout  = (((\op_deboucing~combout  & \contador_entrada_rolhas|ff_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_7|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_7|NSEL_and_A .lut_mask = "f000";
defparam \mux_7|NSEL_and_A .operation_mode = "normal";
defparam \mux_7|NSEL_and_A .output_mode = "comb_only";
defparam \mux_7|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_7|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_7|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxii_lcell \contador_entrada_rolhas|ff_2|q (
// Equation(s):
// \contador_entrada_rolhas|ff_2|q~regout  = DFFEAS(((\contador_entrada_rolhas|ff_2|q~regout  $ (\contador_entrada_rolhas|ff_1|q~regout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_2|q .lut_mask = "0ff0";
defparam \contador_entrada_rolhas|ff_2|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_2|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_2|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_2|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \mux_6|NSEL_and_A (
// Equation(s):
// \mux_6|NSEL_and_A~combout  = (((\op_deboucing~combout  & \contador_entrada_rolhas|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(\contador_entrada_rolhas|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_6|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_6|NSEL_and_A .lut_mask = "f000";
defparam \mux_6|NSEL_and_A .operation_mode = "normal";
defparam \mux_6|NSEL_and_A .output_mode = "comb_only";
defparam \mux_6|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_6|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_6|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N8
maxii_lcell \contador_entrada_rolhas|ff_3|q (
// Equation(s):
// \contador_entrada_rolhas|ff_3|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_3|q~regout  $ (((\contador_entrada_rolhas|ff_2|q~regout  & ((\contador_entrada_rolhas|ff_1|q~regout ))))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_2|q~regout ),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_3|q .lut_mask = "66cc";
defparam \contador_entrada_rolhas|ff_3|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_3|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_3|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_3|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \mux_5|OUT (
// Equation(s):
// \mux_5|OUT~combout  = ((\contador_entrada_rolhas|ff_3|q~regout ) # ((!\op_deboucing~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_entrada_rolhas|ff_3|q~regout ),
	.datac(vcc),
	.datad(\op_deboucing~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_5|OUT~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_5|OUT .lut_mask = "ccff";
defparam \mux_5|OUT .operation_mode = "normal";
defparam \mux_5|OUT .output_mode = "comb_only";
defparam \mux_5|OUT .register_cascade_mode = "off";
defparam \mux_5|OUT .sum_lutc_input = "datac";
defparam \mux_5|OUT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \contador_entrada_rolhas|ff_4|q (
// Equation(s):
// \contador_entrada_rolhas|ff_4|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_4|q~regout  $ (((\contador_entrada_rolhas|ff_2|q~regout  & (\contador_entrada_rolhas|ff_1|q~regout  & \contador_entrada_rolhas|ff_3|q~regout )))), GLOBAL(\op_c_deboucing~combout 
// ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_2|q~regout ),
	.datab(\contador_entrada_rolhas|ff_1|q~regout ),
	.datac(\contador_entrada_rolhas|ff_4|q~regout ),
	.datad(\contador_entrada_rolhas|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_4|q .lut_mask = "78f0";
defparam \contador_entrada_rolhas|ff_4|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_4|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_4|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_4|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \mux_4|NSEL_and_A (
// Equation(s):
// \mux_4|NSEL_and_A~combout  = (\op_deboucing~combout  & (((\contador_entrada_rolhas|ff_4|q~regout ))))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_entrada_rolhas|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|NSEL_and_A .lut_mask = "aa00";
defparam \mux_4|NSEL_and_A .operation_mode = "normal";
defparam \mux_4|NSEL_and_A .output_mode = "comb_only";
defparam \mux_4|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_4|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_4|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxii_lcell \contador_entrada_rolhas|gate_3|S (
// Equation(s):
// \contador_entrada_rolhas|gate_3|S~combout  = (\contador_entrada_rolhas|ff_3|q~regout  & (\contador_entrada_rolhas|ff_4|q~regout  & (\contador_entrada_rolhas|ff_2|q~regout  & \contador_entrada_rolhas|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_3|q~regout ),
	.datab(\contador_entrada_rolhas|ff_4|q~regout ),
	.datac(\contador_entrada_rolhas|ff_2|q~regout ),
	.datad(\contador_entrada_rolhas|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador_entrada_rolhas|gate_3|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|gate_3|S .lut_mask = "8000";
defparam \contador_entrada_rolhas|gate_3|S .operation_mode = "normal";
defparam \contador_entrada_rolhas|gate_3|S .output_mode = "comb_only";
defparam \contador_entrada_rolhas|gate_3|S .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|gate_3|S .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|gate_3|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxii_lcell \contador_entrada_rolhas|ff_5|q (
// Equation(s):
// \contador_entrada_rolhas|ff_5|q~regout  = DFFEAS(((\contador_entrada_rolhas|ff_5|q~regout  $ (\contador_entrada_rolhas|gate_3|S~combout ))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|ff_5|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_5|q .lut_mask = "0ff0";
defparam \contador_entrada_rolhas|ff_5|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_5|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_5|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_5|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \mux_3|OUT (
// Equation(s):
// \mux_3|OUT~combout  = (((\contador_entrada_rolhas|ff_5|q~regout ) # (!\op_deboucing~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|ff_5|q~regout ),
	.datad(\op_deboucing~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|OUT~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|OUT .lut_mask = "f0ff";
defparam \mux_3|OUT .operation_mode = "normal";
defparam \mux_3|OUT .output_mode = "comb_only";
defparam \mux_3|OUT .register_cascade_mode = "off";
defparam \mux_3|OUT .sum_lutc_input = "datac";
defparam \mux_3|OUT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxii_lcell \contador_entrada_rolhas|ff_6|q (
// Equation(s):
// \contador_entrada_rolhas|ff_6|q~regout  = DFFEAS((\contador_entrada_rolhas|ff_6|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & \contador_entrada_rolhas|gate_3|S~combout )))), GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(vcc),
	.datac(\contador_entrada_rolhas|ff_6|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_6|q .lut_mask = "5af0";
defparam \contador_entrada_rolhas|ff_6|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_6|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_6|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_6|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \mux_2|NSEL_and_A (
// Equation(s):
// \mux_2|NSEL_and_A~combout  = (\contador_entrada_rolhas|ff_6|q~regout  & (((\op_deboucing~combout ))))

	.clk(gnd),
	.dataa(\contador_entrada_rolhas|ff_6|q~regout ),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|NSEL_and_A .lut_mask = "a0a0";
defparam \mux_2|NSEL_and_A .operation_mode = "normal";
defparam \mux_2|NSEL_and_A .output_mode = "comb_only";
defparam \mux_2|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_2|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_2|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \contador_entrada_rolhas|ff_7|q (
// Equation(s):
// \contador_entrada_rolhas|ff_7|q~regout  = DFFEAS(\contador_entrada_rolhas|ff_7|q~regout  $ (((\contador_entrada_rolhas|ff_5|q~regout  & (\contador_entrada_rolhas|ff_6|q~regout  & \contador_entrada_rolhas|gate_3|S~combout )))), 
// GLOBAL(\op_c_deboucing~combout ), VCC, , , , , , )

	.clk(\op_c_deboucing~combout ),
	.dataa(\contador_entrada_rolhas|ff_5|q~regout ),
	.datab(\contador_entrada_rolhas|ff_7|q~regout ),
	.datac(\contador_entrada_rolhas|ff_6|q~regout ),
	.datad(\contador_entrada_rolhas|gate_3|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_entrada_rolhas|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_entrada_rolhas|ff_7|q .lut_mask = "6ccc";
defparam \contador_entrada_rolhas|ff_7|q .operation_mode = "normal";
defparam \contador_entrada_rolhas|ff_7|q .output_mode = "reg_only";
defparam \contador_entrada_rolhas|ff_7|q .register_cascade_mode = "off";
defparam \contador_entrada_rolhas|ff_7|q .sum_lutc_input = "datac";
defparam \contador_entrada_rolhas|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \mux_1|NSEL_and_A (
// Equation(s):
// \mux_1|NSEL_and_A~combout  = (((\op_deboucing~combout  & \contador_entrada_rolhas|ff_7|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\op_deboucing~combout ),
	.datad(\contador_entrada_rolhas|ff_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|NSEL_and_A~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|NSEL_and_A .lut_mask = "f000";
defparam \mux_1|NSEL_and_A .operation_mode = "normal";
defparam \mux_1|NSEL_and_A .output_mode = "comb_only";
defparam \mux_1|NSEL_and_A .register_cascade_mode = "off";
defparam \mux_1|NSEL_and_A .sum_lutc_input = "datac";
defparam \mux_1|NSEL_and_A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \pulsador_1|ff_1|nq (
// Equation(s):
// \pulsador_1|ff_1|nq~regout  = DFFEAS((((!\pulsador_1|ff_1|q~regout ))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pulsador_1|ff_1|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pulsador_1|ff_1|nq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|ff_1|nq .lut_mask = "0f0f";
defparam \pulsador_1|ff_1|nq .operation_mode = "normal";
defparam \pulsador_1|ff_1|nq .output_mode = "reg_only";
defparam \pulsador_1|ff_1|nq .register_cascade_mode = "off";
defparam \pulsador_1|ff_1|nq .sum_lutc_input = "datac";
defparam \pulsador_1|ff_1|nq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \pulsador_1|Pulse (
// Equation(s):
// \pulsador_1|Pulse~combout  = (((load_input & \pulsador_1|ff_1|nq~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(load_input),
	.datad(\pulsador_1|ff_1|nq~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pulsador_1|Pulse~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pulsador_1|Pulse .lut_mask = "f000";
defparam \pulsador_1|Pulse .operation_mode = "normal";
defparam \pulsador_1|Pulse .output_mode = "comb_only";
defparam \pulsador_1|Pulse .register_cascade_mode = "off";
defparam \pulsador_1|Pulse .sum_lutc_input = "datac";
defparam \pulsador_1|Pulse .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \cq~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(cq));
// synopsys translate_off
defparam \cq~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh_load~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(hh_load));
// synopsys translate_off
defparam \hh_load~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m~I (
	.datain(\mef_1|gate_11|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(m));
// synopsys translate_off
defparam \m~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ve~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ve));
// synopsys translate_off
defparam \ve~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \al~I (
	.datain(\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(al));
// synopsys translate_off
defparam \al~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nal~I (
	.datain(!\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nal));
// synopsys translate_off
defparam \Nal~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ev~I (
	.datain(\mef_1|gate_8|S~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ev));
// synopsys translate_off
defparam \ev~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[0]~I (
	.datain(\mef_1|jk_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[0]));
// synopsys translate_off
defparam \mef_estado[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[1]~I (
	.datain(\mef_1|jk_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[1]));
// synopsys translate_off
defparam \mef_estado[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[0]));
// synopsys translate_off
defparam \Nout_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[1]));
// synopsys translate_off
defparam \Nout_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[2]));
// synopsys translate_off
defparam \Nout_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[3]));
// synopsys translate_off
defparam \Nout_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[4]));
// synopsys translate_off
defparam \Nout_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[5]));
// synopsys translate_off
defparam \Nout_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[6]));
// synopsys translate_off
defparam \Nout_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[7]));
// synopsys translate_off
defparam \Nout_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[0]~I (
	.datain(!\contador_display|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[0]));
// synopsys translate_off
defparam \Nac_7segmentos[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[1]));
// synopsys translate_off
defparam \Nac_7segmentos[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[2]~I (
	.datain(\contador_display|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[2]));
// synopsys translate_off
defparam \Nac_7segmentos[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[3]));
// synopsys translate_off
defparam \Nac_7segmentos[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[0]~I (
	.datain(\contador_1_buffer_secundario|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[0]));
// synopsys translate_off
defparam \test_buffer_secundario[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[1]~I (
	.datain(\contador_1_buffer_secundario|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[1]));
// synopsys translate_off
defparam \test_buffer_secundario[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[2]~I (
	.datain(\contador_1_buffer_secundario|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[2]));
// synopsys translate_off
defparam \test_buffer_secundario[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[3]~I (
	.datain(\contador_1_buffer_secundario|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[3]));
// synopsys translate_off
defparam \test_buffer_secundario[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[4]~I (
	.datain(\contador_1_buffer_secundario|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[4]));
// synopsys translate_off
defparam \test_buffer_secundario[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[5]~I (
	.datain(\contador_1_buffer_secundario|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[5]));
// synopsys translate_off
defparam \test_buffer_secundario[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario[6]~I (
	.datain(\contador_1_buffer_secundario|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario[6]));
// synopsys translate_off
defparam \test_buffer_secundario[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_load_input~I (
	.datain(load_input),
	.oe(vcc),
	.combout(),
	.padio(test_load_input));
// synopsys translate_off
defparam \test_load_input~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[0]~I (
	.datain(\mux_7|NSEL_and_A~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[1]~I (
	.datain(\mux_6|NSEL_and_A~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[2]~I (
	.datain(\mux_5|OUT~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[3]~I (
	.datain(\mux_4|NSEL_and_A~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[4]~I (
	.datain(\mux_3|OUT~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[5]~I (
	.datain(\mux_2|NSEL_and_A~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in_aux[6]~I (
	.datain(\mux_1|NSEL_and_A~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in_aux[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in_aux[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[0]~I (
	.datain(\registrador_1|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[0]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[1]~I (
	.datain(\registrador_1|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[1]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[2]~I (
	.datain(\registrador_1|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[2]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[3]~I (
	.datain(\registrador_1|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[3]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[4]~I (
	.datain(\registrador_1|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[4]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[5]~I (
	.datain(\registrador_1|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[5]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_secundario_aux[6]~I (
	.datain(\registrador_1|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_secundario_aux[6]));
// synopsys translate_off
defparam \test_buffer_secundario_aux[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[0]~I (
	.datain(\mux_14|OUT~1 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[1]~I (
	.datain(\mux_13|OUT~1 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[2]~I (
	.datain(\mux_12|OUT ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[3]~I (
	.datain(\mux_11|OUT~1 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[4]~I (
	.datain(\mux_10|OUT ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[5]~I (
	.datain(\mux_9|OUT~1 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_in[6]~I (
	.datain(\mux_8|OUT~1 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_in[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_in[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[0]~I (
	.datain(\registrador_2|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[0]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[1]~I (
	.datain(\registrador_2|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[1]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[2]~I (
	.datain(\registrador_2|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[2]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[3]~I (
	.datain(\registrador_2|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[3]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[4]~I (
	.datain(\registrador_2|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[4]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[5]~I (
	.datain(\registrador_2|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[5]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada_aux_secundario_out[6]~I (
	.datain(\registrador_2|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada_aux_secundario_out[6]));
// synopsys translate_off
defparam \test_buffer_entrada_aux_secundario_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_load_input_pulse~I (
	.datain(\pulsador_1|Pulse~combout ),
	.oe(vcc),
	.combout(),
	.padio(test_load_input_pulse));
// synopsys translate_off
defparam \test_load_input_pulse~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_out_comparador_controle~I (
	.datain(\comparador_2|comparador_7|gate_4|S~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_out_comparador_controle));
// synopsys translate_off
defparam \test_out_comparador_controle~I .operation_mode = "output";
// synopsys translate_on

endmodule
