          sttl    IOP        Memory Layout          pag** Basic Memory Layout*RAMorg    equ     $0100      12 // 28K of RAM - Thru $6FFFRAMend    equ     $2FFF      // $6FFFRAMscratch equ    $3000      // $7000      4K of scratchpad RAMRAMscrend equ     $3F00      // $7F00ROMstack  equ     $3FFF      // $7FFF      High end of ROM StackROMLOorg  equ     $4000      // $E000      8K of ROM - $E000-$FFFFDEBUGROM  equ     $6000      // $C000      8K of Debug ROM $C000-$DFFFCPUtraps  equ     $FFF0      CPU Trap Vectors** layout of hardware, up to 6 IO boards*SYS_ACIA  equ     $8000      first ACIA in first slotNUM_SLOTS equ     1          // 6          Number of Physical I/O slotsBASE_SLOT equ     $8000      Base address for I/O slotsNEXT_SLOT equ     $0010      Offest between slots* clock hardwareCLOCK     equ     $8070         hardware clock, status and controlCLOCKI    equ     $8071         interrupt reset