INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:14:42 -0800 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.171 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.268 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.461 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command   ap_source done; 1.56 sec.
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:38:19 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.145 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.305 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.155 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.323 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.4 seconds; current allocated memory: 195.785 MB.
Command ap_source done; error code: 1; 3.919 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:38:44 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.088 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.226 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.246 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.153 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.314 seconds; current allocated memory: 195.785 MB.
Command ap_source done; error code: 1; 3.752 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:41:05 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.089 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.222 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.24 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.144 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.583 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.661 seconds; current allocated memory: 195.785 MB.
Command ap_source done; error code: 1; 5.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:41:54 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.116 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.256 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.269 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.155 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.278 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 195.785 MB.
Command ap_source done; error code: 1; 2.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:42:54 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.074 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.204 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.217 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.706 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 195.748 MB.
Command ap_source done; error code: 1; 3.167 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/filter_downsampler/baseline/hls/solution1 opened at Tue Nov 30 11:43:40 -0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.145 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.295 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.31 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.144 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.585 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 195.741 MB.
Command ap_source done; error code: 1; 3.148 sec.
Execute cleanup_all 
