{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@88:98@HdlStmAssign", "end\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n  next_state = state;\n  rst_good_cnt = 1'b1;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@89:99", "\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n  next_state = state;\n  rst_good_cnt = 1'b1;\n  event_unexpected_lane_state_error_nx = 1'b0;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@86:96", "  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n"]], "Diff Content": {"Delete": [[93, "assign all_block_sync = &phy_block_sync_masked;\n"]], "Add": []}}