<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ssb › driver_gige.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>driver_gige.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sonics Silicon Backplane</span>
<span class="cm"> * Broadcom Gigabit Ethernet core driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008, Broadcom Corporation</span>
<span class="cm"> * Copyright 2008, Michael Buesch &lt;m@bues.ch&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GNU/GPL. See COPYING for details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ssb/ssb.h&gt;</span>
<span class="cp">#include &lt;linux/ssb/ssb_driver_gige.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_regs.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>


<span class="cm">/*</span>
<span class="cm">MODULE_DESCRIPTION(&quot;SSB Broadcom Gigabit Ethernet driver&quot;);</span>
<span class="cm">MODULE_AUTHOR(&quot;Michael Buesch&quot;);</span>
<span class="cm">MODULE_LICENSE(&quot;GPL&quot;);</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ssb_device_id</span> <span class="n">ssb_gige_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SSB_DEVICE</span><span class="p">(</span><span class="n">SSB_VENDOR_BROADCOM</span><span class="p">,</span> <span class="n">SSB_DEV_ETHERNET_GBIT</span><span class="p">,</span> <span class="n">SSB_ANY_REV</span><span class="p">),</span>
	<span class="n">SSB_DEVTABLE_END</span>
<span class="p">};</span>
<span class="cm">/* MODULE_DEVICE_TABLE(ssb, ssb_gige_tbl); */</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">gige_read8</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_read8</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">gige_read16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_read16</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">gige_read32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gige_write8</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssb_write8</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gige_write16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssb_write16</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gige_write32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssb_write32</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="n">u8</span> <span class="nf">gige_pcicfg_read8</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">gige_read8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="n">u16</span> <span class="nf">gige_pcicfg_read16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">gige_read16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="n">u32</span> <span class="nf">gige_pcicfg_read32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">gige_read32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">gige_pcicfg_write8</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="n">gige_write8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">gige_pcicfg_write16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="n">gige_write16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">gige_pcicfg_write32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">);</span>
	<span class="n">gige_write32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_PCICFG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ssb_gige_pci_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
					      <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ssb_gige</span><span class="p">,</span> <span class="n">pci_ops</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">gige_pcicfg_read8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">gige_pcicfg_read16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">gige_pcicfg_read32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ssb_gige_pci_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
					       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
					       <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ssb_gige</span><span class="p">,</span> <span class="n">pci_ops</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">gige_pcicfg_write8</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gige_pcicfg_write16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gige_pcicfg_write32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ssb_gige_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">sdev</span><span class="p">,</span>
				    <span class="k">const</span> <span class="k">struct</span> <span class="n">ssb_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">tmslow</span><span class="p">,</span> <span class="n">tmshigh</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">dev</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">sdev</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_controller</span><span class="p">.</span><span class="n">pci_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_ops</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_controller</span><span class="p">.</span><span class="n">io_resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_controller</span><span class="p">.</span><span class="n">mem_resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_controller</span><span class="p">.</span><span class="n">io_map_base</span> <span class="o">=</span> <span class="mh">0x800</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_ops</span><span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">ssb_gige_pci_read_config</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_ops</span><span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">ssb_gige_pci_write_config</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">SSB_GIGE_IO_RES_NAME</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x800</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x8FF</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span> <span class="o">|</span> <span class="n">IORESOURCE_PCI_FIXED</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssb_device_is_enabled</span><span class="p">(</span><span class="n">sdev</span><span class="p">))</span>
		<span class="n">ssb_device_enable</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Setup BAR0. This is a 64k MMIO region. */</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">ssb_admatch_base</span><span class="p">(</span><span class="n">ssb_read32</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="n">SSB_ADMATCH1</span><span class="p">));</span>
	<span class="n">gige_pcicfg_write32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">gige_pcicfg_write32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">SSB_GIGE_MEM_RES_NAME</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x10000</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_PCI_FIXED</span><span class="p">;</span>

	<span class="cm">/* Enable the memory region. */</span>
	<span class="n">gige_pcicfg_write16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span>
			    <span class="n">gige_pcicfg_read16</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">PCI_COMMAND_MEMORY</span><span class="p">);</span>

	<span class="cm">/* Write flushing is controlled by the Flush Status Control register.</span>
<span class="cm">	 * We want to flush every register write with a timeout and we want</span>
<span class="cm">	 * to disable the IRQ mask while flushing to avoid concurrency.</span>
<span class="cm">	 * Note that automatic write flushing does _not_ work from</span>
<span class="cm">	 * an IRQ handler. The driver must flush manually by reading a register.</span>
<span class="cm">	 */</span>
	<span class="n">gige_write32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_GIGE_SHIM_FLUSHSTAT</span><span class="p">,</span> <span class="mh">0x00000068</span><span class="p">);</span>

	<span class="cm">/* Check if we have an RGMII or GMII PHY-bus.</span>
<span class="cm">	 * On RGMII do not bypass the DLLs */</span>
	<span class="n">tmslow</span> <span class="o">=</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="n">SSB_TMSLOW</span><span class="p">);</span>
	<span class="n">tmshigh</span> <span class="o">=</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="n">SSB_TMSHIGH</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmshigh</span> <span class="o">&amp;</span> <span class="n">SSB_GIGE_TMSHIGH_RGMII</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmslow</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_GIGE_TMSLOW_TXBYPASS</span><span class="p">;</span>
		<span class="n">tmslow</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_GIGE_TMSLOW_RXBYPASS</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">has_rgmii</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tmslow</span> <span class="o">|=</span> <span class="n">SSB_GIGE_TMSLOW_TXBYPASS</span><span class="p">;</span>
		<span class="n">tmslow</span> <span class="o">|=</span> <span class="n">SSB_GIGE_TMSLOW_RXBYPASS</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">has_rgmii</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmslow</span> <span class="o">|=</span> <span class="n">SSB_GIGE_TMSLOW_DLLEN</span><span class="p">;</span>
	<span class="n">ssb_write32</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="n">SSB_TMSLOW</span><span class="p">,</span> <span class="n">tmslow</span><span class="p">);</span>

	<span class="n">ssb_set_drvdata</span><span class="p">(</span><span class="n">sdev</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_controller</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">pdev_is_ssb_gige_core</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span><span class="p">,</span> <span class="n">SSB_GIGE_MEM_RES_NAME</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pdev_is_ssb_gige_core</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">ssb_gige_pcibios_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">sdev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ssb_get_drvdata</span><span class="p">(</span><span class="n">sdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* The PCI device is not on this SSB GigE bridge device. */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Fixup the PCI resources. */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_PCI_FIXED</span><span class="p">;</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">name</span><span class="p">;</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mem_resource</span><span class="p">.</span><span class="n">end</span><span class="p">;</span>

	<span class="cm">/* Fixup interrupt lines. */</span>
	<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">ssb_mips_irq</span><span class="p">(</span><span class="n">sdev</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ssb_gige_map_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">sdev</span><span class="p">,</span>
		     <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_gige</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ssb_get_drvdata</span><span class="p">(</span><span class="n">sdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* The PCI device is not on this SSB GigE bridge device. */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ssb_mips_irq</span><span class="p">(</span><span class="n">sdev</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ssb_driver</span> <span class="n">ssb_gige_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;BCM-GigE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">ssb_gige_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ssb_gige_probe</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">ssb_gige_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssb_gige_driver</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
