/********************************************************************
*
* ESM0 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_ESM0_INTERRUPT_MAP_H_
#define SDLR_ESM0_INTERRUPT_MAP_H_

#include <sdlr.h>
#include <tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: ESM0
*/

#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD0_LOCKLOSS_IPCFG_0                                   (0U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD1_LOCKLOSS_IPCFG_0                                   (1U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD2_LOCKLOSS_IPCFG_0                                   (2U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD3_LOCKLOSS_IPCFG_0                                   (3U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD4_LOCKLOSS_IPCFG_0                                   (4U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD5_LOCKLOSS_IPCFG_0                                   (5U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD6_LOCKLOSS_IPCFG_0                                   (6U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD7_LOCKLOSS_IPCFG_0                                   (7U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD8_LOCKLOSS_IPCFG_0                                   (8U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRACF_SSMOD12_LOCKLOSS_IPCFG_0                                  (12U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD13_LOCKLOSS_IPCFG_0                                  (13U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD14_LOCKLOSS_IPCFG_0                                  (14U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD15_LOCKLOSS_IPCFG_0                                  (15U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD16_LOCKLOSS_IPCFG_0                                  (16U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD17_LOCKLOSS_IPCFG_0                                  (17U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD18_LOCKLOSS_IPCFG_0                                  (18U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD19_LOCKLOSS_IPCFG_0                                  (19U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD23_LOCKLOSS_IPCFG_0                                  (23U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLDESKEW24_LOCKLOSS_IPCFG_0                                       (24U)
#define SDLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD25_LOCKLOSS_IPCFG_0                                  (25U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0                      (32U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0                         (33U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_HS_PHY_GLOBAL_ERROR_0                                   (34U)
#define SDLR_ESM0_ESM_LVL_EVENT_A72SS0_CORE0_INTERRIRQ_0                                           (40U)
#define SDLR_ESM0_ESM_LVL_EVENT_A72SS0_CORE0_EXTERRIRQ_0                                           (41U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_0                       (48U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_1                       (49U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_2                       (50U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_3                       (51U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_4                       (52U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_5                       (53U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_6                       (54U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_7                       (55U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_8                       (56U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_9                       (57U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_10                      (58U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_11                      (59U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_12                      (60U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_13                      (61U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_14                      (62U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_15                      (63U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_16                      (64U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_17                      (65U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_18                      (66U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_19                      (67U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_20                      (68U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_39                      (69U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_40                      (70U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_41                      (71U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_46                      (72U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_47                      (73U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_48                      (74U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_62                      (75U)
#define SDLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_63                      (76U)
#define SDLR_ESM0_ESM_LVL_EVENT_UFS0_UFS_INTR_NONFATAL_0                                           (94U)
#define SDLR_ESM0_ESM_LVL_EVENT_UFS0_UFS_INTR_FATAL_0                                              (95U)
#define SDLR_ESM0_ESM_LVL_EVENT_UFS0_HCLK_ECC_CORR_LVL_0                                           (96U)
#define SDLR_ESM0_ESM_LVL_EVENT_UFS0_HCLK_ECC_UNCORR_LVL_0                                         (97U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC0_INTR_ERR_LEVEL_0                                              (104U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC1_INTR_ERR_LEVEL_0                                              (105U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC2_INTR_ERR_LEVEL_0                                              (106U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC3_INTR_ERR_LEVEL_0                                              (107U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC4_INTR_ERR_LEVEL_0                                              (108U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC5_INTR_ERR_LEVEL_0                                              (109U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC6_INTR_ERR_LEVEL_0                                              (110U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC7_INTR_ERR_LEVEL_0                                              (111U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC8_INTR_ERR_LEVEL_0                                              (112U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC9_INTR_ERR_LEVEL_0                                              (113U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC10_INTR_ERR_LEVEL_0                                             (114U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC11_INTR_ERR_LEVEL_0                                             (115U)
#define SDLR_ESM0_ESM_LVL_EVENT_DCC12_INTR_ERR_LEVEL_0                                             (116U)
#define SDLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_SEC_PEND_0                                               (120U)
#define SDLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_DED_PEND_0                                               (121U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_NONFATAL_0                                            (124U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_FATAL_0                                               (125U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0                              (126U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0                            (127U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB1_ASF_INT_NONFATAL_0                                            (130U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB1_ASF_INT_FATAL_0                                               (131U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB1_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0                              (132U)
#define SDLR_ESM0_ESM_LVL_EVENT_USB1_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0                            (133U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_EDIO0_WD_TRIIG_0                                    (144U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_EDIO1_WD_TRIIG_0                                    (145U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_EDIO0_WD_TRIIG_0                                    (146U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_EDIO1_WD_TRIIG_0                                    (147U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_SEC_ERR_PEND_0                                  (148U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_DED_ERR_PEND_0                                  (149U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_SEC_ERR_PEND_0                                  (150U)
#define SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_DED_ERR_PEND_0                                  (151U)
#define SDLR_ESM0_ESM_LVL_EVENT_I3C0_PCLK_ECC_UNCORR_LVL_0                                         (152U)
#define SDLR_ESM0_ESM_LVL_EVENT_I3C0_SCLK_ECC_UNCORR_LVL_0                                         (153U)
#define SDLR_ESM0_ESM_LVL_EVENT_I3C0_I3C_NONFATAL__INT_0                                           (154U)
#define SDLR_ESM0_ESM_LVL_EVENT_I3C0_I3C_FATAL__INT_0                                              (155U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                  (160U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                (161U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (162U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (163U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                   (164U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                 (165U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (166U)
#define SDLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (167U)
#define SDLR_ESM0_ESM_LVL_EVENT_MLB0_MLBSS_ECC_CORR_LVL_0                                          (168U)
#define SDLR_ESM0_ESM_LVL_EVENT_MLB0_MLBSS_ECC_UNCORR_LVL_0                                        (169U)
#define SDLR_ESM0_ESM_LVL_EVENT_MSRAM16KX256E0_ECC_CORR_LEVEL_0                                    (170U)
#define SDLR_ESM0_ESM_LVL_EVENT_MSRAM16KX256E0_ECC_UNCORR_LEVEL_0                                  (171U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_CORR_LEVEL_0                                         (172U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_UNCORR_LEVEL_0                                       (173U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_CORR_LEVEL_0                                       (174U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_UNCORR_LEVEL_0                                     (175U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_CORR_ERR_LVL_0                                 (176U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_UNCORR_ERR_LVL_0                               (177U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_CORR_ERR_LVL_0                                 (178U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_UNCORR_ERR_LVL_0                               (179U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_CORR_ERR_LVL_0                               (180U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0                             (181U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_CORR_ERR_LVL_0                               (182U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0                             (183U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD2_EMMCSDSS_RXMEM_CORR_ERR_LVL_0                               (184U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD2_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0                             (185U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD2_EMMCSDSS_TXMEM_CORR_ERR_LVL_0                               (186U)
#define SDLR_ESM0_ESM_LVL_EVENT_MMCSD2_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0                             (187U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC0_0                      (192U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC1_0                      (193U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC2_0                      (194U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC3_0                      (195U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_ERR_IRQ_0                                           (196U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_ERR_IRQ_0                                           (197U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_FATAL_0                                             (200U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_NONFATAL_0                                          (201U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_FATAL_0                                             (202U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_NONFATAL_0                                          (203U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CORR_LEVEL_0                                            (206U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_UNCORR_LEVEL_0                                          (207U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CORR_LEVEL_0                                            (208U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_UNCORR_LEVEL_0                                          (209U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_CSI_FATAL_0                                             (212U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_CSI_NONFATAL_0                                          (213U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_CDNS_RAM_CORR_LEVEL_0                                   (214U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_CDNS_RAM_UNCORR_LEVEL_0                                 (215U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_CORR_LEVEL_0                                            (216U)
#define SDLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF0_UNCORR_LEVEL_0                                          (217U)
#define SDLR_ESM0_ESM_LVL_EVENT_DMPAC0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                        (218U)
#define SDLR_ESM0_ESM_LVL_EVENT_DMPAC0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                      (219U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                         (220U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                       (221U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_VISS_0_CORR_LEVEL_INTR_0                                     (222U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_VISS_0_UNCORR_LEVEL_INTR_0                                   (223U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_LDC_0_CORR_LEVEL_INTR_0                                      (226U)
#define SDLR_ESM0_ESM_LVL_EVENT_VPAC0_LDC_0_UNCORR_LEVEL_INTR_0                                    (227U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_0                                                (230U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_1                                                (231U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_2                                                (232U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_3                                                (233U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_4                                                (234U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_5                                                (235U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_6                                                (236U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_DSI_0_SAFETY_ERROR_NONFATAL_INTR_0                        (244U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_DSI_0_SAFETY_ERROR_FATAL_INTR_0                           (245U)
#define SDLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_ECC_INTR_UNCORR_LEVEL_SYS_0                               (246U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_96                                 (253U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_97                                 (254U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_98                                 (255U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_110                                (256U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_111                                (257U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_112                                (258U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_113                                (259U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_116                                (260U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_117                                (261U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_118                                (262U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_119                                (263U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_120                                (264U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_121                                (265U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_122                                (266U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_123                                (267U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_124                                (268U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_125                                (269U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_126                                (270U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_CORE0_GEM_EVENT_OUT_SYNC_127                                (271U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_96                                 (272U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_97                                 (273U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_98                                 (274U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_110                                (275U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_111                                (276U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_112                                (277U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_113                                (278U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_116                                (279U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_117                                (280U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_118                                (281U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_119                                (282U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_120                                (283U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_121                                (284U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_122                                (285U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_123                                (286U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_124                                (287U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_125                                (288U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_126                                (289U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_CORE0_GEM_EVENT_OUT_SYNC_127                                (290U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0                             (292U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0                           (293U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0                             (294U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0                           (295U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0                            (296U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0                          (297U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0                                 (298U)
#define SDLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0                               (299U)
#define SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_CORR_LEVEL_0                                     (304U)
#define SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_UNCORR_LEVEL_0                                   (305U)
#define SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_SEC_PEND_0                                               (306U)
#define SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_DED_PEND_0                                               (307U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_CORR_LVL_INT_0                                    (312U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0                                  (313U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_CORR_LVL_INT_0                                    (314U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0                                  (315U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_CORR_LVL_INT_0                                    (316U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_UNCORR_LVL_INT_0                                  (317U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_CORR_LVL_INT_0                                    (318U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_UNCORR_LVL_INT_0                                  (319U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_CORR_LVL_INT_0                                    (320U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_UNCORR_LVL_INT_0                                  (321U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_CORR_LVL_INT_0                                    (322U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_UNCORR_LVL_INT_0                                  (323U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_CORR_LVL_INT_0                                    (324U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_UNCORR_LVL_INT_0                                  (325U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_CORR_LVL_INT_0                                    (326U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_UNCORR_LVL_INT_0                                  (327U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_CORR_LVL_INT_0                                    (328U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_UNCORR_LVL_INT_0                                  (329U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_CORR_LVL_INT_0                                    (330U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_UNCORR_LVL_INT_0                                  (331U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_CORR_LVL_INT_0                                   (332U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_UNCORR_LVL_INT_0                                 (333U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_CORR_LVL_INT_0                                   (334U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_UNCORR_LVL_INT_0                                 (335U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_CORR_LVL_INT_0                                   (336U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_UNCORR_LVL_INT_0                                 (337U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_CORR_LVL_INT_0                                   (338U)
#define SDLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_UNCORR_LVL_INT_0                                 (339U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI0_INTR_WWD_0                                                    (344U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI1_INTR_WWD_0                                                    (345U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI15_INTR_WWD_0                                                   (352U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI16_INTR_WWD_0                                                   (353U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI24_INTR_WWD_0                                                   (357U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI25_INTR_WWD_0                                                   (358U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI28_INTR_WWD_0                                                   (359U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI29_INTR_WWD_0                                                   (360U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI30_INTR_WWD_0                                                   (361U)
#define SDLR_ESM0_ESM_LVL_EVENT_RTI31_INTR_WWD_0                                                   (362U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_CORR_LEVEL_0                                       (369U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_UNCORR_LEVEL_0                                     (370U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC1_UNCORR_LEVEL_0                                     (371U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_CORR_LEVEL_0                                       (373U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_UNCORR_LEVEL_0                                     (374U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC1_UNCORR_LEVEL_0                                     (375U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE2_PCIE_ECC0_CORR_LEVEL_0                                       (377U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE2_PCIE_ECC0_UNCORR_LEVEL_0                                     (378U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE2_PCIE_ECC1_UNCORR_LEVEL_0                                     (379U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE3_PCIE_ECC0_CORR_LEVEL_0                                       (381U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE3_PCIE_ECC0_UNCORR_LEVEL_0                                     (382U)
#define SDLR_ESM0_ESM_LVL_EVENT_PCIE3_PCIE_ECC1_UNCORR_LEVEL_0                                     (383U)
#define SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_EXP_INTR_0                                            (392U)
#define SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_EXP_INTR_0                                            (393U)
#define SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_EXP_INTR_0                                            (394U)
#define SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_EXP_INTR_0                                            (395U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_RAT0_C66_RAT_INTR_0                                         (396U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_RAT0_C66_RAT_INTR_0                                         (397U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_CORR_LEVEL_0                                             (416U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_UNCORR_LEVEL_0                                           (417U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR16_CORR_LEVEL_0                                            (424U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR16_UNCORR_LEVEL_0                                          (425U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR17_CORR_LEVEL_0                                            (426U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR17_UNCORR_LEVEL_0                                          (427U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR18_CORR_LEVEL_0                                            (428U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR18_UNCORR_LEVEL_0                                          (429U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR19_CORR_LEVEL_0                                            (430U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR19_UNCORR_LEVEL_0                                          (431U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_CORR_LEVEL_0                                             (432U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_UNCORR_LEVEL_0                                           (433U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_CORR_LEVEL_0                                             (434U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_UNCORR_LEVEL_0                                           (435U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_CORR_LEVEL_0                                             (436U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_UNCORR_LEVEL_0                                           (437U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_CORR_LEVEL_0                                            (444U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_UNCORR_LEVEL_0                                          (445U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_CORR_LEVEL_0                                            (446U)
#define SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_UNCORR_LEVEL_0                                          (447U)
#define SDLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_123_0                                            (456U)
#define SDLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_MULTI_0                                          (457U)
#define SDLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_ONE_0                                            (458U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST6_DFT_PBIST_SAFETY_ERROR_0                                    (459U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST0_DFT_PBIST_SAFETY_ERROR_0                                    (461U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST1_DFT_PBIST_SAFETY_ERROR_0                                    (462U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST4_DFT_PBIST_SAFETY_ERROR_0                                    (463U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST2_DFT_PBIST_SAFETY_ERROR_0                                    (464U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST3_DFT_PBIST_SAFETY_ERROR_0                                    (465U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST7_DFT_PBIST_SAFETY_ERROR_0                                    (466U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST9_DFT_PBIST_SAFETY_ERROR_0                                    (467U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST10_DFT_PBIST_SAFETY_ERROR_0                                   (468U)
#define SDLR_ESM0_ESM_LVL_EVENT_PBIST5_DFT_PBIST_SAFETY_ERROR_0                                    (470U)
#define SDLR_ESM0_ESM_LVL_EVENT_GPU0_DFT_PBIST_0_DFT_PBIST_SAFETY_ERROR_0                          (471U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS0_PBIST0_DFT_PBIST_SAFETY_ERROR_0                             (472U)
#define SDLR_ESM0_ESM_LVL_EVENT_C66SS1_PBIST0_DFT_PBIST_SAFETY_ERROR_0                             (473U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_ALWAYSON_CS1_CLKSTOP_REQ_0                  (480U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_TEST_CS1_CLKSTOP_REQ_0                      (481U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_PBIST_CS1_CLKSTOP_REQ_0                     (482U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_AUDIO_CS1_CLKSTOP_REQ_0                      (483U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_ATL_CS1_CLKSTOP_REQ_0                        (484U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MLB_CS1_CLKSTOP_REQ_0                        (485U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MOTOR_CS1_CLKSTOP_REQ_0                      (486U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MISCIO_CS1_CLKSTOP_REQ_0                     (487U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_GPMC_CS1_CLKSTOP_REQ_0                       (488U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_VPFE_CS1_CLKSTOP_REQ_0                       (489U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_VPE_CS1_CLKSTOP_REQ_0                        (490U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE0_CS1_CLKSTOP_REQ_0                     (491U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE1_CS1_CLKSTOP_REQ_0                     (492U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_DEBUG_CS1_CLKSTOP_REQ_0                     (493U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_0_CS1_CLKSTOP_REQ_0                    (494U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_0_CS1_CLKSTOP_REQ_0                     (495U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_1_CS1_CLKSTOP_REQ_0                    (496U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_1_CS1_CLKSTOP_REQ_0                     (497U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE2_CS1_CLKSTOP_REQ_0                     (498U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CC_TOP_PBIST_CS1_CLKSTOP_REQ_0                   (499U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_0_CS1_CLKSTOP_REQ_0                          (500U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_1_CS1_CLKSTOP_REQ_0                          (501U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_2_CS1_CLKSTOP_REQ_0                          (502U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC4B_0_CS1_CLKSTOP_REQ_0                        (503U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC4B_1_CS1_CLKSTOP_REQ_0                        (504U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC8B_0_CS1_CLKSTOP_REQ_0                        (505U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_UFS_0_CS1_CLKSTOP_REQ_0                          (506U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_UFS_1_CS1_CLKSTOP_REQ_0                          (507U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_0_CS1_CLKSTOP_REQ_0                         (508U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_1_CS1_CLKSTOP_REQ_0                         (509U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_2_CS1_CLKSTOP_REQ_0                         (510U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_3_CS1_CLKSTOP_REQ_0                         (511U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SAUL_CS1_CLKSTOP_REQ_0                           (512U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_I3C_CS1_CLKSTOP_REQ_0                        (513U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_0_CS1_CLKSTOP_REQ_0                  (514U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_1_CS1_CLKSTOP_REQ_0                  (515U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_2_CS1_CLKSTOP_REQ_0                  (516U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_3_CS1_CLKSTOP_REQ_0                  (517U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_4_CS1_CLKSTOP_REQ_0                  (518U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_5_CS1_CLKSTOP_REQ_0                  (519U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_6_CS1_CLKSTOP_REQ_0                  (520U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_7_CS1_CLKSTOP_REQ_0                  (521U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_8_CS1_CLKSTOP_REQ_0                  (522U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_9_CS1_CLKSTOP_REQ_0                  (523U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_10_CS1_CLKSTOP_REQ_0                 (524U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_11_CS1_CLKSTOP_REQ_0                 (525U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_12_CS1_CLKSTOP_REQ_0                 (526U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_13_CS1_CLKSTOP_REQ_0                 (527U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_CS1_CLKSTOP_REQ_0                            (528U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_PBIST_CS1_CLKSTOP_REQ_0                      (529U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSI_CS1_CLKSTOP_REQ_0                            (530U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_0_CS1_CLKSTOP_REQ_0                          (531U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_1_CS1_CLKSTOP_REQ_0                          (532U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_0_CS1_CLKSTOP_REQ_0                        (533U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_1_CS1_CLKSTOP_REQ_0                        (534U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_2_CS1_CLKSTOP_REQ_0                        (535U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSITX_0_CS1_CLKSTOP_REQ_0                        (536U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_TX_DPHY_0_CS1_CLKSTOP_REQ_0                      (537U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_0_CS1_CLKSTOP_REQ_0                    (538U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_1_CS1_CLKSTOP_REQ_0                    (539U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_2_CS1_CLKSTOP_REQ_0                    (540U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ICSSG_0_CS1_CLKSTOP_REQ_0                        (541U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ICSSG_1_CS1_CLKSTOP_REQ_0                        (542U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_9GSS_CS1_CLKSTOP_REQ_0                           (543U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_0_CS1_CLKSTOP_REQ_0                       (544U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_1_CS1_CLKSTOP_REQ_0                       (545U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_2_CS1_CLKSTOP_REQ_0                       (546U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_3_CS1_CLKSTOP_REQ_0                       (547U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_4_CS1_CLKSTOP_REQ_0                       (548U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_5_CS1_CLKSTOP_REQ_0                       (549U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_0_CS1_CLKSTOP_REQ_0                      (550U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_1_CS1_CLKSTOP_REQ_0                      (551U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_2_CS1_CLKSTOP_REQ_0                      (552U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_3_CS1_CLKSTOP_REQ_0                      (553U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_0_CS1_CLKSTOP_REQ_0                         (554U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_0_PBIST_CS1_CLKSTOP_REQ_0                   (555U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_1_CS1_CLKSTOP_REQ_0                         (556U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_1_PBIST_CS1_CLKSTOP_REQ_0                   (557U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_CS1_CLKSTOP_REQ_0                  (558U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_PBIST_CS1_CLKSTOP_REQ_0            (559U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_0_CS1_CLKSTOP_REQ_0                          (560U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_1_CS1_CLKSTOP_REQ_0                          (561U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_CS1_CLKSTOP_REQ_0                  (562U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_PBIST_CS1_CLKSTOP_REQ_0            (563U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_2_CS1_CLKSTOP_REQ_0                          (564U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_3_CS1_CLKSTOP_REQ_0                          (565U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUCOM_CS1_CLKSTOP_REQ_0                         (566U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUPBIST_CS1_CLKSTOP_REQ_0                       (567U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUCORE_CS1_CLKSTOP_REQ_0                        (568U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_0_CS1_CLKSTOP_REQ_0                         (569U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_PBIST_0_CS1_CLKSTOP_REQ_0                   (570U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_1_CS1_CLKSTOP_REQ_0                         (571U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_PBIST_1_CS1_CLKSTOP_REQ_0                   (572U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_0_CS1_CLKSTOP_REQ_0                  (573U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_1_CS1_CLKSTOP_REQ_0                  (574U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_PBIST_0_CS1_CLKSTOP_REQ_0                 (575U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_1_R5_0_CS1_CLKSTOP_REQ_0                  (576U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_1_R5_1_CS1_CLKSTOP_REQ_0                  (577U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_PBIST_1_CS1_CLKSTOP_REQ_0                 (578U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DECODE_0_CS1_CLKSTOP_REQ_0                       (579U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DECODE_PBIST_CS1_CLKSTOP_REQ_0                   (580U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_0_CS1_CLKSTOP_REQ_0                       (581U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_PBIST_CS1_CLKSTOP_REQ_0                   (582U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMPAC_CS1_CLKSTOP_REQ_0                          (583U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SDE_CS1_CLKSTOP_REQ_0                            (584U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMPAC_PBIST_CS1_CLKSTOP_REQ_0                    (585U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_CS1_CLKSTOP_REQ_0                           (586U)
#define SDLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_PBIST_CS1_CLKSTOP_REQ_0                     (587U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_SELFTEST_ERR_PULSE_0                                       (612U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_SELFTEST_ERR_PULSE_0                                       (612U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_SELFTEST_ERR_PULSE_0                                       (612U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMPARE_ERR_PULSE_0                                        (613U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMPARE_ERR_PULSE_0                                        (613U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMPARE_ERR_PULSE_0                                        (613U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_BUS_MONITOR_ERR_PULSE_0                                    (614U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_BUS_MONITOR_ERR_PULSE_0                                    (614U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_BUS_MONITOR_ERR_PULSE_0                                    (614U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_VIM_COMPARE_ERR_PULSE_0                                    (615U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_VIM_COMPARE_ERR_PULSE_0                                    (615U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_VIM_COMPARE_ERR_PULSE_0                                    (615U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (618U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (618U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (618U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (619U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (619U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (619U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (620U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (620U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (620U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (621U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (621U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (621U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_SELFTEST_ERR_PULSE_0                                       (622U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_SELFTEST_ERR_PULSE_0                                       (622U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_SELFTEST_ERR_PULSE_0                                       (622U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_COMPARE_ERR_PULSE_0                                        (623U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_COMPARE_ERR_PULSE_0                                        (623U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_COMPARE_ERR_PULSE_0                                        (623U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_BUS_MONITOR_ERR_PULSE_0                                    (624U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_BUS_MONITOR_ERR_PULSE_0                                    (624U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_BUS_MONITOR_ERR_PULSE_0                                    (624U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_VIM_COMPARE_ERR_PULSE_0                                    (625U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_VIM_COMPARE_ERR_PULSE_0                                    (625U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_VIM_COMPARE_ERR_PULSE_0                                    (625U)
#define SDLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (626U)
#define SDLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (626U)
#define SDLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (626U)
#define SDLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define SDLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define SDLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define SDLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define SDLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define SDLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define SDLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define SDLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define SDLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define SDLR_ESM0_ESM_PLS_EVENT0_PCIE0_PCIE_ASF_PULSE_0                                            (648U)
#define SDLR_ESM0_ESM_PLS_EVENT1_PCIE0_PCIE_ASF_PULSE_0                                            (648U)
#define SDLR_ESM0_ESM_PLS_EVENT2_PCIE0_PCIE_ASF_PULSE_0                                            (648U)
#define SDLR_ESM0_ESM_PLS_EVENT0_PCIE1_PCIE_ASF_PULSE_0                                            (649U)
#define SDLR_ESM0_ESM_PLS_EVENT1_PCIE1_PCIE_ASF_PULSE_0                                            (649U)
#define SDLR_ESM0_ESM_PLS_EVENT2_PCIE1_PCIE_ASF_PULSE_0                                            (649U)
#define SDLR_ESM0_ESM_PLS_EVENT0_PCIE2_PCIE_ASF_PULSE_0                                            (650U)
#define SDLR_ESM0_ESM_PLS_EVENT1_PCIE2_PCIE_ASF_PULSE_0                                            (650U)
#define SDLR_ESM0_ESM_PLS_EVENT2_PCIE2_PCIE_ASF_PULSE_0                                            (650U)
#define SDLR_ESM0_ESM_PLS_EVENT0_PCIE3_PCIE_ASF_PULSE_0                                            (651U)
#define SDLR_ESM0_ESM_PLS_EVENT1_PCIE3_PCIE_ASF_PULSE_0                                            (651U)
#define SDLR_ESM0_ESM_PLS_EVENT2_PCIE3_PCIE_ASF_PULSE_0                                            (651U)

#ifdef __cplusplus
}
#endif
#endif /* SDLR_ESM0_INTERRUPT_MAP_H_ */

