// Seed: 1033185527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge 1'b0) id_7)
  else $display(1);
  logic [7:0] id_10;
  wire id_11;
  assign id_10[1'b0] = id_5;
  assign id_5 = id_7;
  wire id_12;
  assign id_9 = 1;
endmodule
module module_1 (
    input tri id_0
    , id_9,
    output wire id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10
  );
endmodule
