
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001582                       # Number of seconds simulated (Second)
simTicks                                   1582500000                       # Number of ticks simulated (Tick)
finalTick                                  1582500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.90                       # Real time elapsed on the host (Second)
hostTickRate                                 88426147                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                      5598631                       # Number of instructions simulated (Count)
simOps                                        5920069                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   312835                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     330796                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          3165001                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6494985                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      389                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        6303846                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2033                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               575304                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            463405                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 142                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3029935                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.080522                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.691449                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1510425     49.85%     49.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    274343      9.05%     58.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    240979      7.95%     66.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157166      5.19%     72.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    231117      7.63%     79.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    101680      3.36%     83.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    160053      5.28%     88.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    150515      4.97%     93.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    203657      6.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3029935                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42689     13.48%     13.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      8      0.00%     13.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.38%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 234380     74.03%     87.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.01%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23333      7.37%     95.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14980      4.73%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        25914      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3533401     56.05%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       158805      2.52%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2710      0.04%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       443704      7.04%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       743361     11.79%     77.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     77.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     77.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       296792      4.71%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       731315     11.60%     94.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       367717      5.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        6303846                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.991736                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              316599                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.050223                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 12595821                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5488315                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4648046                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  3360438                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1582452                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1562322                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4822061                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1772470                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           6278196                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        719585                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     25650                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 443                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1085503                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         716070                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       365918                       # Number of stores executed (Count)
system.cpu.numRate                           1.983632                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1473                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          135066                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5598631                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5920069                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.565317                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.565317                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.768919                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.768919                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    6603446                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3440182                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    3444199                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1539312                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1535853                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3324838                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      189                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         715774                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        373950                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       103703                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        65756                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  840295                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            765836                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16057                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               295277                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8064                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  292490                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.990561                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17576                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6641                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1331                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5310                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          670                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          572783                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             247                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15844                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2940908                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.013048                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.156046                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1806924     61.44%     61.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          256116      8.71%     70.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           97172      3.30%     73.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           37195      1.26%     74.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          102939      3.50%     78.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           31262      1.06%     79.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           36200      1.23%     80.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           11923      0.41%     80.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          561177     19.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2940908                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5598750                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5920188                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      944028                       # Number of memory references committed (Count)
system.cpu.commit.loads                        607571                       # Number of loads committed (Count)
system.cpu.commit.amos                             94                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         102                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     667645                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1561660                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     4281544                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 10999                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        25278      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3307137     55.86%     56.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       157596      2.66%     58.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.04%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       443631      7.49%     66.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       743153     12.55%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       296701      5.01%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       607571     10.26%     94.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       336457      5.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5920188                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        561177                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         861332                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            861332                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        861332                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           861332                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        86025                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           86025                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        86025                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          86025                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4829630491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4829630491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4829630491                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4829630491                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       947357                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        947357                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       947357                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       947357                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.090805                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.090805                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.090805                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.090805                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56142.173682                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56142.173682                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56142.173682                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56142.173682                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        93912                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          462                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2110                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.508057                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    46.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         9457                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              9457                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50675                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50675                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50675                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50675                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35350                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        35350                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        35350                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1411495203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1411495203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1411495203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1411495203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.037314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.037314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.037314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.037314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39929.142942                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39929.142942                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39929.142942                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39929.142942                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  34331                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       530648                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          530648                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        80332                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         80332                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4494252000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4494252000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       610980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       610980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.131481                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.131481                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55945.974207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55945.974207                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47239                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47239                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        33093                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        33093                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1277888000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1277888000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.054164                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38615.054543                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38615.054543                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           89                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              89                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       239000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           94                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           94                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.053191                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.053191                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        47800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       234000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.053191                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.053191                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        46800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       330684                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         330684                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5562                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5562                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    331203583                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    331203583                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       336246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       336246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.016541                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.016541                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59547.569759                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59547.569759                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3436                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3436                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    129563295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    129563295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006323                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006323                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60942.283631                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60942.283631                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1000.315797                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               896776                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              35355                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              25.364899                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1000.315797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.976871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.976871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          927                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3825159                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3825159                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   452142                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1613197                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    840077                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                108204                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16315                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               269454                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   824                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6644658                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2784                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             588284                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6415830                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      840295                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             311397                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2419657                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   34234                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4099                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    540775                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4638                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3029935                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.259345                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.320973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1940898     64.06%     64.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    54209      1.79%     65.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    71225      2.35%     68.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    61444      2.03%     70.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    49667      1.64%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   138172      4.56%     76.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    58527      1.93%     78.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22356      0.74%     79.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   633437     20.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3029935                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.265496                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.027118                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         538172                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            538172                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        538172                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           538172                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2602                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2602                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2602                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2602                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    171070498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    171070498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    171070498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    171070498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       540774                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        540774                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       540774                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       540774                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004812                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004812                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004812                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004812                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65745.771714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65745.771714                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65745.771714                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65745.771714                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          753                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1782                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1782                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          563                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           563                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          563                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          563                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2039                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2039                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2039                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    135035999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    135035999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    135035999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    135035999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003771                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003771                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003771                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003771                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66226.581167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66226.581167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66226.581167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66226.581167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1782                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       538172                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          538172                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2602                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2602                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    171070498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    171070498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       540774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       540774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004812                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004812                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65745.771714                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65745.771714                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          563                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          563                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2039                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    135035999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    135035999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003771                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003771                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66226.581167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66226.581167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           253.506515                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               540210                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2038                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             265.068695                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   253.506515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.990260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.990260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2165134                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2165134                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16315                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1069860                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    84611                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                6495817                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1974                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   715774                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  373950                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   383                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     53653                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27106                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8137                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10093                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18230                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  6220089                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 6210368                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4562227                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6602576                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.962201                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.690977                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       74966                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  108203                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   45                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  89                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37493                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9313                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2016                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             607571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.890986                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            52.326922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 535243     88.10%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2893      0.48%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                23794      3.92%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1123      0.18%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  880      0.14%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  283      0.05%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  167      0.03%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  125      0.02%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  130      0.02%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  344      0.06%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                732      0.12%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1345      0.22%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2086      0.34%     93.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4306      0.71%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              15597      2.57%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1756      0.29%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1202      0.20%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3480      0.57%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                777      0.13%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2225      0.37%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4238      0.70%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                511      0.08%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 99      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 71      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 86      0.01%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 99      0.02%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                181      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                193      0.03%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                392      0.06%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                194      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3019      0.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               607571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16315                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   499816                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1267002                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          35198                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    888028                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                323576                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6582712                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4086                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 168186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 104664                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33586                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7072253                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    14127719                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6989746                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2172622                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               6416094                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   656159                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     378                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 105                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    594328                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          8867567                       # The number of ROB reads (Count)
system.cpu.rob.writes                        13075785                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5598631                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5920069                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    52                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    424                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  21448                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     21872                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   424                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 21448                       # number of overall hits (Count)
system.l2.overallHits::total                    21872                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1615                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13767                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   15382                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1615                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13767                       # number of overall misses (Count)
system.l2.overallMisses::total                  15382                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       127408500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1128613000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1256021500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      127408500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1128613000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1256021500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2039                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              35215                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 37254                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2039                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             35215                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                37254                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.792055                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.390941                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.412895                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.792055                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.390941                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.412895                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78890.712074                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81979.588872                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81655.278897                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78890.712074                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81979.588872                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81655.278897                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1637                       # number of writebacks (Count)
system.l2.writebacks::total                      1637                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1615                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13767                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               15382                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1615                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13767                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              15382                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    111268500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    990943000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1102211500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    111268500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    990943000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1102211500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.792055                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.390941                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.412895                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.792055                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.390941                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.412895                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68896.904025                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71979.588872                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71655.929008                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68896.904025                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71979.588872                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71655.929008                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11895                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          160                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            160                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          140                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           140                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.992857                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.992857                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.992857                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.992857                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             424                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                424                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1615                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1615                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    127408500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    127408500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2039                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2039                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.792055                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.792055                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78890.712074                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78890.712074                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1615                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1615                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    111268500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    111268500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.792055                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.792055                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68896.904025                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68896.904025                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                657                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   657                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1465                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1465                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119101000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119101000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2122                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2122                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.690386                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.690386                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81297.610922                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81297.610922                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1465                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1465                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    104451000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    104451000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.690386                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.690386                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71297.610922                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71297.610922                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20791                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20791                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        12302                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12302                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1009512000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1009512000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        33093                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         33093                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.371740                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.371740                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82060.803121                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82060.803121                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        12302                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12302                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    886492000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    886492000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.371740                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.371740                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72060.803121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72060.803121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1781                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1781                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1781                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1781                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         9457                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             9457                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         9457                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         9457                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3841.988501                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        73206                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15992                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.577664                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      83.684154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       283.724677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3474.579670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.020431                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.069269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.848286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.937985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  197                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  294                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3502                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  103                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     604040                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    604040                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13745.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000927348750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           96                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               32075                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1512                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15381                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1637                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15381                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1637                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15381                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1637                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     395                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     159.583333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    107.534546                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    373.723418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            63     65.62%     65.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           28     29.17%     94.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      3.12%     97.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      1.04%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      1.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           96                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.720988                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.005249                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               59     61.46%     61.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      6.25%     67.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               27     28.12%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      4.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            96                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  984384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               104768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              622043601.89573467                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              66204107.42496051                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1582388000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      92983.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       879680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       102912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 65273933.649289101362                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 555879936.808846831322                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 65031279.620853081346                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13767                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1637                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     44828250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    424325500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  37740323250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27774.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30821.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  23054565.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       881088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         984384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       104768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       104768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1637                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1637                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       65273934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      556769668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         622043602                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     65273934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      65273934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     66204107                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         66204107                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     66204107                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      65273934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     556769668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        688247709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15359                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1608                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           69                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               181172500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              76795000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          469153750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11795.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30545.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11131                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1224                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   235.597828                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   142.077973                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   283.524684                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2083     45.23%     45.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1288     27.97%     73.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          380      8.25%     81.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          174      3.78%     85.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          122      2.65%     87.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           83      1.80%     89.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           84      1.82%     91.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           41      0.89%     92.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          350      7.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                982976                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             102912                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              621.153870                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               65.031280                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17157420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9104205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       56370300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4849380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 124771920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    511815540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    176677440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     900746205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   569.191915                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    454350750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     52780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1075369250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        15772260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8371770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       53292960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3544380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 124771920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    500913720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    185857920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     892524930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   563.996796                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    478506000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     52780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1051214000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13916                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1637                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9712                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1465                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1465                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13916                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        42250                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   42250                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1089152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1089152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15520                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15520    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15520                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            37124000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           82252250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          26869                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        11349                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              35131                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        11094                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1782                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            35132                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2122                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2122                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2039                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         33093                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           140                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          140                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5859                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105041                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 110900                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       244480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2859008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3103488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11895                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    104768                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             49289                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.014324                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.118823                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   48583     98.57%     98.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     706      1.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               49289                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1582500000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           47992500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3057998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          52892500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         73507                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        36113                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             705                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
