
% ====================================================================
%              Summary: Design for Reliability (DFR)
% ====================================================================
%{{{
@book{DFR_B2010_Gupta,
  title     = {{Copper Interconnect Technology}},
  author    = {Gupta, Tapan},
  year      = {2010},
  publisher = {Springer Science \& Business Media},
}
@article{DFR_JETCAS2011_Sapatnekar,
  title     = {Overcoming variations in nanometer-scale technologies},
  author    = {Sapatnekar, Sachin S},
  journal   = jetcas,
  volume    = {1},
  number    = {1},
  pages     = {5--18},
  year      = {2011},
  publisher = {IEEE},
}
@article{DFR_JETCAS2011_Maricau,
  title     = {Computer-aided analog circuit design for reliability in nanometer {CMOS}},
  author    = {Maricau, Elie and Gielen, Georges},
  journal   = jetcas,
  volume    = {1},
  number    = {1},
  pages     = {50--58},
  year      = {2011},
  publisher = {IEEE},
}
@article{DFR_TR2011_Tudor,
  title   = {{MOS} device aging analysis with {HSPICE} and {CustomSim}},
  author  = {Tudor, Bogdan and Wang, Joddy and Liu, Weidong and Elhak, Hany},
  journal = {Synopsys, White Paper},
  year    = {2011},
}
@article{DFR_MicroRel2014_Jain,
  title     = {Design-in-reliability: From library modeling and optimization to gate-level verification},
  author    = {Jain, Palkesh and Pudi, Bapana and Sreenivasan, Meghna},
  journal   = microrel,
  volume    = {54},
  number    = {6},
  pages     = {1421--1432},
  year      = {2014},
  publisher = {Elsevier},
}
@book{DFR_B2014_Reis,
  title     = {{Circuit Design for Reliability}},
  author    = {Reis, Ricardo and Cao, Yu and Wirth, Gilson},
  year      = {2014},
  publisher = {Springer},
}
@phdthesis{DFR_PHD2015_Roy,
  title    = {Logic and Clock Network Optimization in Nanometer {VLSI} Circuits},
  author   = {Subhendu Roy},
  school   = {The University of Texas at Austin},
  year     = {2015},
}
@inproceedings{DFR_MOS-AK2015_Selim,
  title     = {Circuit Aging Tools and Reliability Verification},
  author    = {Mohamed Selim},
  booktitle = {MOS-AK Workshop},
  year      = {2015},
}
%}}}


% ====================================================================
%                      Variations
% ====================================================================
@article{DFR_TCAD2011_Zhuo,
  title   = {Process variation and temperature-aware full chip oxide breakdown reliability analysis},
  author  = {C.~Zhuo and K.~Chopra and D.~Sylvester and D.~Blaauw},
  journal = tcad,
  volume  = {30}, 
  number  = {9}, 
  pages   = {1321--1334}, 
  year    = {2011},
}
@inproceedings{DFR_DATE2010_Zhuo,
  title     = {Process variation and temperature-aware reliability management},
  author    = {C.~Zhuo and D.~Sylvester and D.~Blaauw},
  booktitle = date,
  pages     = {580--585},
  year      = {2010},
}


% ====================================================================
%                   Electron-Migration (EM)
% ====================================================================
% EM model
%{{{
@article{EM_JAP1991_Lloyd,
  title     = {Electromigration failure},
  author    = {Lloyd, J.R.},
  journal   = jap,
  volume    = {69},
  number    = {11},
  pages     = {7601--7604},
  year      = {1991},
  publisher = {AIP Publishing},
  abstract  = {},
}
@article{EM_TED1992_Liew,
  title     = {Circuit reliability simulator for interconnect, via, and contact electromigration},
  author    = {Liew, Boon-Khin and Fang, Peng and Cheung, Nathan W. and Hu, Chenming},
  journal   = ted,
  volume    = {39},
  number    = {11},
  pages     = {2472--2479},
  year      = {1992},
  publisher = {IEEE},
}
@inproceedings{EM_DAC1998_Cano,
  title     = {A practical approach to static signal electromigration analysis},
  author    = {Cano, Frank and Haznedar, Haldun and Young, Duane},
  booktitle = dac,
  pages     = {572--577},
  year      = {1998},
  abstract  = {},
}
@article{EM_JAP1999_Sarychev,
  title     = {General model for mechanical stress evolution during electromigration},
  author    = {Sarychev, M.E. and Zhitnikov, Yu V. and L. Borucki and C.-L. Liu and Makhviladze, T.M.},
  journal   = jap,
  volume    = {86},
  number    = {6},
  pages     = {3068--3075},
  year      = {1999},
  publisher = {AIP Publishing},
  abstract  = {},
}
@inproceedings{EM_ICCAD2001_Banerjee,
  title     = {Coupled analysis of electromigration reliability and performance in {ULSI} signal nets},
  author    = {Banerjee, Kaustav and Mehrotra, Amit},
  booktitle = iccad,
  pages     = {158--164},
  year      = {2001},
}
@article{EM_MicroRel2002_Nguyen,
  title     = {Simulation and experimental characterization of reservoir and via layout effects on electromigration lifetime},
  author    = {Nguyen, H.V. and Salm, Cora and Wenzel, R. and Mouthaan, A.J. and Kuper, Fred G.},
  journal   = microrel,
  volume    = {42},
  number    = {9-11},
  pages     = {1421--1425},
  year      = {2002},
  publisher = {Elsevier},
  abstract  = {reservoir effect},
}
@article{EM_TCAD2003_Blaauw,
  title     = {Static electromigration analysis for on-chip signal interconnects},
  author    = {Blaauw, David T. and Oh, Chanhee and Zolotov, Vladimir and Dasgupta, Aurobindo},
  journal   = tcad,
  volume    = {22},
  number    = {1},
  pages     = {39--48},
  year      = {2003},
  publisher = {IEEE},
  abstract  = {},
}
@article{EM_MicroRel2004_Li,
  title     = {Reliability challenges for copper interconnects},
  author    = {Li, Baozhen and Sullivan, Timothy D. and Lee, Tom C. and Badami, Dinesh},
  journal   = microrel,
  volume    = {44},
  number    = {3},
  pages     = {365--380},
  year      = {2004},
  publisher = {Elsevier},
}
@article{EM_JES2005_Wang,
  title     = {Stress migration and electromigration improvement for copper dual damascene interconnection},
  author    = {Wang, T.C. and Hsieh, T.E. and Wang, Ming-Tsong and Su, Di-Shi and Chang, Ching-Hung and Wang, Y.L. and Lee, Joseph Ya-min},
  journal   = jes,
  volume    = {152},
  number    = {1},
  pages     = {G45--G49},
  year      = {2005},
  publisher = {The Electrochemical Society},
  abstract  = {},
}
@article{EM_TDMR2009_Oates,
  title     = {Electromigration Failure Distributions of {Cu}/Low-Dual-Damascene Vias: Impact of the Critical Current Density and a New Reliability Extrapolation Methodology},
  author    = {Oates, Anthony S. and Lin, M.H.},
  journal   = tdmr,
  volume    = {9},
  number    = {2},
  pages     = {244--254},
  year      = {2009},
  publisher = {IEEE},
  abstract  = {},
}
@inproceedings{EM_IRPS2010_Park,
  title     = {New electromigration validation: Via node vector method},
  author    = {Park, Young-Joon and Jain, Palkesh and Krishnan, Srikanth},
  booktitle = irps,
  pages     = {698--704},
  year      = {2010},
}
@article{EM_MicroRel2010_DeOrio,
  title     = {Physically based models of electromigration: from {Black's} equation to modern {TCAD} models},
  author    = {De Orio, R.L. and Ceric, Hajdin and Selberherr, Siegfried},
  journal   = microrel,
  volume    = {50},
  number    = {6},
  pages     = {775--789},
  year      = {2010},
  publisher = {Elsevier},
  abstract  = {},
}
@inproceedings{EM_IRPS2012_Lee, 
  title     = {Electromigration recovery and short lead effect under bipolar- and unipolar-pulse current}, 
  author    = {Ki-Don Lee}, 
  booktitle = irps,
  year      = {2012}, 
  pages     = {6B.3.1--6B.3.4}, 
  abstract  = {Joule heating effects},
}
@article{EM_MicroRel2012_DeOrio,
  title     = {Electromigration failure in a copper dual-damascene structure with a through silicon via},
  author    = {de Orio, R.L. and Ceric, Hajdin and Selberherr, Siegfried},
  journal   = microrel,
  volume    = {52},
  number    = {9},
  pages     = {1981--1986},
  year      = {2012},
  publisher = {Elsevier},
  abstract  = {},
}
@inproceedings{EM_DAC2014_Huang,
  title     = {Physics-based Electromigration Assessment for Power Grid Networks},
  author    = {Huang, Xin and Yu, Tan and Sukharev, Valeriy and Tan, Sheldon X.-D.},
  booktitle = dac,
  year      = {2014},
  pages     = {80:1--80:6},
}
@inproceedings{EM_IRPS2014_Gibson, 
  title     = {Electromigration analysis of full-chip integrated circuits with hydrostatic stress}, 
  author    = {Gibson, P. and Hogan, M. and Sukharev, V.}, 
  booktitle = irps,
  year      = {2014}, 
  pages     = {IT.2.1--IT.2.7}, 
}
@article{EM_TCAD2014_Pak,
  title     = {Electromigration Study for Multiscale Power/Ground Vias in {TSV}-Based {3-D ICs}},
  author    = {Pak, Jiwoo and Lim, Sung Kyu and Pan, David Z.},
  journal   = tcad,
  volume    = {33},
  number    = {12},
  pages     = {1873--1885},
  year      = {2014},
  publisher = {IEEE},
  abstract  = {},
}
@inproceedings{EM_DAC2015_Chen,
  title     = {Interconnect reliability modeling and analysis for multi-branch interconnect trees},
  author    = {Chen, Hai-Bao and Tan, Sheldon X-D and Sukharev, Valeriy and Huang, Xin and Kim, Taeyoung},
  booktitle = dac,
  pages     = {90:1--90:6},
  year      = {2015},
}
@inproceedings{EM_IRPS2015_Li,
  title     = {A case study of electromigration reliability: From design point to system operations},
  author    = {Li, Baozhen and Muller, Paul and Warnock, James and Sigal, Leon and Badami, Dinesh},
  booktitle = irps,
  pages     = {2D.1.1--2D.1.6},
  year      = {2015},
}
@inproceedings{EM_ISPD2015_Abbasinasab,
  title     = {Blech Effect in Interconnects: Applications and Design Guidelines},
  author    = {Abbasinasab, Ali and Marek-Sadowska, Malgorzata},
  booktitle = ispd,
  year      = {2015},
  pages     = {111--118},
}
%}}}
% EM aware system design
%{{{
@inproceedings{EM_ISCA2004_Srinivasan,
  title     = {The case for lifetime reliability-aware microprocessors},
  author    = {Srinivasan, Jayanth and Adve, Sarita V and Bose, Pradip and Rivers, Jude A},
  booktitle = isca,
  pages     = {276},
  year      = {2004},
}
@inproceedings{EM_ICCAD2014_Kim,
  title     = {Lifetime optimization for real-time embedded systems considering electromigration effects},
  author    = {Kim, Taeyoung and Zheng, Bowen and Chen, Hai-Bao and Zhu, Qi and Sukharev, Valeriy and Tan, Sheldon X-D},
  booktitle = iccad,
  pages     = {434--439},
  year      = {2014},
}
%}}}
% EM aware synthesis
%{{{
@inproceedings{EM_ISPD2006_Lienig,
  title     = {Introduction to Electromigration-aware Physical Design},
  author    = {Lienig, Jens},
  booktitle = ispd,
  year      = {2006},
  pages     = {39--46},
}
@inproceedings{EM_ISPD2013_Lienig,
  title     = {Electromigration and its impact on physical design in future technologies},
  author    = {Lienig, Jens},
  booktitle = ispd,
  pages     = {33--40},
  year      = {2013},
}
% ==== cell design
@inproceedings{EM_ICCAD2014_Posser,
  title     = {A systematic approach for analyzing and optimizing cell-internal signal electromigration},
  author    = {Posser, Gracieli and Mishra, Vivekanand and Jain, Paril and Reis, Ricardo and Sapatnekar, Sachin S},
  booktitle = iccad,
  pages     = {486--491},
  year      = {2014},
  abstract  = {EM aware cell design},
}
% ==== EM aware clock
@inproceedings{EM_GLSVLSI2015_Lu,
  title     = {Electromigration-aware Clock Tree Synthesis for {TSV}-based {3D-ICs}},
  author    = {Lu, Tiantao and Srivastava, Ankur},
  booktitle = glsvlsi,
  pages     = {27--32},
  year      = {2015},
}
@inproceedings{EM_IRPS2015_Jain,
  title     = {Stochastic and topologically aware electromigration analysis for clock skew},
  author    = {Jain, Palkesh and Sapatnekar, Sachin S and Cortadella, Jordi},
  booktitle = irps,
  pages     = {3D.4.1--3D.4.6},
  year      = {2015},
}
% ==== EM aware PG
@article{EM_MM2008_Abella,
  title     = {Refueling: Preventing Wire Degradation due to Electromigration},
  author    = {Abella, Jaume and Vera, Xavier and Unsal, Osman S and Ergin, Oguz and Gonzalez, Adriana and Tschanz, James W},
  journal   = mm,
  volume    = {28},
  number    = {6},
  pages     = {37--46},
  year      = {2008},
  publisher = {IEEE},
}
@inproceedings{EM_GLSVLSI2012_Xie,
  title     = {Mitigating electromigration of power supply networks using bidirectional current stress},
  author    = {Xie, Jing and Narayanan, Vijaykrishnan and Xie, Yuan},
  booktitle = glsvlsi,
  pages     = {299--302},
  year      = {2012},
}
@article{EM_TVLSI2015_Li,
  title   = {A Method for Improving Power Grid Resilience to Electromigration-Caused Via Failures},
  author  = {Li, Di-An and Marek-Sadowska, Malgorzata and Nassif, Sani R},
  journal = tvlsi,
  volume  = {23},
  number  = {1},
  pages   = {118--130},
  year    = {2015},
}
% ==== EM aware placement
@inproceedings{EM_ISLPED2017_Ye,
  title     = {Placement Mitigation Techniques for Power Grid Electromigration},
  author    = {Ye, Wei and Lin, Yibo and Xu, Xiaoqing and Li, Wuxi and Fu, Yiwei and Sun, Yongsheng and Zhan, Canhui and Pan, David Z.},
  booktitle = islped,
  year      = {2017},
}
% ==== EM aware routing
@inproceedings{EM_ICCAD2012_Pak,
  title     = {Electromigration-aware routing for {3D ICs} with stress-aware {EM} modeling},
  author    = {Pak, Jiwoo and Lim, Sung Kyu and Pan, David Z},
  booktitle = iccad,
  pages     = {325--332},
  year      = {2012},
  abstract  = {EM aware detailed routing},
}
@article{EM_TDSC2012_Chen,
  title     = {An interconnect reliability-driven routing technique for electromigration failure avoidance},
  author    = {Chen, Xiaodao and Liao, Chen and Wei, Tongquan and Hu, Shiyan},
  journal   = tdsc,
  volume    = {9},
  number    = {5},
  pages     = {770--776},
  year      = {2012},
}
@article{EM_TVLSI2012_Jiang,
  title     = {{WiT}: optimal wiring topology for electromigration avoidance},
  author    = {Jiang, Iris Hui-Ru and Chang, Hua-Yu and Chang, Chih-Long},
  journal   = tvlsi,
  volume    = {20},
  number    = {4},
  pages     = {581--592},
  year      = {2012},
  abstract  = {EM aware steiner tree},
}
@inproceedings{EM_ASPDAC2015_Pak,
  title     = {Electromigration-aware redundant via insertion},
  author    = {Jiwoo Pak and Bei Yu and David Z. Pan},
  booktitle = aspdac,
  pages     = {544--549},
  year      = {2015},
}
%}}}


% ====================================================================
%                      Soft-Error (SER)
% ====================================================================
% ==== summary SER
%{{{
@article{SER_TDMR2005_Nicolaidis,
  title     = {Design for Soft Error Mitigation},
  author    = {Nicolaidis, M},
  journal   = tdmr,
  pages     = {405--418},
  year      = {2005},
  volume    = {5},
  number    = {3},
}
@inproceedings{SER_ICCAD2009_Peng,
  title     = {On soft error rate analysis of scaled {CMOS} designs: a statistical perspective},
  author    = {Peng, Huan-Kai and Wen, Charles H.-P. and Bhadra, Jayanta},
  booktitle = iccad,
  pages     = {157--163},
  year      = {2009},
  abstract  = {SER analysis on logic circuit},
}
@inproceedings{SER_ASPDAC2013_Ebrahimi,
  title     = {{CLASS}: Combined Logic and Architectural Soft Error Sensitivity Analysis},
  author    = {Ebrahimi, Mojtaba and Liang, Chen and Asadi H. and Tahoori, M. B.},
  booktitle = aspdac,
  pages     = {601--607},
  year      = {2013},
}
@inproceedings{SER_DAC2014_Kiamehr,
  title     = {Radiation-Induced Soft Error Analysis of {SRAM}s in {SOI} {FinFET} Technology: A Device to Circuit Approach},
  author    = {Kiamehr, S and Osiecki, T and Tahoori, M. B. and Nassif, S},
  booktitle = dac,
  pages     = {201:1--201:6},
  year      = {2014},
}
@inproceedings{SER_DAC2015_Cho,
  title     = {Understanding Soft Errors in Uncore Components},
  author    = {Cho, Hyungmin and Cher, Chen-Yong and Shepherd, Thomas and Mitra, Subhasish},
  booktitle = dac,
  pages     = {89:1--89:6},
  year      = {2015},
}
%}}}
% ==== synthesis SER
%{{{
@inproceedings{SER_DAC2009_Sheng,
  title     = {Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm},
  author    = {Sheng, Weiguang and Xiao, Liyi and Mao, Zhigang},
  booktitle = dac,
  pages     = {502--507},
  year      = {2009},
  abstract  = {},
}
@article{SER_TCASII2011_Reviriengo,
  title     = {Structural DMR: A Technique for Implementation of Soft-Error-Tolerant FIR Filters},
  author    = {Reviriengo, Pedro and Bleakly, Chris J. and Maestro, Juan Antonio},
  journal   = tcasii,
  pages     = {512--516},
  year      = {2011},
  volume    = {58},
  number    = {8},
}
@inproceedings{SER_DAC2015_Campbell,
  title     = {High-Level Synthesis of Error Detecting Cores through Low-Cost Modulo-3 Shadow Datapaths},
  author    = {Campbell, Keith A. and Vissa, Pranay and Pan, David Z. and Chen, Deming},
  booktitle = dac,
  pages     = {161:1--161:6},
  year      = {2015},
}
@article{SER_TVLSI2015_Chou,
  title     = {Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability},
  author    = {Chou, Hsuan-Ming and Hsiao, Ming-Yi and Chen, Yi-Chiao and Yang, Keng-Hao and Tsao, Jean and Lung, Chiao-Ling and Chang, Shih-Chieh and Jone, Wen-Ben and Chen, Tien-Fu},
  journal   = tvlsi,
  pages     = {1628--39},
  year      = {2015},
  volume    = {23},
  number    = {9},
}
%}}}


% ====================================================================
%                        BTI
% ====================================================================
% ==== BTI summary
%{{{
@article{BTI_CSUR2015_Hong,
  title   = {Lifetime Reliability Enhancement of Microprocessors: Mitigating the Impact of Negative Bias Temperature Instability},
  author  = {Hong, Hyejeong and Lim, Jaeil and Lim, Hyunyul and Kang, Sungho},
  journal = csur,
  volume  = {48},
  number  = {1},
  month   = sep,
  pages   = {9:1--9:25},
  year    = {2015},
}
%}}}
% ==== BTI model
%{{{
@inproceedings{BTI_DAC2006_Vattikonda,
  title     = {Modeling and minimization of {PMOS NBTI} effect for robust nanometer design},
  author    = {Vattikonda, Rakesh and Wang, Wenping and Cao, Yu},
  booktitle = dac,
  pages     = {1047--1052},
  year      = {2006},
}
@inproceedings{BTI_DAC2006_Kumar,
  title     = {An Analytical Model for Negative Bias Temperature Instability},
  author    = {S. V. Kumar and C. H. Kim and S. Sapatnekar},
  booktitle = iccad,
  year      = {2006},
  pages     = {493--496},
}
@inproceedings{BTI_IEDM2007_Wang,
  title     = {New observations on the hot carrier and {NBTI} reliability of silicon nanowire transistors},
  author    = {Wang, Runsheng and Huang, Ru and Kim, Dong-Won and He, Yandong and Wang, Zhenhua and Jia, Gaosheng and Park, Donggun and Wang, Yangyuan},
  booktitle = iedm,
  pages     = {821--824},
  year      = {2007},
}
@inproceedings{BTI_IEDM2011_Liu,
  title     = {Towards the systematic study of aging induced dynamic variability in nano-{MOSFETs}: Adding the missing cycle-to-cycle variation effects into device-to-device variation},
  author    = {Liu, Changze and Zou, Jibin and Wang, Runsheng and Huang, Ru and Xu, Xiaoqing and Liu, Jinhua and Wu, Hanming and Wang, Yangyuan},
  booktitle = iedm,
  pages     = {25--4},
  year      = {2011},
}
@article{BTI_IEDM2011_Grasser,
  title   = {The paradigm shift in understanding the bias temperature instability: from reaction--diffusion to switching oxide traps},
  author  = {Grasser, Tibor and Kaczer, Ben and Goes, Wolfgang and Reisinger, Hans and Aichinger, Thomas and Hehenberger, Philipp and Wagner, Paul-J{\"u}rgen and Schanovsky, Franz and Franco, Jacopo and Luque, Mar{\'\i}a Toledano and others},
  journal = ted,
  volume  = {58},
  number  = {11},
  pages   = {3652--3666},
  year    = {2011},
}
@inproceedings{BTI_IEDM2012_Liu,
  title     = {New observations on {AC NBTI} induced dynamic variability in scaled high-$\kappa$/Metal-gate {MOSFETs}: Characterization, origin of frequency dependence, and impacts on circuits},
  author    = {Liu, Changze and Ren, Pengpeng and Wang, Runsheng and Huang, Ru and Ou, Jiaojiao and Huang, Qianqian and Zou, Jibin and Wang, Jianping and Wu, Jingang and Yu, Shaofeng and others},
  booktitle = iedm,
  pages     = {19--5},
  year      = {2012},
}
@book{BTI_B2013_Grasser,
  title     = {{Bias Temperature Instability for Devices and Circuits}},
  author    = {Grasser, Tibor},
  year      = {2013},
  publisher = {Springer Science \& Business Media},
}
@inproceedings{BTI_IEDM2014_Ren,
  title     = {New insights into the design for end-of-life variability of {NBTI} in scaled high-$\kappa$/metal-gate Technology for the nano-reliability era},
  author    = {Ren, Pengpeng and Wang, Runsheng and Ji, Zhigang and Hao, Peng and Jiang, Xiaobo and Guo, Shaofeng and Luo, Mulong and Duan, Meng and Zhang, Jian F and Wang, Jianping and others},
  booktitle = iedm,
  pages     = {34--1},
  year      = {2014},
}
%}}}
% ==== BTI architecture level
%{{{
@inproceedings{BTI_DSN2012_Oboril,
  title     = {{ExtraTime}: Modeling and Analysis of Wearout due to Transistor Aging at Microarchitecture-Level},
  author    = {F. Oboril and M. B. Tahoori},
  booktitle = dsn,
  year      = {2012},
  pages     = {1--12},
}
%}}}
% ==== BTI synthesis
%{{{
@inproceedings{BTI_DAC2007_Kumar,
  title     = {{NBTI} aware Synthesis of Digital Circuits},
  author    = {S. V. Kumar and C. H. Kim and S. S. Sapatnekar},
  booktitle = dac,
  pages     = {370--375},
  year      = {2007},
  abstract  = {BTI aware technology mapping},
}
@inproceedings{BTI_ISQED2007_Yang,
  title     = {Combating {NBTI} Degradation via Gate Sizing},
  author    = {X. Yang and K. Saluja},
  booktitle = isqed,
  pages     = {47--52},
  year      = {2007},
}
@article{BTI_EDL2008_Lee,
  title   = {{PBTI}-Associated High-Temperature Hot Carrier Degradation of {nMOSFETs} With Metal-Gate/High-k Dielectrics},
  author  = {Lee, Kyong Taek and Kang, Chang Yong and Yoo, Ook Sang and Choi, Rino and Lee, Byoung Hun and Lee, Jack C and Lee, Hi-Deok and Jeong, Yoon-Ha},
  journal = edl,
  pages   = {389--391},
  year    = {2008},
}
@inproceedings{BTI_DATE2009_Chakraborty,
  title     = {Analysis and optimization of {NBTI} induced clock skew in gated clock trees},
  author    = {Chakraborty, Ashutosh and Ganesan, Gokul and Rajaram, Anand and Pan, David Z},
  booktitle = date,
  pages     = {296--299},
  year      = {2009},
}
@inproceedings{BTI_DATE2009_Wu,
  title     = {Joint Logic Restructuring and Pin Reordering against {NBTI}-induced Performance Degradation},
  author    = {Wu, Kai-Chiang and Marculescu, Diana},
  booktitle = date,
  pages     = {75--80},
  year      = {2009},
}
@inproceedings{BTI_ISPD2010_Chakraborty,
  title     = {Skew Management of {NBTI} Impacted Gated Clock Trees},
  author    = {Ashutosh Chakraborty and David Z.~Pan},
  booktitle = ispd, 
  pages     = {127--133},
  year      = {2010},
}
@inproceedings{BTI_ISQED2010_Fang,
  title     = {Scalable Methods for the Analysis and Optimization of Gate Oxide Breakdown},
  author    = {Jianxin Fang and Sachin S. Sapatnekar},
  booktitle = isqed, 
  pages     = {638--645},
  year      = {2010},
}
@inproceedings{BTI_ASPDAC2011_Chakraborty,
  title     = {Controlling {NBTI} degradation during static burn-in testing},
  author    = {Chakraborty, Ashutosh and Pan, David Z.},
  booktitle = aspdac,
  pages     = {597--602},
  year      = {2011},
}
@inproceedings{BTI_GLSVLSI2012_Liu,
  title     = {{NBTI} Effects on Tree-like Clock Distribution Networks},
  author    = {Liu, Wei and Miryala, Sandeep and Tenace, Valerio and Calimera, Andrea and Macii, Enrico and Poncino, Massimo},
  booktitle = glsvlsi,
  year      = {2012},
  pages     = {279--282},
} 
@inproceedings{BTI_ICCAD2013_Ebrahimi,
  title     = {Aging-aware logic synthesis},
  author    = {Ebrahimi, Mojtaba and Oboril, Fabian and Kiamehr, Saman and Tahoori, Mehdi B.},
  booktitle = iccad,
  pages     = {61--68},
  year      = {2013},
  abstract  = {},
}
@article{BTI_TCAD2013_Chakraborty,
  title   = {Skew management of {NBTI} impacted gated clock trees},
  author  = {Chakraborty, Ashutosh and Pan, David Z.},
  journal = tcad,
  volume  = {32},
  pages   = {918--927},
  year    = {2013},
}
@inproceedings{BTI_VLSID2014_Roy,
  title     = {Reliability Aware Gate Sizing Combating {NBTI} and Oxide Breakdown},
  author    = {Subhendu Roy and David Z.~Pan},
  booktitle = vlsid,
  year      = {2014},
  pages     = {38-43},
}
@inproceedings{BTI_ICCD2015_Lin,
  title     = {{CSL}: Coordinated and Scalable Logic Synthesis Techniques for Effective {NBTI} Reduction},
  author    = {Lin, Chen-Hsuan and Roy, Subhendu and Wang, Chun-Yao and David Z.~Pan and Chen, Deming},
  booktitle = iccd,
  pages     = {236--243},
  year      = {2015},
}
%}}}


% ====================================================================
%                        RTN 
% ====================================================================
%{{{
@inproceedings{RTN_DATE2011_Aadithya,
  title     = {{SAMURAI}: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in {SRAMs}},
  author    = {Aadithya, Karthik V and Demir, Alper and Venugopalan, Sriramkumar and Roychowdhury, Jaijeet},
  booktitle = date,
  pages     = {1--6},
  year      = {2011},
}
@article{RTN_TED2013_Realov,
  title     = {Analysis of random telegraph noise in 45-nm {CMOS} using on-chip characterization system},
  author    = {Realov, Simeon and Shepard, Kenneth L},
  journal   = ted,
  volume    = {60},
  number    = {5},
  pages     = {1716--1722},
  year      = {2013},
  publisher = {IEEE},
}
@inproceedings{RTN_VLSIT2012_Zou,
  title     = {New insights into {AC RTN} in scaled high-K/metal-gate {MOSFETs} under digital circuit operations},
  author    = {Zou, Jibin and Wang, Runsheng and Gong, Nanbo and Huang, Ru and Xu, Xiaoqing and Ou, Jiaojiao and Liu, Changze and Wang, Jianping and Liu, Jinhua and Wu, Jingang and others},
  booktitle = vlsit,
  pages     = {139--140},
  year      = {2012},
}
@inproceedings{RTN_VLSIT2013_Zou,
  title     = {Deep understanding of {AC RTN} in {MuGFETs} through new characterization method and impacts on logic circuits},
  author    = {Zou, Jibin and Wang, Runsheng and Luo, Mulong and Huang, Ru and Xu, Nuo and Ren, Pengpeng and Liu, Changze and Xiong, Weize and Wang, Jianping and Liu, Jinhua and others},
  booktitle = vlsit,
  pages     = {T186--T187},
  year      = {2013},
}
@inproceedings{RTN_IEDM2013_Ren,
  title     = {New observations on complex {RTN} in scaled high-$\kappa$/metal-gate {MOSFETs}â€”The role of defect coupling under {DC/AC} condition},
  author    = {Ren, Pengpeng and Hao, Peng and Liu, Changze and Wang, Runsheng and Jiang, Xiaobo and Qiu, Yingxin and Huang, Ru and Guo, Shaofeng and Luo, Mulong and Zou, Jibin and others},
  booktitle = iedm,
  pages     = {31--4},
  year      = {2013},
}
@inproceedings{RTN_IEDM2014_Zou,
  title     = {New understanding of state-loss in complex {RTN}: Statistical experimental study, trap interaction models, and impact on circuits},
  author    = {Zou, Jibin and Wang, Runsheng and Guo, Shaofeng and Luo, Mulong and Yu, Zhuoqing and Jiang, Xiaobo and Ren, Pengpeng and Wang, Jianping and Liu, Jinhua and Wu, Jingang and others},
  booktitle = iedm,
  pages     = {34--5},
  year      = {2014},
}
@article{RTN_TED2015_Luo,
  title     = {Impacts of Random Telegraph Noise ({RTN}) on Digital Circuits},
  author    = {Luo, Ming and Wang, Ruiqi and Guo, Sini and Wang, Jiacheng and Zou, Jingxin and Huang, Ru},
  journal   = ted,
  volume    = {62},
  number    = {6},
  pages     = {1725--1732},
  year      = {2015},
}
%}}}


% Advanced BTI and RTN due to the gate oxide trapping/detrapping
@inproceedings{TRAP_IEDM2013_Wang,
  title     = {A unified approach for trap-aware device/circuit co-design in nanoscale {CMOS} technology},
  author    = {Wang, Runsheng and Luo, Mulong and Guo, Shaofeng and Huang, Ru and Liu, Changze and Zou, Jibin and Wang, Jianping and Wu, Jingang and Xu, Nuo and Wong, Waisum and others},
  booktitle = iedm,
  pages     = {33--5},
  year      = {2013}
}
@inproceedings{TRAP_IRPS2014_Grasser,
  title     = {A unified perspective of {RTN} and {BTI}},
  author    = {Grasser, Tibor and Rott, Karsten and Reisinger, H. and Waltl, Michael and Franco, Jacopo and Kaczer, Ben},
  booktitle = irps,
  pages     = {4A--5},
  year      = {2014},
}
@inproceedings{AGING_IEDM2015_Ren,
  title     = {Adding the Missing Time-Dependent Layout Dependency into Device-Circuit-Layout Co-Optimization: New Findings on the Layout Dependent Aging Effects},
  author    = {Ren, Pengpeng and Xu, Xiaoqing and Hao, Peng and Wang, Junyao and Wang, Runsheng and Li, Ming and Wang, Jianping and Bu, Weihai and Wu, Jingang and Wong, Waisum and Yu, Shaofeng and others},
  booktitle = iedm,
  year      = {2015},
}

% ====================================================================
%                        Stress
% ====================================================================
@inproceedings{STRESS_ISPD2009_Chakraborty,
  title     = {On stress aware active area sizing, gate sizing, and repeater insertion},
  author    = {Chakraborty, Ashutosh and David Z. Pan},
  booktitle = ispd,
  pages     = {35--42},
  year      = {2009},
}


% ====================================================================
%                          HEAT 
% ====================================================================
@book{HEAT_B2011_Bergman,
  title     = {{Fundamentals of Heat and Mass Transfer}},
  author    = {Bergman, Theodore L. and Incropera, Frank P. and Lavine, Adrienne S.},
  year      = {2011},
  publisher = {John Wiley \& Sons},
}
@book{HEAT_B1978_Shah,
  title     = {{Laminar Flow Forced Convection in Ducts}},
  author    = {Shah, R.K. and London, Alexander L.},
  year      = {1978},
  publisher = {Academic Press},
}
@article{HEAT_EDL1981_Tuckerman,
  title     = {High-performance heat sinking for {VLSI}},
  author    = {Tuckerman, David B. and Pease, R.F.W.},
  journal   = edl,
  volume    = {2},
  number    = {5},
  pages     = {126--129},
  year      = {1981},
}

