Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 13:26:26 2020
| Host         : if4111linux-08.luddy.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file bitcounter_wrapper_timing_summary_routed.rpt -pb bitcounter_wrapper_timing_summary_routed.pb -rpx bitcounter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bitcounter_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.378        0.000                      0                 7205        0.046        0.000                      0                 7205        3.750        0.000                       0                  2752  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.378        0.000                      0                 7205        0.046        0.000                      0                 7205        3.750        0.000                       0                  2752  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 5.252ns (61.583%)  route 3.276ns (38.417%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.693    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4/O[0]
                         net (fo=1, routed)           0.647     8.559    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4_n_7
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.386 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.386    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5/O[1]
                         net (fo=1, routed)           0.582    10.302    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5_n_6
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.138 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.138    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.461 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.461    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[29]
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.476    12.655    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[29]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)        0.109    12.839    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 5.244ns (61.547%)  route 3.276ns (38.453%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.693    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4/O[0]
                         net (fo=1, routed)           0.647     8.559    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4_n_7
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.386 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.386    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5/O[1]
                         net (fo=1, routed)           0.582    10.302    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5_n_6
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.138 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.138    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.453 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.453    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[31]
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.476    12.655    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[31]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)        0.109    12.839    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 5.168ns (61.201%)  route 3.276ns (38.799%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.693    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4/O[0]
                         net (fo=1, routed)           0.647     8.559    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4_n_7
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.386 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.386    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5/O[1]
                         net (fo=1, routed)           0.582    10.302    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5_n_6
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.138 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.138    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.377 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.377    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[30]
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.476    12.655    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[30]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)        0.109    12.839    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 5.148ns (61.109%)  route 3.276ns (38.891%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.693    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__3_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4/O[0]
                         net (fo=1, routed)           0.647     8.559    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__4_n_7
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.386 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.386    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__4_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.720 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5/O[1]
                         net (fo=1, routed)           0.582    10.302    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__5_n_6
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.138 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.138    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.357 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.357    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[28]
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.476    12.655    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y88         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[28]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)        0.109    12.839    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 5.135ns (61.049%)  route 3.276ns (38.951%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.021 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.021    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.344 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/O[1]
                         net (fo=1, routed)           0.000    11.344    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[25]
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.475    12.654    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[25]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.109    12.838    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 5.127ns (61.012%)  route 3.276ns (38.988%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.021 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.021    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.336 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/O[3]
                         net (fo=1, routed)           0.000    11.336    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[27]
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.475    12.654    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[27]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.109    12.838    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 5.051ns (60.656%)  route 3.276ns (39.344%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.021 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.021    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.260 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/O[2]
                         net (fo=1, routed)           0.000    11.260    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[26]
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.475    12.654    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[26]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.109    12.838    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 5.031ns (60.561%)  route 3.276ns (39.439%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.021 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.021    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.240 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__5/O[0]
                         net (fo=1, routed)           0.000    11.240    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[24]
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.475    12.654    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y87         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[24]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.109    12.838    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 5.018ns (60.499%)  route 3.276ns (39.501%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.227 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/O[1]
                         net (fo=1, routed)           0.000    11.227    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[21]
    SLICE_X32Y86         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.474    12.653    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y86         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[21]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.109    12.837    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 5.010ns (60.461%)  route 3.276ns (39.539%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.639     2.933    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y70         FDRE                                         r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           1.482     4.933    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_TDATA[30]
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.057 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.057    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_i_1_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.607 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.607    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.941 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0/O[1]
                         net (fo=1, routed)           0.565     6.506    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__0_carry__0_n_6
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     7.342 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.342    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.561 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1/O[0]
                         net (fo=1, routed)           0.647     8.208    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__65_carry__1_n_7
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.035 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.035    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.369 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2/O[1]
                         net (fo=1, routed)           0.582     9.951    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__131_carry__2_n_6
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    10.787 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.787    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.904 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.904    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__3_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.219 r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount0__197_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.219    bitcounter_i/AXI_bitcount_0/inst/bitcount0/nextCount[23]
    SLICE_X32Y86         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        1.474    12.653    bitcounter_i/AXI_bitcount_0/inst/bitcount0/S_AXIS_ACLK
    SLICE_X32Y86         FDRE                                         r  bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[23]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)        0.109    12.837    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.656     0.992    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    bitcounter_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  bitcounter_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.885     1.251    bitcounter_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bitcounter_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    bitcounter_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.192ns (57.172%)  route 0.144ns (42.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.659     0.995    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.144     1.280    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.051     1.331 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.331    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.844     1.210    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.122%)  route 0.219ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.577     0.913    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.219     1.273    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.931     1.297    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.122%)  route 0.219ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.577     0.913    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.219     1.273    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.931     1.297    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.122%)  route 0.219ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.577     0.913    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.219     1.273    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.931     1.297    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.186%)  route 0.270ns (67.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.592     0.928    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X27Y49         FDRE                                         r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.270     1.325    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X26Y54         RAMD32                                       r  bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.843     1.209    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X26Y54         RAMD32                                       r  bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.030     1.179    
    SLICE_X26Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.273    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.367%)  route 0.243ns (56.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.577     0.913    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X28Y51         FDRE                                         r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1029]/Q
                         net (fo=2, routed)           0.243     1.296    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/Q[0]
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.341 r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/gen_pipelined.mesg_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.341    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1_n_1
    SLICE_X29Y45         FDRE                                         r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.858     1.224    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/aclk
    SLICE_X29Y45         FDRE                                         r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[15]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091     1.285    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.618%)  route 0.143ns (43.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.659     0.995    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.143     1.279    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.324 r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.324    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.844     1.210    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bitcounter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.557     0.893    bitcounter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  bitcounter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bitcounter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     1.089    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y90         SRLC32E                                      r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.824     1.190    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    bitcounter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.671%)  route 0.304ns (68.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.596     0.932    bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X21Y49         FDRE                                         r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  bitcounter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/Q
                         net (fo=1, routed)           0.304     1.377    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA1
    SLICE_X26Y50         RAMD32                                       r  bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bitcounter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2753, routed)        0.844     1.210    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y50         RAMD32                                       r  bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.300    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bitcounter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    bitcounter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bitcounter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y81    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y83    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y83    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84    bitcounter_i/AXI_bitcount_0/inst/bitcount0/count_reg[15]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y52    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y48    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55    bitcounter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK



