// Seed: 3439617889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output reg id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_5 or posedge id_2 < id_1) begin : LABEL_0
    id_3 <= -1;
    id_3 = id_1;
  end
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  wand  id_2
);
  bit id_4;
  assign id_4 = id_2;
  always_latch @(posedge 1'b0) id_4 = id_0;
  logic id_5;
  logic [1 : -1] id_6 = $realtime;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_4,
      id_6,
      id_6
  );
endmodule
