Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:07:01 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/my_module1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.260    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.057ns (36.770%)  route 5.257ns (63.230%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.472     9.287    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 3.040ns (36.267%)  route 5.342ns (63.733%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.557     9.355    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.537    10.352    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.541    10.348    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.040ns (36.879%)  route 5.203ns (63.121%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.418     9.216    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.625    10.264    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 5.271ns (60.876%)  route 3.388ns (39.124%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X10Y78         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/Q
                         net (fo=3, routed)           0.879     2.370    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/Q[3]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.494 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2_i_5/O
                         net (fo=3, routed)           1.222     3.717    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p0[3]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841     7.558 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2/P[2]
                         net (fo=2, routed)           1.286     8.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2__0[2]
    SLICE_X11Y65         LUT4 (Prop_lut4_I0_O)        0.124     8.968 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17/O
                         net (fo=1, routed)           0.000     8.968    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17_n_8
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.518 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.518    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_fu_158_p2
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.057ns (36.837%)  route 5.242ns (63.163%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.457     9.272    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 2.907ns (35.678%)  route 5.241ns (64.322%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.819     7.665 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[3]
                         net (fo=2, routed)           1.456     9.121    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[7]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.544    10.345    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  1.224    




