{"vcs1":{"timestamp_begin":1730948099.849621764, "rt":0.77, "ut":0.38, "st":0.15}}
{"vcselab":{"timestamp_begin":1730948100.734071242, "rt":0.57, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1730948101.397103559, "rt":0.40, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730948099.431249620}
{"VCS_COMP_START_TIME": 1730948099.431249620}
{"VCS_COMP_END_TIME": 1730948102.078541608}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382404}}
{"vcselab": {"peak_mem": 263240}}
