#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 18 11:33:26 2023
# Process ID: 1123888
# Current directory: /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3
# Command line: vivado -log yolo_layer_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source yolo_layer_top.tcl
# Log file: /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/yolo_layer_top.vds
# Journal file: /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/vivado.jou
#-----------------------------------------------------------
source yolo_layer_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hht/gzb/DNN330/ppa/pp717/uart_ddr1/IPfor690t'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top yolo_layer_top -part xc7vx690tffg1761-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1124122 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1437.492 ; gain = 74.000 ; free physical = 101904 ; free virtual = 123623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'yolo_layer_top' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/yolo_layer_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sys_rst' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sys_rst.v:23]
	Parameter CNT_LEN bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'sys_rst' (2#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sys_rst.v:23]
INFO: [Synth 8-6157] synthesizing module 'postpro_FSM' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/postpro_FSM.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter POS_RES1 bound to: 1 - type: integer 
	Parameter INIT_CNT bound to: 2 - type: integer 
	Parameter POS_RES2 bound to: 3 - type: integer 
	Parameter NOP bound to: 4 - type: integer 
	Parameter NMS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'postpro_FSM' (3#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/postpro_FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'requant' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/requant.v:23]
INFO: [Synth 8-6155] done synthesizing module 'requant' (4#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/requant.v:23]
INFO: [Synth 8-6157] synthesizing module 'position_resolution' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/position_resolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'write_cache_pool' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/write_cache_pool.v:23]
INFO: [Synth 8-6155] done synthesizing module 'write_cache_pool' (5#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/write_cache_pool.v:23]
INFO: [Synth 8-6157] synthesizing module 'buffer_pool' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/buffer_pool.v:23]
INFO: [Synth 8-6157] synthesizing module 'bram32_512' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/bram32_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram32_512' (6#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/bram32_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_pool' (7#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/buffer_pool.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (9) of module 'buffer_pool' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/position_resolution.v:118]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (9) of module 'buffer_pool' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/position_resolution.v:128]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (9) of module 'buffer_pool' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/position_resolution.v:137]
INFO: [Synth 8-6157] synthesizing module 'confidence_screen' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/confidence_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (8#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:24]
INFO: [Synth 8-6155] done synthesizing module 'confidence_screen' (9#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/confidence_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_cache_decode_pos' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:23]
INFO: [Synth 8-6157] synthesizing module 'div_gen' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/div_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen' (10#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/div_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/decode_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/exponent.v:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'ExpROM' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/ExpROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ExpROM' (11#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/ExpROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (12#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/exponent.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (13#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/decode_unit.v:23]
WARNING: [Synth 8-6014] Unused sequential element c_s_vaild1_r1_reg was removed.  [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:79]
WARNING: [Synth 8-6014] Unused sequential element c_s_vaild1_r2_reg was removed.  [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:80]
WARNING: [Synth 8-6014] Unused sequential element c_s_vaild2_r1_reg was removed.  [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:83]
WARNING: [Synth 8-6014] Unused sequential element c_s_vaild2_r2_reg was removed.  [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:84]
INFO: [Synth 8-6155] done synthesizing module 'read_cache_decode_pos' (14#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/read_cache_decode_pos.v:23]
INFO: [Synth 8-6155] done synthesizing module 'position_resolution' (15#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/position_resolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'NMS' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/NMS.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_FIFO bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000010 
	Parameter WAIT_INIT bound to: 3 - type: integer 
	Parameter READ_FIFO bound to: 4 - type: integer 
	Parameter FIFO_DELAY bound to: 5 - type: integer 
	Parameter IOU bound to: 6 - type: integer 
	Parameter UPDATE_ARRAY1 bound to: 7 - type: integer 
	Parameter DELETE bound to: 8 - type: integer 
	Parameter UPDATE_ARRAY2 bound to: 9 - type: integer 
	Parameter OUT_DET bound to: 10 - type: integer 
	Parameter RES_TOP bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sp_pe_unit' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sp_pe_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_vaild' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_vaild.v:23]
	Parameter DELAY_TIME bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_vaild' (16#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_vaild.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_data' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_data.v:23]
	Parameter DELAY_TIME bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_data' (17#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'box_iou' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/box_iou.v:23]
INFO: [Synth 8-6155] done synthesizing module 'box_iou' (18#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/box_iou.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sp_pe_unit' (19#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sp_pe_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/output_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_data__parameterized0' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_data.v:23]
	Parameter DELAY_TIME bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_data__parameterized0' (19#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/delay_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_W96_D512' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/FIFO_W96_D512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_W96_D512' (20#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/.Xil/Vivado-1123888-hht-lab/realtime/FIFO_W96_D512_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'comp_tree' [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/comp_tree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comp_tree' (21#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/comp_tree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (22#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/output_buffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/NMS.v:226]
INFO: [Synth 8-6155] done synthesizing module 'NMS' (23#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/NMS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'yolo_layer_top' (24#1) [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/yolo_layer_top.v:23]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[223]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[222]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[221]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[220]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[219]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[218]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[217]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[216]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[215]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[214]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[213]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[212]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[211]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[210]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[209]
WARNING: [Synth 8-3331] design decode_unit has unconnected port doutb[208]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[5]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[4]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[3]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[2]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[1]
WARNING: [Synth 8-3331] design read_cache_decode_pos has unconnected port layer_h[0]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[15]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[14]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[13]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[12]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[11]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[10]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[9]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[8]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[7]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[6]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[5]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[4]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[3]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[2]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[1]
WARNING: [Synth 8-3331] design position_resolution has unconnected port fl[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1521.242 ; gain = 157.750 ; free physical = 101876 ; free virtual = 123596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.242 ; gain = 157.750 ; free physical = 101886 ; free virtual = 123605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.242 ; gain = 157.750 ; free physical = 101886 ; free virtual = 123605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_w/uut_expROM'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_w/uut_expROM'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_h/uut_expROM'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_h/uut_expROM'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_w/uut_expROM'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_w/uut_expROM'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_h/uut_expROM'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM/ExpROM_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_h/uut_expROM'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_xy_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_xy_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_wh_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_wh_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls1_2_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls1_2_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls3_4_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls3_4_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls5_6_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls5_6_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls7_8_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls7_8_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls9_10_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box1_ram/uut_cls9_10_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_xy_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_xy_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_wh_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_wh_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls1_2_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls1_2_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls3_4_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls3_4_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls5_6_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls5_6_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls7_8_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls7_8_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls9_10_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box2_ram/uut_cls9_10_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_xy_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_xy_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_wh_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_wh_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls1_2_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls1_2_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls3_4_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls3_4_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls5_6_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls5_6_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls7_8_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls7_8_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls9_10_bram'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512/bram32_512_in_context.xdc] for cell 'uut_position_resolution/uut_box3_ram/uut_cls9_10_bram'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/div_gen/div_gen/div_gen_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen1'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/div_gen/div_gen/div_gen_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen1'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/div_gen/div_gen/div_gen_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen2'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/div_gen/div_gen/div_gen_in_context.xdc] for cell 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen2'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512/FIFO_W96_D512_in_context.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_1'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512/FIFO_W96_D512_in_context.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_1'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512/FIFO_W96_D512_in_context.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_2'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512/FIFO_W96_D512_in_context.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_2'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut_clk_gen'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uut_clk_gen'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc]
WARNING: [Constraints 18-619] A clock with name 'diff_clock_rtl_clk_p' already exists, overwriting the previous clock with the same name. [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc:3]
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/yolo_layer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/yolo_layer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/dont_touch.xdc]
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.766 ; gain = 0.000 ; free physical = 101275 ; free virtual = 122995
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.766 ; gain = 0.000 ; free physical = 101275 ; free virtual = 122995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.766 ; gain = 0.000 ; free physical = 101275 ; free virtual = 122995
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2208.766 ; gain = 0.000 ; free physical = 101275 ; free virtual = 122994
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'uut_NMS/uut_output_buffer/uut_fifo_1' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'uut_NMS/uut_output_buffer/uut_fifo_2' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_cls1_2_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_cls3_4_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_cls5_6_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_cls7_8_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_cls9_10_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_wh_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box1_ram/uut_xy_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_cls1_2_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_cls3_4_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_cls5_6_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_cls7_8_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_cls9_10_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_wh_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box2_ram/uut_xy_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_cls1_2_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_cls3_4_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_cls5_6_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_cls7_8_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_cls9_10_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_wh_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_box3_ram/uut_xy_bram' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen1' at clock pin 'aclk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen2' at clock pin 'aclk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_h/uut_expROM' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_w/uut_expROM' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_h/uut_expROM' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_w/uut_expROM' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 101509 ; free virtual = 123229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 101509 ; free virtual = 123229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_w/uut_expROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_h/uut_expROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_w/uut_expROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_h/uut_expROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_cls1_2_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_cls1_2_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_cls1_2_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_cls3_4_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_cls3_4_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_cls3_4_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_cls5_6_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_cls5_6_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_cls5_6_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_cls7_8_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_cls7_8_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_cls7_8_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_cls9_10_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_cls9_10_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_cls9_10_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_wh_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_wh_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_wh_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box1_ram/uut_xy_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box2_ram/uut_xy_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_box3_ram/uut_xy_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_div_gen1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_position_resolution/uut_rc_decode_pos/uut_div_gen2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_NMS/uut_output_buffer/uut_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_NMS/uut_output_buffer/uut_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 101511 ; free virtual = 123231
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rst_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'postpro_FSM'
INFO: [Synth 8-5546] ROM "idata_vaild_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pr_done_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'NMS'
INFO: [Synth 8-5587] ROM size for "a_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "fifo1_rd_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "fifo_delay_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "delay_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "ins_r" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "final_det_vaild_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "final_det_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_done_ack_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "a_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "fifo1_rd_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "fifo_delay_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "delay_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ins_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "final_det_vaild_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "final_det_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_done_ack_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                            00000
                POS_RES1 |                           000010 |                            00001
                INIT_CNT |                           000100 |                            00010
                POS_RES2 |                           001000 |                            00011
                     NOP |                           010000 |                            00100
                     NMS |                           100000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'postpro_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                            00000
                 RD_FIFO |                     000000000010 |                            00001
                    INIT |                     000000000100 |                            00010
               WAIT_INIT |                     000000001000 |                            00011
               READ_FIFO |                     000000010000 |                            00100
                 OUT_DET |                     000000100000 |                            01010
                 RES_TOP |                     000001000000 |                            01011
              FIFO_DELAY |                     000010000000 |                            00101
                     IOU |                     000100000000 |                            00110
           UPDATE_ARRAY1 |                     001000000000 |                            00111
                  DELETE |                     010000000000 |                            01000
           UPDATE_ARRAY2 |                     100000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'NMS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 101486 ; free virtual = 123208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |decode_unit__xdcDup__1__GB0 |           1|     26121|
|2     |decode_unit__xdcDup__1__GB1 |           1|     13187|
|3     |decode_unit__xdcDup__1__GB2 |           1|      9937|
|4     |decode_unit__GB0            |           1|     26121|
|5     |decode_unit__GB1            |           1|     13187|
|6     |decode_unit__GB2            |           1|      9937|
|7     |read_cache_decode_pos__GC0  |           1|       466|
|8     |position_resolution__GC0    |           1|     11183|
|9     |NMS__GB0                    |           1|     35455|
|10    |NMS__GB1                    |           1|      7276|
|11    |NMS__GB2                    |           1|      9095|
|12    |NMS__GB3                    |           1|     10914|
|13    |NMS__GB4                    |           1|     12733|
|14    |NMS__GB5                    |           1|     20018|
|15    |NMS__GB6                    |           1|      7276|
|16    |NMS__GB7                    |           1|     29972|
|17    |yolo_layer_top__GC0         |           1|     18969|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 289   
	   2 Input     16 Bit       Adders := 194   
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 29    
	               32 Bit    Registers := 50    
	               18 Bit    Registers := 24    
	               16 Bit    Registers := 1607  
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 913   
+---Multipliers : 
	                16x32  Multipliers := 24    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   7 Input    512 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	  13 Input     48 Bit        Muxes := 7     
	   2 Input     48 Bit        Muxes := 80    
	   2 Input     32 Bit        Muxes := 4     
	  19 Input     16 Bit        Muxes := 48    
	  17 Input     16 Bit        Muxes := 24    
	  15 Input     16 Bit        Muxes := 72    
	   2 Input     16 Bit        Muxes := 395   
	   8 Input     16 Bit        Muxes := 24    
	  18 Input     16 Bit        Muxes := 24    
	  16 Input     16 Bit        Muxes := 24    
	   6 Input     16 Bit        Muxes := 28    
	   7 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 4     
	  13 Input     16 Bit        Muxes := 6     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 36    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	  13 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 48    
	   8 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 421   
	  13 Input      1 Bit        Muxes := 15    
	  48 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sigmoid__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module exponent__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module exponent__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module decode_unit__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 42    
	                1 Bit    Registers := 1     
Module sigmoid__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module sigmoid__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module exponent 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module exponent__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module decode_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 42    
	                1 Bit    Registers := 1     
Module read_cache_decode_pos 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
Module write_cache_pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 42    
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sigmoid__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module confidence_screen__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sigmoid 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module confidence_screen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module position_resolution 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delay_data__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module delay_data__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module comp_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 11    
	                7 Bit    Registers := 11    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
Module comp_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 11    
	                7 Bit    Registers := 11    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
Module delay_vaild__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module delay_vaild 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module delay_data__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_data 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
Module delay_vaild__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module box_iou 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sp_pe_unit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module NMS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	  13 Input     48 Bit        Muxes := 7     
	   2 Input     48 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 12    
	  13 Input     16 Bit        Muxes := 6     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	  13 Input      1 Bit        Muxes := 15    
	  48 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sys_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module postpro_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   7 Input    512 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 8     
Module requant 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP idata_int_reg3, operation Mode is: C+1.
DSP Report: operator idata_int_reg3 is absorbed into DSP idata_int_reg3.
DSP Report: Generating DSP idata_int_reg_reg, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: register idata_int_reg_reg is absorbed into DSP idata_int_reg_reg.
DSP Report: operator idata_int_reg0 is absorbed into DSP idata_int_reg_reg.
DSP Report: Generating DSP odata1, operation Mode is: (A''*B)'.
DSP Report: register int_exp_d2_reg is absorbed into DSP odata1.
DSP Report: register int_exp_d3_reg is absorbed into DSP odata1.
DSP Report: register P is absorbed into DSP odata1.
DSP Report: operator odata1 is absorbed into DSP odata1.
DSP Report: Generating DSP idata_fl_reg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register idata_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: register idata_fl_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: operator idata_fl_reg0 is absorbed into DSP idata_fl_reg_reg.
DSP Report: Generating DSP addr_reg_reg, operation Mode is: (C+A:B)'.
DSP Report: register addr_reg_reg is absorbed into DSP addr_reg_reg.
DSP Report: operator addr_reg0 is absorbed into DSP addr_reg_reg.
DSP Report: Generating DSP idata_int_reg3, operation Mode is: C+1.
DSP Report: operator idata_int_reg3 is absorbed into DSP idata_int_reg3.
DSP Report: Generating DSP idata_int_reg_reg, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: register idata_int_reg_reg is absorbed into DSP idata_int_reg_reg.
DSP Report: operator idata_int_reg0 is absorbed into DSP idata_int_reg_reg.
DSP Report: Generating DSP odata1, operation Mode is: (A''*B)'.
DSP Report: register int_exp_d2_reg is absorbed into DSP odata1.
DSP Report: register int_exp_d3_reg is absorbed into DSP odata1.
DSP Report: register P is absorbed into DSP odata1.
DSP Report: operator odata1 is absorbed into DSP odata1.
DSP Report: Generating DSP idata_fl_reg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register idata_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: register idata_fl_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: operator idata_fl_reg0 is absorbed into DSP idata_fl_reg_reg.
DSP Report: Generating DSP addr_reg_reg, operation Mode is: (C+A:B)'.
DSP Report: register addr_reg_reg is absorbed into DSP addr_reg_reg.
DSP Report: operator addr_reg0 is absorbed into DSP addr_reg_reg.
DSP Report: Generating DSP w1, operation Mode is: (A*B)'.
DSP Report: register P is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP h1, operation Mode is: (A*B)'.
DSP Report: register P is absorbed into DSP h1.
DSP Report: operator h1 is absorbed into DSP h1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP idata_int_reg3, operation Mode is: C+1.
DSP Report: operator idata_int_reg3 is absorbed into DSP idata_int_reg3.
DSP Report: Generating DSP idata_int_reg_reg, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: register idata_int_reg_reg is absorbed into DSP idata_int_reg_reg.
DSP Report: operator idata_int_reg0 is absorbed into DSP idata_int_reg_reg.
DSP Report: Generating DSP odata1, operation Mode is: (A''*B)'.
DSP Report: register int_exp_d2_reg is absorbed into DSP odata1.
DSP Report: register int_exp_d3_reg is absorbed into DSP odata1.
DSP Report: register P is absorbed into DSP odata1.
DSP Report: operator odata1 is absorbed into DSP odata1.
DSP Report: Generating DSP idata_fl_reg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register idata_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: register idata_fl_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: operator idata_fl_reg0 is absorbed into DSP idata_fl_reg_reg.
DSP Report: Generating DSP addr_reg_reg, operation Mode is: (C+A:B)'.
DSP Report: register addr_reg_reg is absorbed into DSP addr_reg_reg.
DSP Report: operator addr_reg0 is absorbed into DSP addr_reg_reg.
DSP Report: Generating DSP idata_int_reg3, operation Mode is: C+1.
DSP Report: operator idata_int_reg3 is absorbed into DSP idata_int_reg3.
DSP Report: Generating DSP idata_int_reg_reg, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: register idata_int_reg_reg is absorbed into DSP idata_int_reg_reg.
DSP Report: operator idata_int_reg0 is absorbed into DSP idata_int_reg_reg.
DSP Report: Generating DSP odata1, operation Mode is: (A''*B)'.
DSP Report: register int_exp_d2_reg is absorbed into DSP odata1.
DSP Report: register int_exp_d3_reg is absorbed into DSP odata1.
DSP Report: register P is absorbed into DSP odata1.
DSP Report: operator odata1 is absorbed into DSP odata1.
DSP Report: Generating DSP idata_fl_reg_reg, operation Mode is: (C'-A:B)'.
DSP Report: register idata_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: register idata_fl_reg_reg is absorbed into DSP idata_fl_reg_reg.
DSP Report: operator idata_fl_reg0 is absorbed into DSP idata_fl_reg_reg.
DSP Report: Generating DSP addr_reg_reg, operation Mode is: (C+A:B)'.
DSP Report: register addr_reg_reg is absorbed into DSP addr_reg_reg.
DSP Report: operator addr_reg0 is absorbed into DSP addr_reg_reg.
DSP Report: Generating DSP w1, operation Mode is: (A*B)'.
DSP Report: register P is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP h1, operation Mode is: (A*B)'.
DSP Report: register P is absorbed into DSP h1.
DSP Report: operator h1 is absorbed into DSP h1.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cx_r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_x/\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/\cy_r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_sigmoid_y/\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_exponent_w/\int_exp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit1i_3/uut_exponent_h/\int_exp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cx_r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_x/\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/\cy_r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_sigmoid_y/\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_exponent_w/\int_exp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_decode_unit2i_6/uut_exponent_h/\int_exp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[22].uut_pe_unit/uut_box_iou/inter_threshold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[23].uut_pe_unit/uut_box_iou/inter_threshold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[24].uut_pe_unit/uut_box_iou/inter_threshold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_NMSi_10/\gen_pe_unit_LOOP[24].uut_pe_unit/uut_box_iou/inter_threshold_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP cls9_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls9_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls9_r1.
DSP Report: register P is absorbed into DSP cls9_r1.
DSP Report: operator cls9_r1 is absorbed into DSP cls9_r1.
DSP Report: Generating DSP cls8_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls8_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls8_r1.
DSP Report: register P is absorbed into DSP cls8_r1.
DSP Report: operator cls8_r1 is absorbed into DSP cls8_r1.
DSP Report: Generating DSP cls3_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls3_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls3_r1.
DSP Report: register P is absorbed into DSP cls3_r1.
DSP Report: operator cls3_r1 is absorbed into DSP cls3_r1.
DSP Report: Generating DSP cls7_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls7_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls7_r1.
DSP Report: register P is absorbed into DSP cls7_r1.
DSP Report: operator cls7_r1 is absorbed into DSP cls7_r1.
DSP Report: Generating DSP cls4_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls4_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls4_r1.
DSP Report: register P is absorbed into DSP cls4_r1.
DSP Report: operator cls4_r1 is absorbed into DSP cls4_r1.
DSP Report: Generating DSP cls6_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls6_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls6_r1.
DSP Report: register P is absorbed into DSP cls6_r1.
DSP Report: operator cls6_r1 is absorbed into DSP cls6_r1.
DSP Report: Generating DSP cls5_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls5_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls5_r1.
DSP Report: register P is absorbed into DSP cls5_r1.
DSP Report: operator cls5_r1 is absorbed into DSP cls5_r1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP cls1_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls1_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls1_r1.
DSP Report: register P is absorbed into DSP cls1_r1.
DSP Report: operator cls1_r1 is absorbed into DSP cls1_r1.
DSP Report: Generating DSP cls2_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls2_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls2_r1.
DSP Report: register P is absorbed into DSP cls2_r1.
DSP Report: operator cls2_r1 is absorbed into DSP cls2_r1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP cls9_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls9_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls9_r1.
DSP Report: register P is absorbed into DSP cls9_r1.
DSP Report: operator cls9_r1 is absorbed into DSP cls9_r1.
DSP Report: Generating DSP cls8_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls8_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls8_r1.
DSP Report: register P is absorbed into DSP cls8_r1.
DSP Report: operator cls8_r1 is absorbed into DSP cls8_r1.
DSP Report: Generating DSP cls3_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls3_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls3_r1.
DSP Report: register P is absorbed into DSP cls3_r1.
DSP Report: operator cls3_r1 is absorbed into DSP cls3_r1.
DSP Report: Generating DSP cls7_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls7_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls7_r1.
DSP Report: register P is absorbed into DSP cls7_r1.
DSP Report: operator cls7_r1 is absorbed into DSP cls7_r1.
DSP Report: Generating DSP cls4_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls4_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls4_r1.
DSP Report: register P is absorbed into DSP cls4_r1.
DSP Report: operator cls4_r1 is absorbed into DSP cls4_r1.
DSP Report: Generating DSP cls6_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls6_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls6_r1.
DSP Report: register P is absorbed into DSP cls6_r1.
DSP Report: operator cls6_r1 is absorbed into DSP cls6_r1.
DSP Report: Generating DSP cls5_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls5_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls5_r1.
DSP Report: register P is absorbed into DSP cls5_r1.
DSP Report: operator cls5_r1 is absorbed into DSP cls5_r1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP cls1_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls1_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls1_r1.
DSP Report: register P is absorbed into DSP cls1_r1.
DSP Report: operator cls1_r1 is absorbed into DSP cls1_r1.
DSP Report: Generating DSP cls2_r1, operation Mode is: (A*B'')'.
DSP Report: register confidence_r_reg[2] is absorbed into DSP cls2_r1.
DSP Report: register confidence_r_reg[3] is absorbed into DSP cls2_r1.
DSP Report: register P is absorbed into DSP cls2_r1.
DSP Report: operator cls2_r1 is absorbed into DSP cls2_r1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/new/sigmoid.v:243]
DSP Report: Generating DSP bx1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP bx1.
DSP Report: operator bx1 is absorbed into DSP bx1.
DSP Report: Generating DSP bxc_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register B is absorbed into DSP bxc_reg.
DSP Report: register A is absorbed into DSP bxc_reg.
DSP Report: register C is absorbed into DSP bxc_reg.
DSP Report: register bxc_reg is absorbed into DSP bxc_reg.
DSP Report: operator bxc0 is absorbed into DSP bxc_reg.
DSP Report: Generating DSP ax1, operation Mode is: A*B2.
DSP Report: register idata_reg_reg is absorbed into DSP ax1.
DSP Report: operator ax1 is absorbed into DSP ax1.
DSP Report: Generating DSP axx1, operation Mode is: A2*B''.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register A is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP axx1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register idata_reg_reg is absorbed into DSP axx1.
DSP Report: register x_d_reg is absorbed into DSP axx1.
DSP Report: register B is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: operator axx1 is absorbed into DSP axx1.
DSP Report: Generating DSP odata_reg_reg, operation Mode is: (C'+A:B)'.
DSP Report: register C is absorbed into DSP odata_reg_reg.
DSP Report: register odata_reg_reg is absorbed into DSP odata_reg_reg.
DSP Report: operator odata_reg0 is absorbed into DSP odata_reg_reg.
DSP Report: Generating DSP odata0, operation Mode is: (0 or C)-(A:0x0):B.
DSP Report: operator odata0 is absorbed into DSP odata0.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "fifo1_rd_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
DSP Report: Generating DSP box_a_reg, operation Mode is: (A*B)'.
DSP Report: register box_a_reg is absorbed into DSP box_a_reg.
DSP Report: operator box_a0 is absorbed into DSP box_a_reg.
DSP Report: Generating DSP box_a_b_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register box_a_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: register box_b_reg is absorbed into DSP box_a_b_reg.
DSP Report: operator box_a_b0 is absorbed into DSP box_a_b_reg.
DSP Report: operator box_b0 is absorbed into DSP box_a_b_reg.
DSP Report: Generating DSP union_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register inter_h_reg is absorbed into DSP union_reg.
DSP Report: register inter_w_reg is absorbed into DSP union_reg.
DSP Report: register box_a_b_d1_reg is absorbed into DSP union_reg.
DSP Report: register union_reg is absorbed into DSP union_reg.
DSP Report: register inter_reg is absorbed into DSP union_reg.
DSP Report: operator union0 is absorbed into DSP union_reg.
DSP Report: operator inter0 is absorbed into DSP union_reg.
DSP Report: Generating DSP union_threshold_reg, operation Mode is: (A*B)'.
DSP Report: register union_threshold_reg is absorbed into DSP union_threshold_reg.
DSP Report: operator union_threshold0 is absorbed into DSP union_threshold_reg.
DSP Report: Generating DSP inter_reg, operation Mode is: (A2*B2)'.
DSP Report: register inter_h_reg is absorbed into DSP inter_reg.
DSP Report: register inter_w_reg is absorbed into DSP inter_reg.
DSP Report: register inter_reg is absorbed into DSP inter_reg.
DSP Report: operator inter0 is absorbed into DSP inter_reg.
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_sys_rst/rst_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut_postpro_FSM/next_state" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 98558 ; free virtual = 120328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|exponent       | C+1                         | -      | -      | 48     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|exponent       | (C or 0)+(0 or A:B)+CarryIn | 30     | 18     | 48     | -      | 3      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | (A''*B)'                    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|exponent       | (C'-A:B)'                   | 30     | 18     | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|exponent       | (C+A:B)'                    | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | C+1                         | -      | -      | 48     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|exponent       | (C or 0)+(0 or A:B)+CarryIn | 30     | 18     | 48     | -      | 3      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | (A''*B)'                    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|exponent       | (C'-A:B)'                   | 30     | 18     | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|exponent       | (C+A:B)'                    | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|yolo_layer_top | (A*B)'                      | 16     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|yolo_layer_top | (A*B)'                      | 16     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|exponent       | C+1                         | -      | -      | 48     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|exponent       | (C or 0)+(0 or A:B)+CarryIn | 30     | 18     | 48     | -      | 3      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | (A''*B)'                    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|exponent       | (C'-A:B)'                   | 30     | 18     | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|exponent       | (C+A:B)'                    | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | C+1                         | -      | -      | 48     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|exponent       | (C or 0)+(0 or A:B)+CarryIn | 30     | 18     | 48     | -      | 3      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|exponent       | (A''*B)'                    | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|exponent       | (C'-A:B)'                   | 30     | 18     | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|exponent       | (C+A:B)'                    | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|yolo_layer_top | (A*B)'                      | 16     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|yolo_layer_top | (A*B)'                      | 16     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|decode_unit    | (A*B'')'                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A2:B2)'                 | 30     | 18     | 48     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | A*B2                        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | A2*B''                      | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (PCIN>>17)+A''*B2           | 16     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|sigmoid        | (C'+A:B)'                   | 30     | 18     | 48     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|sigmoid        | (0 or C)-(A:0x0):B          | 30     | 16     | 13     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (PCIN+(A*B)')'              | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|box_iou        | (C'-(A2*B2)')'              | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|box_iou        | (A*B)'                      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|box_iou        | (A2*B2)'                    | 16     | 16     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 1    | 0    | 
+---------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |decode_unit__xdcDup__1__GB0 |           1|      2581|
|2     |decode_unit__xdcDup__1__GB1 |           1|      1465|
|3     |decode_unit__xdcDup__1__GB2 |           1|      1363|
|4     |decode_unit__GB0            |           1|      2581|
|5     |decode_unit__GB1            |           1|      1465|
|6     |decode_unit__GB2            |           1|      1363|
|7     |read_cache_decode_pos__GC0  |           1|       748|
|8     |position_resolution__GC0    |           1|      3014|
|9     |NMS__GB0                    |           1|     34094|
|10    |NMS__GB1                    |           1|      5524|
|11    |NMS__GB2                    |           1|      7235|
|12    |NMS__GB3                    |           1|      8676|
|13    |NMS__GB4                    |           1|     10122|
|14    |NMS__GB5                    |           1|     14792|
|15    |NMS__GB6                    |           1|      5524|
|16    |NMS__GB7                    |           1|     20981|
|17    |yolo_layer_top__GC0         |           1|      1648|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uut_clk_gen/clk_out1' to pin 'uut_clk_gen/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'diff_clock_rtl_clk_p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2208.766 ; gain = 845.273 ; free physical = 98317 ; free virtual = 120119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2264.781 ; gain = 901.289 ; free physical = 98247 ; free virtual = 120051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |decode_unit__xdcDup__1__GB0 |           1|      2581|
|2     |decode_unit__xdcDup__1__GB1 |           1|      1465|
|3     |decode_unit__xdcDup__1__GB2 |           1|      1287|
|4     |decode_unit__GB0            |           1|      2581|
|5     |decode_unit__GB1            |           1|      1465|
|6     |decode_unit__GB2            |           1|      1287|
|7     |read_cache_decode_pos__GC0  |           1|       748|
|8     |NMS__GB0                    |           1|      9004|
|9     |NMS__GB1                    |           1|      5480|
|10    |NMS__GB2                    |           1|      7190|
|11    |NMS__GB3                    |           1|      8622|
|12    |NMS__GB4                    |           1|     10059|
|13    |NMS__GB5                    |           1|     14659|
|14    |NMS__GB6                    |           1|      5480|
|15    |NMS__GB7                    |           1|     20700|
|16    |yolo_layer_top_GT0          |           1|      3936|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 2284.715 ; gain = 921.223 ; free physical = 97432 ; free virtual = 119242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |decode_unit__xdcDup__1__GB0 |           1|      3730|
|2     |decode_unit__xdcDup__1__GB1 |           1|      2048|
|3     |decode_unit__xdcDup__1__GB2 |           1|      1532|
|4     |decode_unit__GB0            |           1|      3730|
|5     |decode_unit__GB1            |           1|      2048|
|6     |decode_unit__GB2            |           1|      1532|
|7     |read_cache_decode_pos__GC0  |           1|       332|
|8     |NMS__GB0                    |           1|      4762|
|9     |NMS__GB1                    |           1|      3044|
|10    |NMS__GB2                    |           1|      3805|
|11    |NMS__GB3                    |           1|      4566|
|12    |NMS__GB4                    |           1|      5327|
|13    |NMS__GB5                    |           1|      7687|
|14    |NMS__GB6                    |           1|      3044|
|15    |NMS__GB7                    |           1|      7128|
|16    |yolo_layer_top_GT0          |           1|      4857|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net rst is driving 978 big block pins (URAM, BRAM and DSP loads). Created 98 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97386 ; free virtual = 119234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97386 ; free virtual = 119235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97385 ; free virtual = 119232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97385 ; free virtual = 119233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97381 ; free virtual = 119229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97381 ; free virtual = 119228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_layer_top | uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_w/idata_vaild_d6_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|yolo_layer_top | uut_position_resolution/uut_rc_decode_pos/uut_decode_unit2/uut_exponent_w/idata_vaild_d6_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |FIFO_W96_D512 |         2|
|3     |bram32_512    |        21|
|4     |div_gen       |         2|
|5     |ExpROM        |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ExpROM           |     1|
|2     |ExpROM__4        |     1|
|3     |ExpROM__5        |     1|
|4     |ExpROM__6        |     1|
|5     |FIFO_W96_D512    |     1|
|6     |FIFO_W96_D512__2 |     1|
|7     |bram32_512       |     1|
|8     |bram32_512__21   |     1|
|9     |bram32_512__22   |     1|
|10    |bram32_512__23   |     1|
|11    |bram32_512__24   |     1|
|12    |bram32_512__25   |     1|
|13    |bram32_512__26   |     1|
|14    |bram32_512__27   |     1|
|15    |bram32_512__28   |     1|
|16    |bram32_512__29   |     1|
|17    |bram32_512__30   |     1|
|18    |bram32_512__31   |     1|
|19    |bram32_512__32   |     1|
|20    |bram32_512__33   |     1|
|21    |bram32_512__34   |     1|
|22    |bram32_512__35   |     1|
|23    |bram32_512__36   |     1|
|24    |bram32_512__37   |     1|
|25    |bram32_512__38   |     1|
|26    |bram32_512__39   |     1|
|27    |bram32_512__40   |     1|
|28    |clk_wiz_0        |     1|
|29    |div_gen          |     1|
|30    |div_gen__2       |     1|
|31    |CARRY4           |  4725|
|32    |DSP48E1          |    48|
|33    |DSP48E1_1        |    24|
|34    |DSP48E1_13       |   144|
|35    |DSP48E1_15       |    16|
|36    |DSP48E1_16       |     4|
|37    |DSP48E1_17       |    52|
|38    |DSP48E1_19       |    48|
|39    |DSP48E1_2        |    24|
|40    |DSP48E1_3        |    24|
|41    |DSP48E1_4        |    28|
|42    |DSP48E1_5        |    24|
|43    |DSP48E1_6        |     2|
|44    |DSP48E1_8        |     4|
|45    |DSP48E1_9        |     8|
|46    |LUT1             |   574|
|47    |LUT2             | 13329|
|48    |LUT3             |  4364|
|49    |LUT4             |  6666|
|50    |LUT5             |  5246|
|51    |LUT6             |  2840|
|52    |SRL16E           |     2|
|53    |FDRE             | 20952|
|54    |FDSE             |    37|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              | 60169|
|2     |  uut_NMS                              |NMS                           | 39060|
|3     |    \gen_pe_unit_LOOP[0].uut_pe_unit   |sp_pe_unit                    |   968|
|4     |      uut_box_iou                      |box_iou_264                   |   442|
|5     |      uut_delay_shiftcache_box_cls     |delay_data_265                |    86|
|6     |      uut_delay_shiftcache_box_cls_c   |delay_data_266                |    97|
|7     |      uut_delay_vaild                  |delay_vaild_267               |     7|
|8     |    \gen_pe_unit_LOOP[10].uut_pe_unit  |sp_pe_unit_24                 |   750|
|9     |      uut_box_iou                      |box_iou_260                   |   412|
|10    |      uut_delay_shiftcache_box_cls     |delay_data_261                |    86|
|11    |      uut_delay_shiftcache_box_cls_c   |delay_data_262                |    97|
|12    |      uut_delay_vaild                  |delay_vaild_263               |     7|
|13    |    \gen_pe_unit_LOOP[11].uut_pe_unit  |sp_pe_unit_25                 |   750|
|14    |      uut_box_iou                      |box_iou_256                   |   412|
|15    |      uut_delay_shiftcache_box_cls     |delay_data_257                |    86|
|16    |      uut_delay_shiftcache_box_cls_c   |delay_data_258                |    97|
|17    |      uut_delay_vaild                  |delay_vaild_259               |     7|
|18    |    \gen_pe_unit_LOOP[12].uut_pe_unit  |sp_pe_unit_26                 |   750|
|19    |      uut_box_iou                      |box_iou_252                   |   412|
|20    |      uut_delay_shiftcache_box_cls     |delay_data_253                |    86|
|21    |      uut_delay_shiftcache_box_cls_c   |delay_data_254                |    97|
|22    |      uut_delay_vaild                  |delay_vaild_255               |     7|
|23    |    \gen_pe_unit_LOOP[13].uut_pe_unit  |sp_pe_unit_27                 |   751|
|24    |      uut_box_iou                      |box_iou_248                   |   412|
|25    |      uut_delay_shiftcache_box_cls     |delay_data_249                |    86|
|26    |      uut_delay_shiftcache_box_cls_c   |delay_data_250                |    97|
|27    |      uut_delay_vaild                  |delay_vaild_251               |     7|
|28    |    \gen_pe_unit_LOOP[14].uut_pe_unit  |sp_pe_unit_28                 |   750|
|29    |      uut_box_iou                      |box_iou_244                   |   412|
|30    |      uut_delay_shiftcache_box_cls     |delay_data_245                |    86|
|31    |      uut_delay_shiftcache_box_cls_c   |delay_data_246                |    97|
|32    |      uut_delay_vaild                  |delay_vaild_247               |     7|
|33    |    \gen_pe_unit_LOOP[15].uut_pe_unit  |sp_pe_unit_29                 |   750|
|34    |      uut_box_iou                      |box_iou_240                   |   412|
|35    |      uut_delay_shiftcache_box_cls     |delay_data_241                |    86|
|36    |      uut_delay_shiftcache_box_cls_c   |delay_data_242                |    97|
|37    |      uut_delay_vaild                  |delay_vaild_243               |     7|
|38    |    \gen_pe_unit_LOOP[16].uut_pe_unit  |sp_pe_unit_30                 |   750|
|39    |      uut_box_iou                      |box_iou_236                   |   412|
|40    |      uut_delay_shiftcache_box_cls     |delay_data_237                |    86|
|41    |      uut_delay_shiftcache_box_cls_c   |delay_data_238                |    97|
|42    |      uut_delay_vaild                  |delay_vaild_239               |     7|
|43    |    \gen_pe_unit_LOOP[17].uut_pe_unit  |sp_pe_unit_31                 |   750|
|44    |      uut_box_iou                      |box_iou_232                   |   412|
|45    |      uut_delay_shiftcache_box_cls     |delay_data_233                |    86|
|46    |      uut_delay_shiftcache_box_cls_c   |delay_data_234                |    97|
|47    |      uut_delay_vaild                  |delay_vaild_235               |     7|
|48    |    \gen_pe_unit_LOOP[18].uut_pe_unit  |sp_pe_unit_32                 |   750|
|49    |      uut_box_iou                      |box_iou_228                   |   412|
|50    |      uut_delay_shiftcache_box_cls     |delay_data_229                |    86|
|51    |      uut_delay_shiftcache_box_cls_c   |delay_data_230                |    97|
|52    |      uut_delay_vaild                  |delay_vaild_231               |     7|
|53    |    \gen_pe_unit_LOOP[19].uut_pe_unit  |sp_pe_unit_33                 |   750|
|54    |      uut_box_iou                      |box_iou_224                   |   412|
|55    |      uut_delay_shiftcache_box_cls     |delay_data_225                |    86|
|56    |      uut_delay_shiftcache_box_cls_c   |delay_data_226                |    97|
|57    |      uut_delay_vaild                  |delay_vaild_227               |     7|
|58    |    \gen_pe_unit_LOOP[1].uut_pe_unit   |sp_pe_unit_34                 |   751|
|59    |      uut_box_iou                      |box_iou_220                   |   418|
|60    |      uut_delay_shiftcache_box_cls     |delay_data_221                |    86|
|61    |      uut_delay_shiftcache_box_cls_c   |delay_data_222                |    98|
|62    |      uut_delay_vaild                  |delay_vaild_223               |     6|
|63    |    \gen_pe_unit_LOOP[20].uut_pe_unit  |sp_pe_unit_35                 |   751|
|64    |      uut_box_iou                      |box_iou_216                   |   412|
|65    |      uut_delay_shiftcache_box_cls     |delay_data_217                |    86|
|66    |      uut_delay_shiftcache_box_cls_c   |delay_data_218                |    97|
|67    |      uut_delay_vaild                  |delay_vaild_219               |     7|
|68    |    \gen_pe_unit_LOOP[21].uut_pe_unit  |sp_pe_unit_36                 |   751|
|69    |      uut_box_iou                      |box_iou_212                   |   412|
|70    |      uut_delay_shiftcache_box_cls     |delay_data_213                |    86|
|71    |      uut_delay_shiftcache_box_cls_c   |delay_data_214                |    97|
|72    |      uut_delay_vaild                  |delay_vaild_215               |     7|
|73    |    \gen_pe_unit_LOOP[22].uut_pe_unit  |sp_pe_unit_37                 |   760|
|74    |      uut_box_iou                      |box_iou_208                   |   460|
|75    |      uut_delay_shiftcache_box_cls     |delay_data_209                |    86|
|76    |      uut_delay_shiftcache_box_cls_c   |delay_data_210                |    97|
|77    |      uut_delay_vaild                  |delay_vaild_211               |     7|
|78    |    \gen_pe_unit_LOOP[23].uut_pe_unit  |sp_pe_unit_38                 |   760|
|79    |      uut_box_iou                      |box_iou_204                   |   460|
|80    |      uut_delay_shiftcache_box_cls     |delay_data_205                |    86|
|81    |      uut_delay_shiftcache_box_cls_c   |delay_data_206                |    97|
|82    |      uut_delay_vaild                  |delay_vaild_207               |     7|
|83    |    \gen_pe_unit_LOOP[24].uut_pe_unit  |sp_pe_unit_39                 |   760|
|84    |      uut_box_iou                      |box_iou_200                   |   460|
|85    |      uut_delay_shiftcache_box_cls     |delay_data_201                |    86|
|86    |      uut_delay_shiftcache_box_cls_c   |delay_data_202                |    97|
|87    |      uut_delay_vaild                  |delay_vaild_203               |     7|
|88    |    \gen_pe_unit_LOOP[25].uut_pe_unit  |sp_pe_unit_40                 |   760|
|89    |      uut_box_iou                      |box_iou_196                   |   460|
|90    |      uut_delay_shiftcache_box_cls     |delay_data_197                |    86|
|91    |      uut_delay_shiftcache_box_cls_c   |delay_data_198                |    97|
|92    |      uut_delay_vaild                  |delay_vaild_199               |     7|
|93    |    \gen_pe_unit_LOOP[26].uut_pe_unit  |sp_pe_unit_41                 |   750|
|94    |      uut_box_iou                      |box_iou_192                   |   412|
|95    |      uut_delay_shiftcache_box_cls     |delay_data_193                |    86|
|96    |      uut_delay_shiftcache_box_cls_c   |delay_data_194                |    97|
|97    |      uut_delay_vaild                  |delay_vaild_195               |     7|
|98    |    \gen_pe_unit_LOOP[27].uut_pe_unit  |sp_pe_unit_42                 |   750|
|99    |      uut_box_iou                      |box_iou_188                   |   418|
|100   |      uut_delay_shiftcache_box_cls     |delay_data_189                |    86|
|101   |      uut_delay_shiftcache_box_cls_c   |delay_data_190                |    97|
|102   |      uut_delay_vaild                  |delay_vaild_191               |     7|
|103   |    \gen_pe_unit_LOOP[28].uut_pe_unit  |sp_pe_unit_43                 |   751|
|104   |      uut_box_iou                      |box_iou_184                   |   418|
|105   |      uut_delay_shiftcache_box_cls     |delay_data_185                |    86|
|106   |      uut_delay_shiftcache_box_cls_c   |delay_data_186                |    97|
|107   |      uut_delay_vaild                  |delay_vaild_187               |     7|
|108   |    \gen_pe_unit_LOOP[29].uut_pe_unit  |sp_pe_unit_44                 |   751|
|109   |      uut_box_iou                      |box_iou_180                   |   418|
|110   |      uut_delay_shiftcache_box_cls     |delay_data_181                |    86|
|111   |      uut_delay_shiftcache_box_cls_c   |delay_data_182                |    97|
|112   |      uut_delay_vaild                  |delay_vaild_183               |     7|
|113   |    \gen_pe_unit_LOOP[2].uut_pe_unit   |sp_pe_unit_45                 |   760|
|114   |      uut_box_iou                      |box_iou_176                   |   460|
|115   |      uut_delay_shiftcache_box_cls     |delay_data_177                |    86|
|116   |      uut_delay_shiftcache_box_cls_c   |delay_data_178                |    97|
|117   |      uut_delay_vaild                  |delay_vaild_179               |     7|
|118   |    \gen_pe_unit_LOOP[30].uut_pe_unit  |sp_pe_unit_46                 |   760|
|119   |      uut_box_iou                      |box_iou_172                   |   428|
|120   |      uut_delay_shiftcache_box_cls     |delay_data_173                |    86|
|121   |      uut_delay_shiftcache_box_cls_c   |delay_data_174                |    97|
|122   |      uut_delay_vaild                  |delay_vaild_175               |     7|
|123   |    \gen_pe_unit_LOOP[31].uut_pe_unit  |sp_pe_unit_47                 |   750|
|124   |      uut_box_iou                      |box_iou_168                   |   418|
|125   |      uut_delay_shiftcache_box_cls     |delay_data_169                |    86|
|126   |      uut_delay_shiftcache_box_cls_c   |delay_data_170                |    98|
|127   |      uut_delay_vaild                  |delay_vaild_171               |     6|
|128   |    \gen_pe_unit_LOOP[32].uut_pe_unit  |sp_pe_unit_48                 |   750|
|129   |      uut_box_iou                      |box_iou_164                   |   418|
|130   |      uut_delay_shiftcache_box_cls     |delay_data_165                |    86|
|131   |      uut_delay_shiftcache_box_cls_c   |delay_data_166                |    98|
|132   |      uut_delay_vaild                  |delay_vaild_167               |     6|
|133   |    \gen_pe_unit_LOOP[33].uut_pe_unit  |sp_pe_unit_49                 |   750|
|134   |      uut_box_iou                      |box_iou_160                   |   412|
|135   |      uut_delay_shiftcache_box_cls     |delay_data_161                |    86|
|136   |      uut_delay_shiftcache_box_cls_c   |delay_data_162                |    97|
|137   |      uut_delay_vaild                  |delay_vaild_163               |     7|
|138   |    \gen_pe_unit_LOOP[34].uut_pe_unit  |sp_pe_unit_50                 |   750|
|139   |      uut_box_iou                      |box_iou_156                   |   418|
|140   |      uut_delay_shiftcache_box_cls     |delay_data_157                |    86|
|141   |      uut_delay_shiftcache_box_cls_c   |delay_data_158                |    98|
|142   |      uut_delay_vaild                  |delay_vaild_159               |     6|
|143   |    \gen_pe_unit_LOOP[35].uut_pe_unit  |sp_pe_unit_51                 |   750|
|144   |      uut_box_iou                      |box_iou_152                   |   418|
|145   |      uut_delay_shiftcache_box_cls     |delay_data_153                |    86|
|146   |      uut_delay_shiftcache_box_cls_c   |delay_data_154                |    98|
|147   |      uut_delay_vaild                  |delay_vaild_155               |     6|
|148   |    \gen_pe_unit_LOOP[36].uut_pe_unit  |sp_pe_unit_52                 |   761|
|149   |      uut_box_iou                      |box_iou_148                   |   460|
|150   |      uut_delay_shiftcache_box_cls     |delay_data_149                |    86|
|151   |      uut_delay_shiftcache_box_cls_c   |delay_data_150                |    97|
|152   |      uut_delay_vaild                  |delay_vaild_151               |     7|
|153   |    \gen_pe_unit_LOOP[37].uut_pe_unit  |sp_pe_unit_53                 |   751|
|154   |      uut_box_iou                      |box_iou_144                   |   412|
|155   |      uut_delay_shiftcache_box_cls     |delay_data_145                |    86|
|156   |      uut_delay_shiftcache_box_cls_c   |delay_data_146                |    97|
|157   |      uut_delay_vaild                  |delay_vaild_147               |     7|
|158   |    \gen_pe_unit_LOOP[38].uut_pe_unit  |sp_pe_unit_54                 |   750|
|159   |      uut_box_iou                      |box_iou_140                   |   412|
|160   |      uut_delay_shiftcache_box_cls     |delay_data_141                |    86|
|161   |      uut_delay_shiftcache_box_cls_c   |delay_data_142                |    97|
|162   |      uut_delay_vaild                  |delay_vaild_143               |     7|
|163   |    \gen_pe_unit_LOOP[39].uut_pe_unit  |sp_pe_unit_55                 |   750|
|164   |      uut_box_iou                      |box_iou_136                   |   412|
|165   |      uut_delay_shiftcache_box_cls     |delay_data_137                |    86|
|166   |      uut_delay_shiftcache_box_cls_c   |delay_data_138                |    97|
|167   |      uut_delay_vaild                  |delay_vaild_139               |     7|
|168   |    \gen_pe_unit_LOOP[3].uut_pe_unit   |sp_pe_unit_56                 |   760|
|169   |      uut_box_iou                      |box_iou_132                   |   460|
|170   |      uut_delay_shiftcache_box_cls     |delay_data_133                |    86|
|171   |      uut_delay_shiftcache_box_cls_c   |delay_data_134                |    97|
|172   |      uut_delay_vaild                  |delay_vaild_135               |     7|
|173   |    \gen_pe_unit_LOOP[40].uut_pe_unit  |sp_pe_unit_57                 |   750|
|174   |      uut_box_iou                      |box_iou_128                   |   412|
|175   |      uut_delay_shiftcache_box_cls     |delay_data_129                |    86|
|176   |      uut_delay_shiftcache_box_cls_c   |delay_data_130                |    97|
|177   |      uut_delay_vaild                  |delay_vaild_131               |     7|
|178   |    \gen_pe_unit_LOOP[41].uut_pe_unit  |sp_pe_unit_58                 |   750|
|179   |      uut_box_iou                      |box_iou_124                   |   412|
|180   |      uut_delay_shiftcache_box_cls     |delay_data_125                |    86|
|181   |      uut_delay_shiftcache_box_cls_c   |delay_data_126                |    97|
|182   |      uut_delay_vaild                  |delay_vaild_127               |     7|
|183   |    \gen_pe_unit_LOOP[42].uut_pe_unit  |sp_pe_unit_59                 |   751|
|184   |      uut_box_iou                      |box_iou_120                   |   418|
|185   |      uut_delay_shiftcache_box_cls     |delay_data_121                |    86|
|186   |      uut_delay_shiftcache_box_cls_c   |delay_data_122                |    98|
|187   |      uut_delay_vaild                  |delay_vaild_123               |     6|
|188   |    \gen_pe_unit_LOOP[43].uut_pe_unit  |sp_pe_unit_60                 |   751|
|189   |      uut_box_iou                      |box_iou_116                   |   418|
|190   |      uut_delay_shiftcache_box_cls     |delay_data_117                |    86|
|191   |      uut_delay_shiftcache_box_cls_c   |delay_data_118                |    98|
|192   |      uut_delay_vaild                  |delay_vaild_119               |     6|
|193   |    \gen_pe_unit_LOOP[44].uut_pe_unit  |sp_pe_unit_61                 |   752|
|194   |      uut_box_iou                      |box_iou_112                   |   418|
|195   |      uut_delay_shiftcache_box_cls     |delay_data_113                |    86|
|196   |      uut_delay_shiftcache_box_cls_c   |delay_data_114                |    98|
|197   |      uut_delay_vaild                  |delay_vaild_115               |     6|
|198   |    \gen_pe_unit_LOOP[45].uut_pe_unit  |sp_pe_unit_62                 |   752|
|199   |      uut_box_iou                      |box_iou_108                   |   418|
|200   |      uut_delay_shiftcache_box_cls     |delay_data_109                |    86|
|201   |      uut_delay_shiftcache_box_cls_c   |delay_data_110                |    98|
|202   |      uut_delay_vaild                  |delay_vaild_111               |     6|
|203   |    \gen_pe_unit_LOOP[46].uut_pe_unit  |sp_pe_unit_63                 |   750|
|204   |      uut_box_iou                      |box_iou_104                   |   412|
|205   |      uut_delay_shiftcache_box_cls     |delay_data_105                |    86|
|206   |      uut_delay_shiftcache_box_cls_c   |delay_data_106                |    97|
|207   |      uut_delay_vaild                  |delay_vaild_107               |     7|
|208   |    \gen_pe_unit_LOOP[47].uut_pe_unit  |sp_pe_unit_64                 |   750|
|209   |      uut_box_iou                      |box_iou_100                   |   412|
|210   |      uut_delay_shiftcache_box_cls     |delay_data_101                |    86|
|211   |      uut_delay_shiftcache_box_cls_c   |delay_data_102                |    97|
|212   |      uut_delay_vaild                  |delay_vaild_103               |     7|
|213   |    \gen_pe_unit_LOOP[4].uut_pe_unit   |sp_pe_unit_65                 |   760|
|214   |      uut_box_iou                      |box_iou_96                    |   460|
|215   |      uut_delay_shiftcache_box_cls     |delay_data_97                 |    86|
|216   |      uut_delay_shiftcache_box_cls_c   |delay_data_98                 |    97|
|217   |      uut_delay_vaild                  |delay_vaild_99                |     7|
|218   |    \gen_pe_unit_LOOP[5].uut_pe_unit   |sp_pe_unit_66                 |   750|
|219   |      uut_box_iou                      |box_iou_92                    |   412|
|220   |      uut_delay_shiftcache_box_cls     |delay_data_93                 |    86|
|221   |      uut_delay_shiftcache_box_cls_c   |delay_data_94                 |    97|
|222   |      uut_delay_vaild                  |delay_vaild_95                |     7|
|223   |    \gen_pe_unit_LOOP[6].uut_pe_unit   |sp_pe_unit_67                 |   750|
|224   |      uut_box_iou                      |box_iou_88                    |   412|
|225   |      uut_delay_shiftcache_box_cls     |delay_data_89                 |    86|
|226   |      uut_delay_shiftcache_box_cls_c   |delay_data_90                 |    97|
|227   |      uut_delay_vaild                  |delay_vaild_91                |     7|
|228   |    \gen_pe_unit_LOOP[7].uut_pe_unit   |sp_pe_unit_68                 |   750|
|229   |      uut_box_iou                      |box_iou_84                    |   412|
|230   |      uut_delay_shiftcache_box_cls     |delay_data_85                 |    86|
|231   |      uut_delay_shiftcache_box_cls_c   |delay_data_86                 |    97|
|232   |      uut_delay_vaild                  |delay_vaild_87                |     7|
|233   |    \gen_pe_unit_LOOP[8].uut_pe_unit   |sp_pe_unit_69                 |   750|
|234   |      uut_box_iou                      |box_iou_80                    |   412|
|235   |      uut_delay_shiftcache_box_cls     |delay_data_81                 |    86|
|236   |      uut_delay_shiftcache_box_cls_c   |delay_data_82                 |    97|
|237   |      uut_delay_vaild                  |delay_vaild_83                |     7|
|238   |    \gen_pe_unit_LOOP[9].uut_pe_unit   |sp_pe_unit_70                 |   753|
|239   |      uut_box_iou                      |box_iou                       |   412|
|240   |      uut_delay_shiftcache_box_cls     |delay_data                    |    86|
|241   |      uut_delay_shiftcache_box_cls_c   |delay_data_79                 |    97|
|242   |      uut_delay_vaild                  |delay_vaild                   |     7|
|243   |    uut_output_buffer                  |output_buffer                 |  1776|
|244   |      uut_comp_tree1                   |comp_tree                     |   363|
|245   |      uut_comp_tree2                   |comp_tree_71                  |   363|
|246   |      uut_delay_shiftcache_coor1_h     |delay_data__parameterized0    |    64|
|247   |      uut_delay_shiftcache_coor1_w     |delay_data__parameterized0_72 |    64|
|248   |      uut_delay_shiftcache_coor1_x     |delay_data__parameterized0_73 |    52|
|249   |      uut_delay_shiftcache_coor1_y     |delay_data__parameterized0_74 |    52|
|250   |      uut_delay_shiftcache_coor2_h     |delay_data__parameterized0_75 |    64|
|251   |      uut_delay_shiftcache_coor2_w     |delay_data__parameterized0_76 |    64|
|252   |      uut_delay_shiftcache_coor2_x     |delay_data__parameterized0_77 |    52|
|253   |      uut_delay_shiftcache_coor2_y     |delay_data__parameterized0_78 |    52|
|254   |  uut_position_resolution              |position_resolution           | 18130|
|255   |    uut_box1_ram                       |buffer_pool__xdcDup__1        |   224|
|256   |    uut_box2_ram                       |buffer_pool__xdcDup__2        |  6287|
|257   |    uut_box3_ram                       |buffer_pool                   |  6418|
|258   |    uut_confidence_screen1             |confidence_screen             |   137|
|259   |      uut_c_sigmoid                    |sigmoid_23                    |    73|
|260   |    uut_confidence_screen2             |confidence_screen_0           |   121|
|261   |      uut_c_sigmoid                    |sigmoid_22                    |    73|
|262   |    uut_rc_decode_pos                  |read_cache_decode_pos         |  2895|
|263   |      uut_decode_unit1                 |decode_unit__xdcDup__1        |  1393|
|264   |        uut_exponent_h                 |exponent__xdcDup__2           |    65|
|265   |        uut_exponent_w                 |exponent__xdcDup__1           |    74|
|266   |        uut_sigmoid_cls1               |sigmoid_11                    |    56|
|267   |        uut_sigmoid_cls2               |sigmoid_12                    |    57|
|268   |        uut_sigmoid_cls3               |sigmoid_13                    |    57|
|269   |        uut_sigmoid_cls4               |sigmoid_14                    |    56|
|270   |        uut_sigmoid_cls5               |sigmoid_15                    |    56|
|271   |        uut_sigmoid_cls6               |sigmoid_16                    |    56|
|272   |        uut_sigmoid_cls7               |sigmoid_17                    |    56|
|273   |        uut_sigmoid_cls8               |sigmoid_18                    |    56|
|274   |        uut_sigmoid_cls9               |sigmoid_19                    |    56|
|275   |        uut_sigmoid_x                  |sigmoid_20                    |    81|
|276   |        uut_sigmoid_y                  |sigmoid_21                    |    76|
|277   |      uut_decode_unit2                 |decode_unit                   |  1388|
|278   |        uut_exponent_h                 |exponent                      |    65|
|279   |        uut_exponent_w                 |exponent__xdcDup__3           |    69|
|280   |        uut_sigmoid_cls1               |sigmoid                       |    56|
|281   |        uut_sigmoid_cls2               |sigmoid_1                     |    57|
|282   |        uut_sigmoid_cls3               |sigmoid_2                     |    57|
|283   |        uut_sigmoid_cls4               |sigmoid_3                     |    56|
|284   |        uut_sigmoid_cls5               |sigmoid_4                     |    56|
|285   |        uut_sigmoid_cls6               |sigmoid_5                     |    56|
|286   |        uut_sigmoid_cls7               |sigmoid_6                     |    56|
|287   |        uut_sigmoid_cls8               |sigmoid_7                     |    56|
|288   |        uut_sigmoid_cls9               |sigmoid_8                     |    56|
|289   |        uut_sigmoid_x                  |sigmoid_9                     |    81|
|290   |        uut_sigmoid_y                  |sigmoid_10                    |    76|
|291   |    uut_write_cache_pool               |write_cache_pool              |  2048|
|292   |  uut_postpro_FSM                      |postpro_FSM                   |  1025|
|293   |  uut_requant                          |requant                       |  1580|
|294   |  uut_sys_rst                          |sys_rst                       |   371|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2339.965 ; gain = 976.473 ; free physical = 97381 ; free virtual = 119228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2343.875 ; gain = 292.859 ; free physical = 101065 ; free virtual = 122912
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:21 . Memory (MB): peak = 2343.875 ; gain = 980.383 ; free physical = 101073 ; free virtual = 122912
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.875 ; gain = 0.000 ; free physical = 100969 ; free virtual = 122808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 2343.875 ; gain = 988.387 ; free physical = 101154 ; free virtual = 122993
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.875 ; gain = 0.000 ; free physical = 101154 ; free virtual = 122993
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/synth_3/yolo_layer_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2355.973 ; gain = 12.098 ; free physical = 101143 ; free virtual = 122992
INFO: [runtcl-4] Executing : report_utilization -file yolo_layer_top_utilization_synth.rpt -pb yolo_layer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 11:35:06 2023...
