# 1-bit ADD circuit (x1 = x2 + x3, sum only) using MS-FFs
# Inputs: D = switch_0 (5), CLK = clock (7)
# Registers: x2 (Q in RAM[16]), x3 (Q in RAM[26]), x1 (Q in RAM[36])
# Intermediates: x2 MS-FF RAM[17–25], x3 MS-FF RAM[27–35], x1 MS-FF RAM[37–45]
# XOR for sum: RAM[46–49]
# Tape outputs: x2 (RAM[16]), x3 (RAM[26]), x1 (RAM[36]) each cycle

# x2 MS-FF (D = switch_0 when control=0, else holds)
# 0: ~D = NAND(D, D)
0000000000000001 # Chip 1 (NAND)
0000000000010001 # RAM[17]
0000000000000101 # Input A: switch_0
0000000000000101 # Input B: switch_0
# 1: S = NAND(D, CLK)
0000000000000001 # Chip 1
0000000000010010 # RAM[18]
0000000000000101 # Input A: switch_0
0000000000000111 # Input B: clock
# 2: R = NAND(~D, CLK)
0000000000000001 # Chip 1
0000000000010011 # RAM[19]
0000000000010001 # Input A: RAM[17]
0000000000000111 # Input B: clock
# 3: Q_m = NAND(S, Q_m')
0000000000000001 # Chip 1
0000000000010100 # RAM[20]
0000000000010010 # Input A: RAM[18]
0000000000010101 # Input B: RAM[21]
# 4: Q_m' = NAND(R, Q_m)
0000000000000001 # Chip 1
0000000000010101 # RAM[21]
0000000000010011 # Input A: RAM[19]
0000000000010100 # Input B: RAM[20]
# 5: ~CLK = NAND(CLK, CLK)
0000000000000001 # Chip 1
0000000000010110 # RAM[22]
0000000000000111 # Input A: clock
0000000000000111 # Input B: clock
# 6: S_s = NAND(Q_m, ~CLK)
0000000000000001 # Chip 1
0000000000010111 # RAM[23]
0000000000010100 # Input A: RAM[20]
0000000000010110 # Input B: RAM[22]
# 7: R_s = NAND(Q_m', ~CLK)
0000000000000001 # Chip 1
0000000000011000 # RAM[24]
0000000000010101 # Input A: RAM[21]
0000000000010110 # Input B: RAM[22]
# 8: Q (x2) = NAND(S_s, Q')
0000000000000001 # Chip 1
0000000000010000 # RAM[16]
0000000000010111 # Input A: RAM[23]
0000000000011001 # Input B: RAM[25]
# 9: Q' = NAND(R_s, Q)
0000000000000001 # Chip 1
0000000000011001 # RAM[25]
0000000000011000 # Input A: RAM[24]
0000000000010000 # Input B: RAM[16]

# x3 MS-FF (D = switch_0 when control=1, else holds)
# 10–19: Same as 0–9, offset RAM by 10
0000000000000001 # Chip 1
0000000000011011 # RAM[27]
0000000000000101 # Input A: switch_0
0000000000000101 # Input B: switch_0
0000000000000001 # Chip 1
0000000000011100 # RAM[28]
0000000000000101 # Input A: switch_0
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000011101 # RAM[29]
0000000000011011 # Input A: RAM[27]
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000011110 # RAM[30]
0000000000011100 # Input A: RAM[28]
0000000000011111 # Input B: RAM[31]
0000000000000001 # Chip 1
0000000000011111 # RAM[31]
0000000000011101 # Input A: RAM[29]
0000000000011110 # Input B: RAM[30]
0000000000000001 # Chip 1
0000000000100000 # RAM[32]
0000000000000111 # Input A: clock
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000100001 # RAM[33]
0000000000011110 # Input A: RAM[30]
0000000000100000 # Input B: RAM[32]
0000000000000001 # Chip 1
0000000000100010 # RAM[34]
0000000000011111 # Input A: RAM[31]
0000000000100000 # Input B: RAM[32]
0000000000000001 # Chip 1
0000000000011010 # RAM[26]
0000000000100001 # Input A: RAM[33]
0000000000100011 # Input B: RAM[35]
0000000000000001 # Chip 1
0000000000100011 # RAM[35]
0000000000100010 # Input A: RAM[34]
0000000000011010 # Input B: RAM[26]

# XOR for sum (x2 XOR x3)
# 20: x2' = NAND(x2, x2)
0000000000000001 # Chip 1
0000000000101100 # RAM[44]
0000000000010000 # Input A: RAM[16] (x2)
0000000000010000 # Input B: RAM[16]
# 21: x3' = NAND(x3, x3)
0000000000000001 # Chip 1
0000000000101101 # RAM[45]
0000000000011010 # Input A: RAM[26] (x3)
0000000000011010 # Input B: RAM[26]
# 22: A = NAND(x2, x3')
0000000000000001 # Chip 1
0000000000101110 # RAM[46]
0000000000010000 # Input A: RAM[16]
0000000000101101 # Input B: RAM[45]
# 23: B = NAND(x2', x3)
0000000000000001 # Chip 1
0000000000101111 # RAM[47]
0000000000101100 # Input A: RAM[44]
0000000000011010 # Input B: RAM[26]
# 24: sum = NAND(A, B)
0000000000000001 # Chip 1
0000000000110000 # RAM[48]
0000000000101110 # Input A: RAM[46]
0000000000101111 # Input B: RAM[47]

# x1 MS-FF (D = sum)
# 25–34: Same as 0–9, D = sum (RAM[48]), Q in RAM[36]
0000000000000001 # Chip 1
0000000000100101 # RAM[37]
0000000000110000 # Input A: RAM[48] (sum)
0000000000110000 # Input B: RAM[48]
0000000000000001 # Chip 1
0000000000100110 # RAM[38]
0000000000110000 # Input A: RAM[48]
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000100111 # RAM[39]
0000000000100101 # Input A: RAM[37]
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000101000 # RAM[40]
0000000000100110 # Input A: RAM[38]
0000000000101001 # Input B: RAM[41]
0000000000000001 # Chip 1
0000000000101001 # RAM[41]
0000000000100111 # Input A: RAM[39]
0000000000101000 # Input B: RAM[40]
0000000000000001 # Chip 1
0000000000101010 # RAM[42]
0000000000000111 # Input A: clock
0000000000000111 # Input B: clock
0000000000000001 # Chip 1
0000000000101011 # RAM[43]
0000000000101000 # Input A: RAM[40]
0000000000101010 # Input B: RAM[42]
0000000000000001 # Chip 1
0000000000101100 # RAM[44]
0000000000101001 # Input A: RAM[41]
0000000000101010 # Input B: RAM[42]
0000000000000001 # Chip 1
0000000000100100 # RAM[36]
0000000000101011 # Input A: RAM[43]
0000000000101101 # Input B: RAM[45]
0000000000000001 # Chip 1
0000000000101101 # RAM[45]
0000000000101100 # Input A: RAM[44]
0000000000100100 # Input B: RAM[36]

# Tape outputs
# 35: Output x2 (RAM[16])
0000000000000000 # Chip 0
0000000000000000 # RAM[0] (cli_tape.txt)
0000000000010000 # Input A: RAM[16]
0000000000000010 # Input B: blank (2)
# 36: Output x3 (RAM[26])
0000000000000000 # Chip 0
0000000000000000 # RAM[0]
0000000000011010 # Input A: RAM[26]
0000000000000010 # Input B: blank
# 37: Output x1 (RAM[36])
0000000000000000 # Chip 0
0000000000000000 # RAM[0]
0000000000100100 # Input A: RAM[36]
0000000000000010 # Input B: blank
