//Verilog HDL for "ESE5700", "my_inv" "functional"


module my_inv ( );

endmodule
