Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Mon Jul 14 15:09:42 2025
| Host             : unlabblackbox running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file lab03_vivado_bd_wrapper_power_routed.rpt -pb lab03_vivado_bd_wrapper_power_summary_routed.pb -rpx lab03_vivado_bd_wrapper_power_routed.rpx
| Design           : lab03_vivado_bd_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.158        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.010        |
| Device Static (W)        | 1.148        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        4 |       --- |             --- |
| CLB Logic                |     0.001 |     3320 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      963 |    425280 |            0.23 |
|   LUT as Distributed RAM |    <0.001 |       20 |    213600 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       67 |    213600 |            0.03 |
|   Register               |    <0.001 |     1779 |    850560 |            0.21 |
|   CARRY8                 |    <0.001 |       16 |     53160 |            0.03 |
|   Others                 |     0.000 |      216 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        3 |    425280 |           <0.01 |
| Signals                  |    <0.001 |     2450 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |      1080 |            0.05 |
| PS8                      |     1.050 |        1 |       --- |             --- |
| Static Power             |     1.148 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     1.148 |          |           |                 |
| Total                    |     2.208 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.286 |       0.012 |      0.274 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.281 |       0.000 |      0.281 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCCINT_AMS |       0.850 |     0.023 |       0.000 |      0.023 |       NA    | Unspecified | NA         |
| DACAVCC    |       0.925 |     0.009 |       0.000 |      0.009 |       NA    | Unspecified | NA         |
| DACAVCCAUX |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT    |       2.500 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC    |       0.925 |     0.111 |       0.000 |      0.111 |       NA    | Unspecified | NA         |
| ADCAVCCAUX |       1.800 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC   |       0.850 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | lab03_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                   |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK |            50.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| lab03_vivado_bd_wrapper  |     1.060 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   lab03_vivado_bd_i      |     1.057 |
|     system_ila_0         |     0.007 |
|       inst               |     0.007 |
|     zynq_ultra_ps_e_0    |     1.050 |
|       inst               |     1.050 |
+--------------------------+-----------+


