// Seed: 1579412085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output supply0 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_10, id_11;
  assign id_2 = id_6;
  wire id_12;
  generate
    wire id_13, id_14;
  endgenerate
  assign id_11 = id_9;
endmodule
program module_1 #(
    parameter id_11 = 32'd97
) (
    id_1,
    id_2,
    id_3[(1) : id_11],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_7,
      id_10,
      id_5
  );
  input wire id_2;
  input wire id_1;
  uwire   id_12 = -1;
  supply1 id_13 = -1;
endprogram
