Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Divisore_restoring_testbench_isim_beh.exe" -prj "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Divisore_restoring_testbench_beh.prj" "work.Divisore_restoring_testbench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/half_adder.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/full_adder.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/ripple_carry_adder.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/mux2_1.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/edge_triggered_d_n.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/shifter_a_sinistra.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/serial_div_restoring.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/latch_d.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/add_sub.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/divisore_restoring.vhd" into library work
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Divisore_restoring_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98236 KB
Fuse CPU Usage: 1210 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity serial_div_restoring [serial_div_restoring_default]
Compiling architecture behavioral of entity contatore_modulo_2n [\contatore_modulo_2n(6)\]
Compiling architecture dataflow of entity mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(1)\]
Compiling architecture structural of entity boundary_scan_chain [\boundary_scan_chain(64)\]
Compiling architecture behavioral of entity latch_d [\latch_d(64)\]
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture structural of entity full_adder [full_adder_default]
Compiling architecture structural of entity ripple_carry_adder [\ripple_carry_adder(64)\]
Compiling architecture structural of entity add_sub [\add_sub(64)\]
Compiling architecture structural of entity divisore_restoring [\divisore_restoring(64)\]
Compiling architecture behavior of entity divisore_restoring_testbench
Time Resolution for simulation is 1ps.
Compiled 27 VHDL Units
Built simulation executable /media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Divisore_restoring_testbench_isim_beh.exe
Fuse Memory Usage: 115316 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 190 ms
