Protel Design System Design Rule Check
PCB File : D:\OneDrive - The University Of Newcastle\UniversityOfNewcastle\PhD\BullCooler\BullCoolerShield.PcbDoc
Date     : 14/11/2020
Time     : 4:30:00 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=40mil) (Max=500mil) (Preferred=60mil) (InNetClass('HC4'))
Rule Violations :0

Processing Rule : Width Constraint (Min=30mil) (Max=100mil) (Preferred=50mil) (InNetClass('HC'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-5(100mil,-3800mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-5(100mil,-550mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-5(2000mil,-3550mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-5(2000mil,-600mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.575mil < 10mil) Between Pad C3-1(1209.346mil,-2300mil) on Top Plane And Pad R1-1(1150.449mil,-2327.559mil) on Top Plane [Top Solder] Mask Sliver [8.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.575mil < 10mil) Between Pad C3-1(1209.346mil,-2300mil) on Top Plane And Pad R1-2(1150.449mil,-2272.441mil) on Top Plane [Top Solder] Mask Sliver [8.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.046mil < 10mil) Between Pad C3-2(1321.551mil,-2300mil) on Top Plane And Via (1388.54mil,-2360mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [5.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Pad D1-1(1100.449mil,-2268.504mil) on Top Plane And Pad Q1-3(1049.819mil,-2300mil) on Top Plane [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad D1-1(1100.449mil,-2268.504mil) on Top Plane And Pad R1-2(1150.449mil,-2272.441mil) on Top Plane [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Pad D1-2(1100.449mil,-2331.496mil) on Top Plane And Pad Q1-3(1049.819mil,-2300mil) on Top Plane [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.535mil < 10mil) Between Pad D1-2(1100.449mil,-2331.496mil) on Top Plane And Pad R1-1(1150.449mil,-2327.559mil) on Top Plane [Top Solder] Mask Sliver [8.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.914mil < 10mil) Between Pad D3_Prop1-2(957.996mil,-2875mil) on Top Plane And Pad R6_Prop1-1(965mil,-2922.441mil) on Top Plane [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.52mil < 10mil) Between Pad Free-5(100mil,-550mil) on Multi-Layer And Pad R6_Prop2-1(205.039mil,-570mil) on Top Plane [Top Solder] Mask Sliver [4.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.575mil < 10mil) Between Pad L1-2(1838.953mil,-2720mil) on Top Plane And Via (1720mil,-2555mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [9.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.488mil < 10mil) Between Pad R10_Sens10-2(1708.504mil,-3230mil) on Top Plane And Via (1708.504mil,-3185mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.488mil < 10mil) Between Pad R10_Sens1-2(630.449mil,-3230mil) on Top Plane And Via (630.449mil,-3185mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad R10_Sens2-2(750.449mil,-3230mil) on Top Plane And Via (750.449mil,-3185.449mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad R10_Sens3-2(870.449mil,-3230mil) on Top Plane And Via (870.449mil,-3185.449mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad R10_Sens4-2(988.504mil,-3230mil) on Top Plane And Via (988.504mil,-3185.449mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad R10_Sens5-2(1108.504mil,-3230mil) on Top Plane And Via (1108.504mil,-3185.449mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.488mil < 10mil) Between Pad R10_Sens6-2(1228.504mil,-3230mil) on Top Plane And Via (1228.504mil,-3185mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.488mil < 10mil) Between Pad R10_Sens7-2(1348.504mil,-3230mil) on Top Plane And Via (1348.504mil,-3185mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad R10_Sens8-2(1468.504mil,-3230mil) on Top Plane And Via (1468.504mil,-3185.449mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.488mil < 10mil) Between Pad R10_Sens9-2(1587.457mil,-3230mil) on Top Plane And Via (1587.457mil,-3185mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R15_Prop1-1(1600mil,-1722.087mil) on Top Plane And Via (1600mil,-1790mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.636mil < 10mil) Between Pad R18-1(1458.504mil,-1665mil) on Top Plane And Pad U3-5(1425mil,-1603.347mil) on Top Plane [Top Solder] Mask Sliver [9.636mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.362mil < 10mil) Between Pad R18-1(1458.504mil,-1665mil) on Top Plane And Pad U3-6(1475mil,-1603.347mil) on Top Plane [Top Solder] Mask Sliver [9.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.362mil < 10mil) Between Pad R18-2(1521.496mil,-1665mil) on Top Plane And Pad U3-7(1525mil,-1603.347mil) on Top Plane [Top Solder] Mask Sliver [9.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.636mil < 10mil) Between Pad R20-1(1458.504mil,-1335mil) on Top Plane And Pad U3-10(1425mil,-1396.654mil) on Top Plane [Top Solder] Mask Sliver [9.636mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.362mil < 10mil) Between Pad R20-1(1458.504mil,-1335mil) on Top Plane And Pad U3-9(1475mil,-1396.654mil) on Top Plane [Top Solder] Mask Sliver [9.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.362mil < 10mil) Between Pad R20-2(1521.496mil,-1335mil) on Top Plane And Pad U3-8(1525mil,-1396.654mil) on Top Plane [Top Solder] Mask Sliver [9.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.236mil < 10mil) Between Pad R6_Prop2-2(260.158mil,-570mil) on Top Plane And Pad U2_Prop2-4(317.716mil,-570mil) on Top Plane [Top Solder] Mask Sliver [7.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.578mil < 10mil) Between Pad R6_Prop2-2(260.158mil,-570mil) on Top Plane And Via (240mil,-525mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [8.578mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.961mil < 10mil) Between Pad R7_Prop2-1(245mil,-481.496mil) on Top Plane And Via (240mil,-525mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [6.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.466mil < 10mil) Between Pad U2_Prop1-4(212.716mil,-2985mil) on Top Plane And Via (260.158mil,-3020mil) from Top Plane to Power Plane [Top Solder] Mask Sliver [9.466mil]
Rule Violations :31

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Arc (1055.433mil,-2016.535mil) on Top Overlay And Pad R3-2(1050.449mil,-1982.087mil) on Top Plane [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1192.52mil,-1603.347mil) on Top Overlay And Pad R16-2(1165mil,-1606.496mil) on Top Plane [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (195.197mil,-364.37mil) on Top Overlay And Pad D3_Prop2-1(170mil,-373.504mil) on Top Plane [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (317.716mil,-386.535mil) on Top Overlay And Pad Q2_Prop2-2(307.401mil,-364.37mil) on Top Plane [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.364mil < 10mil) Between Arc (876.303mil,-2800.63mil) on Top Overlay And Pad R7_Prop1-2(893.504mil,-2800mil) on Top Plane [Top Overlay] to [Top Solder] clearance [3.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (971.079mil,-2225.197mil) on Top Overlay And Pad R2-2(980mil,-2206.496mil) on Top Plane [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(380mil,-3225.551mil) on Top Plane And Track (251.063mil,-3178.307mil)(317.008mil,-3178.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(380mil,-3225.551mil) on Top Plane And Track (442.992mil,-3178.307mil)(508.937mil,-3178.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(380mil,-3544.449mil) on Top Plane And Track (173.307mil,-3591.693mil)(317.008mil,-3591.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(380mil,-3544.449mil) on Top Plane And Track (442.992mil,-3591.693mil)(586.693mil,-3591.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(1829.449mil,-2150mil) on Top Plane And Track (1876.693mil,-2087.008mil)(1876.693mil,-2021.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(1829.449mil,-2150mil) on Top Plane And Track (1876.693mil,-2278.937mil)(1876.693mil,-2212.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(1510.551mil,-2150mil) on Top Plane And Track (1463.307mil,-2087.008mil)(1463.307mil,-1943.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(1510.551mil,-2150mil) on Top Plane And Track (1463.307mil,-2356.693mil)(1463.307mil,-2212.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop1-1(677.48mil,-3045mil) on Top Plane And Track (636.142mil,-2997.756mil)(636.142mil,-2960.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop1-1(677.48mil,-3045mil) on Top Plane And Track (636.142mil,-3129.646mil)(636.142mil,-3092.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop1-2(862.52mil,-3045mil) on Top Plane And Track (903.858mil,-2997.756mil)(903.858mil,-2911.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop1-2(862.52mil,-3045mil) on Top Plane And Track (903.858mil,-3178.858mil)(903.858mil,-3092.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop2-1(320mil,-692.48mil) on Top Plane And Track (235.354mil,-651.142mil)(272.756mil,-651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop2-1(320mil,-692.48mil) on Top Plane And Track (367.244mil,-651.142mil)(404.646mil,-651.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop2-2(320mil,-877.52mil) on Top Plane And Track (186.142mil,-918.858mil)(272.756mil,-918.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_Prop2-2(320mil,-877.52mil) on Top Plane And Track (367.244mil,-918.858mil)(453.858mil,-918.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop1-1(737.205mil,-1960mil) on Top Plane And Track (759.842mil,-1897.992mil)(759.842mil,-1804.98mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop1-1(737.205mil,-1960mil) on Top Plane And Track (759.842mil,-2115.02mil)(759.842mil,-2022.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop1-2(262.795mil,-1960mil) on Top Plane And Track (240.157mil,-1897.992mil)(240.157mil,-1700.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop1-2(262.795mil,-1960mil) on Top Plane And Track (240.157mil,-2219.843mil)(240.157mil,-2022.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop2-1(737.205mil,-1355mil) on Top Plane And Track (759.842mil,-1292.992mil)(759.842mil,-1199.98mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop2-1(737.205mil,-1355mil) on Top Plane And Track (759.842mil,-1510.02mil)(759.842mil,-1417.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop2-2(262.795mil,-1355mil) on Top Plane And Track (240.157mil,-1292.992mil)(240.157mil,-1095.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7_Prop2-2(262.795mil,-1355mil) on Top Plane And Track (240.157mil,-1614.843mil)(240.157mil,-1417.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(890mil,-117.795mil) on Top Plane And Track (734.98mil,-95.157mil)(827.992mil,-95.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(890mil,-117.795mil) on Top Plane And Track (952.008mil,-95.157mil)(1045.02mil,-95.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(890mil,-592.205mil) on Top Plane And Track (630.158mil,-614.842mil)(827.992mil,-614.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(890mil,-592.205mil) on Top Plane And Track (952.008mil,-614.842mil)(1149.843mil,-614.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-1(1100.449mil,-2268.504mil) on Top Plane And Track (1088.638mil,-2240.945mil)(1112.26mil,-2240.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad D3_Prop1-1(895.004mil,-2875mil) on Top Plane And Track (867.445mil,-2886.811mil)(867.445mil,-2863.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3_Prop2-1(170mil,-373.504mil) on Top Plane And Track (158.189mil,-345.945mil)(181.811mil,-345.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Pad D3_Prop2-2(170mil,-436.496mil) on Top Plane And Text "R7_Prop2" (165mil,-495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D5-1(315mil,-148.504mil) on Top Plane And Track (303.189mil,-120.945mil)(326.811mil,-120.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.579mil < 10mil) Between Pad Free-5(100mil,-550mil) on Multi-Layer And Text "R7_Prop2" (165mil,-495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.322mil < 10mil) Between Pad Free-5(2000mil,-600mil) on Multi-Layer And Text "J4" (1952mil,-658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad Free-5(2000mil,-600mil) on Multi-Layer And Track (1950mil,-690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-1(2000mil,-3700mil) on Multi-Layer And Track (2050mil,-3850mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-1(2000mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-10(1600mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-11(1500mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-12(1500mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-13(1400mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-14(1400mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-15(1300mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-16(1300mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-17(1200mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-18(1200mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-19(1100mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-2(2000mil,-3800mil) on Multi-Layer And Track (2050mil,-3850mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-2(2000mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-20(1100mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-21(1000mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-22(1000mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-23(900mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-24(900mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-25(800mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-26(800mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-27(700mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-28(700mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-29(600mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-3(1900mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-30(600mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-31(500mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-32(500mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-33(400mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-34(400mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-35(300mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-35(300mil,-3700mil) on Multi-Layer And Track (250mil,-3850mil)(250mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-36(300mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-36(300mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(250mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-4(1900mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-5(1800mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-6(1800mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-7(1700mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-8(1700mil,-3800mil) on Multi-Layer And Track (250mil,-3850mil)(2050mil,-3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J11-9(1600mil,-3700mil) on Multi-Layer And Track (250mil,-3650mil)(2050mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-1(2000mil,-740mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-1(2000mil,-740mil) on Multi-Layer And Track (1950mil,-690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-1(2000mil,-740mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-10(2000mil,-1640mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-10(2000mil,-1640mil) on Multi-Layer And Track (1950mil,-1690mil)(2050mil,-1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-10(2000mil,-1640mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-2(2000mil,-840mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-2(2000mil,-840mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-3(2000mil,-940mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-3(2000mil,-940mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-4(2000mil,-1040mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-4(2000mil,-1040mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-5(2000mil,-1140mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-5(2000mil,-1140mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-6(2000mil,-1240mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-6(2000mil,-1240mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-7(2000mil,-1340mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-7(2000mil,-1340mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-8(2000mil,-1440mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-8(2000mil,-1440mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-9(2000mil,-1540mil) on Multi-Layer And Track (1950mil,-1690mil)(1950mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J4-9(2000mil,-1540mil) on Multi-Layer And Track (2050mil,-1690mil)(2050mil,-690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-1(100mil,-1800mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-1(100mil,-1800mil) on Multi-Layer And Track (50mil,-1850mil)(150mil,-1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-1(100mil,-1800mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-2(100mil,-1700mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-2(100mil,-1700mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-3(100mil,-1600mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-3(100mil,-1600mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-4(100mil,-1500mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-4(100mil,-1500mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-5(100mil,-1400mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-5(100mil,-1400mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-6(100mil,-1300mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-6(100mil,-1300mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-7(100mil,-1200mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-7(100mil,-1200mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-8(100mil,-1100mil) on Multi-Layer And Track (150mil,-1850mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-8(100mil,-1100mil) on Multi-Layer And Track (50mil,-1050mil)(150mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J5-8(100mil,-1100mil) on Multi-Layer And Track (50mil,-1850mil)(50mil,-1050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-1(100mil,-2700mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-1(100mil,-2700mil) on Multi-Layer And Track (50mil,-2750mil)(150mil,-2750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-1(100mil,-2700mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-2(100mil,-2600mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-2(100mil,-2600mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-3(100mil,-2500mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-3(100mil,-2500mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-4(100mil,-2400mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-4(100mil,-2400mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-5(100mil,-2300mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-5(100mil,-2300mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-6(100mil,-2200mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-6(100mil,-2200mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-7(100mil,-2100mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-7(100mil,-2100mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-8(100mil,-2000mil) on Multi-Layer And Track (150mil,-2750mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-8(100mil,-2000mil) on Multi-Layer And Track (50mil,-1950mil)(150mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J6-8(100mil,-2000mil) on Multi-Layer And Track (50mil,-2750mil)(50mil,-1950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-1(2000mil,-1800mil) on Multi-Layer And Track (1950mil,-1750mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-1(2000mil,-1800mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-1(2000mil,-1800mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-2(2000mil,-1900mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-2(2000mil,-1900mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-3(2000mil,-2000mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-3(2000mil,-2000mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-4(2000mil,-2100mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-4(2000mil,-2100mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-5(2000mil,-2200mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-5(2000mil,-2200mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-6(2000mil,-2300mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-6(2000mil,-2300mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-7(2000mil,-2400mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-7(2000mil,-2400mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-8(2000mil,-2500mil) on Multi-Layer And Track (1950mil,-2550mil)(1950mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-8(2000mil,-2500mil) on Multi-Layer And Track (1950mil,-2550mil)(2050mil,-2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J7-8(2000mil,-2500mil) on Multi-Layer And Track (2050mil,-2550mil)(2050mil,-1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-1(100mil,-3600mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-1(100mil,-3600mil) on Multi-Layer And Track (50mil,-3650mil)(150mil,-3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-1(100mil,-3600mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-2(100mil,-3500mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-2(100mil,-3500mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-3(100mil,-3400mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-3(100mil,-3400mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-4(100mil,-3300mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-4(100mil,-3300mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-5(100mil,-3200mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-5(100mil,-3200mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-6(100mil,-3100mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-6(100mil,-3100mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-7(100mil,-3000mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-7(100mil,-3000mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-8(100mil,-2900mil) on Multi-Layer And Track (150mil,-3650mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-8(100mil,-2900mil) on Multi-Layer And Track (50mil,-2850mil)(150mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J8-8(100mil,-2900mil) on Multi-Layer And Track (50mil,-3650mil)(50mil,-2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-1(2000mil,-2700mil) on Multi-Layer And Track (1950mil,-2650mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-1(2000mil,-2700mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-1(2000mil,-2700mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-2(2000mil,-2800mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-2(2000mil,-2800mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-3(2000mil,-2900mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-3(2000mil,-2900mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-4(2000mil,-3000mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-4(2000mil,-3000mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-5(2000mil,-3100mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-5(2000mil,-3100mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-6(2000mil,-3200mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-6(2000mil,-3200mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-7(2000mil,-3300mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-7(2000mil,-3300mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-8(2000mil,-3400mil) on Multi-Layer And Track (1950mil,-3450mil)(1950mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-8(2000mil,-3400mil) on Multi-Layer And Track (1950mil,-3450mil)(2050mil,-3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.984mil < 10mil) Between Pad J9-8(2000mil,-3400mil) on Multi-Layer And Track (2050mil,-3450mil)(2050mil,-2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.785mil < 10mil) Between Pad L2_Prop1-1(656.968mil,-2525mil) on Top Plane And Text "Q2_Prop1" (680mil,-2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2_Prop2-2(1100mil,-1280mil) on Top Plane And Text "U3" (1214.228mil,-1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens10-1(1771.496mil,-3230mil) on Top Plane And Track (1738.032mil,-3214.252mil)(1741.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens10-1(1771.496mil,-3230mil) on Top Plane And Track (1738.032mil,-3245.748mil)(1741.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens10-2(1708.504mil,-3230mil) on Top Plane And Track (1738.032mil,-3214.252mil)(1741.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens10-2(1708.504mil,-3230mil) on Top Plane And Track (1738.032mil,-3245.748mil)(1741.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens1-1(693.441mil,-3230mil) on Top Plane And Track (659.976mil,-3214.252mil)(663.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens1-1(693.441mil,-3230mil) on Top Plane And Track (659.976mil,-3245.748mil)(663.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens11-1(1891.496mil,-3230mil) on Top Plane And Track (1858.032mil,-3214.252mil)(1861.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens11-1(1891.496mil,-3230mil) on Top Plane And Track (1858.032mil,-3245.748mil)(1861.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens11-2(1828.504mil,-3230mil) on Top Plane And Track (1858.032mil,-3214.252mil)(1861.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens11-2(1828.504mil,-3230mil) on Top Plane And Track (1858.032mil,-3245.748mil)(1861.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens1-2(630.449mil,-3230mil) on Top Plane And Track (659.976mil,-3214.252mil)(663.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens1-2(630.449mil,-3230mil) on Top Plane And Track (659.976mil,-3245.748mil)(663.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens2-1(813.441mil,-3230mil) on Top Plane And Track (779.976mil,-3214.252mil)(783.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens2-1(813.441mil,-3230mil) on Top Plane And Track (779.976mil,-3245.748mil)(783.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens2-2(750.449mil,-3230mil) on Top Plane And Track (779.976mil,-3214.252mil)(783.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens2-2(750.449mil,-3230mil) on Top Plane And Track (779.976mil,-3245.748mil)(783.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens3-1(933.441mil,-3230mil) on Top Plane And Track (899.976mil,-3214.252mil)(903.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens3-1(933.441mil,-3230mil) on Top Plane And Track (899.976mil,-3245.748mil)(903.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens3-2(870.449mil,-3230mil) on Top Plane And Track (899.976mil,-3214.252mil)(903.913mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens3-2(870.449mil,-3230mil) on Top Plane And Track (899.976mil,-3245.748mil)(903.913mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.815mil < 10mil) Between Pad R10_Sens4-1(1051.496mil,-3230mil) on Top Plane And Text "R9_Sens1" (1021.142mil,-3205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens4-1(1051.496mil,-3230mil) on Top Plane And Track (1018.032mil,-3214.252mil)(1021.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens4-1(1051.496mil,-3230mil) on Top Plane And Track (1018.032mil,-3245.748mil)(1021.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens4-2(988.504mil,-3230mil) on Top Plane And Track (1018.032mil,-3214.252mil)(1021.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens4-2(988.504mil,-3230mil) on Top Plane And Track (1018.032mil,-3245.748mil)(1021.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens5-1(1171.496mil,-3230mil) on Top Plane And Track (1138.032mil,-3214.252mil)(1141.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens5-1(1171.496mil,-3230mil) on Top Plane And Track (1138.032mil,-3245.748mil)(1141.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens5-2(1108.504mil,-3230mil) on Top Plane And Track (1138.032mil,-3214.252mil)(1141.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens5-2(1108.504mil,-3230mil) on Top Plane And Track (1138.032mil,-3245.748mil)(1141.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens6-1(1291.496mil,-3230mil) on Top Plane And Track (1258.032mil,-3214.252mil)(1261.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens6-1(1291.496mil,-3230mil) on Top Plane And Track (1258.032mil,-3245.748mil)(1261.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens6-2(1228.504mil,-3230mil) on Top Plane And Track (1258.032mil,-3214.252mil)(1261.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens6-2(1228.504mil,-3230mil) on Top Plane And Track (1258.032mil,-3245.748mil)(1261.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens7-1(1411.496mil,-3230mil) on Top Plane And Track (1378.032mil,-3214.252mil)(1381.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens7-1(1411.496mil,-3230mil) on Top Plane And Track (1378.032mil,-3245.748mil)(1381.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens7-2(1348.504mil,-3230mil) on Top Plane And Track (1378.032mil,-3214.252mil)(1381.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens7-2(1348.504mil,-3230mil) on Top Plane And Track (1378.032mil,-3245.748mil)(1381.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens8-1(1531.496mil,-3230mil) on Top Plane And Track (1498.032mil,-3214.252mil)(1501.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens8-1(1531.496mil,-3230mil) on Top Plane And Track (1498.032mil,-3245.748mil)(1501.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens8-2(1468.504mil,-3230mil) on Top Plane And Track (1498.032mil,-3214.252mil)(1501.968mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens8-2(1468.504mil,-3230mil) on Top Plane And Track (1498.032mil,-3245.748mil)(1501.968mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10_Sens9-1(1650.449mil,-3230mil) on Top Plane And Track (1616.984mil,-3214.252mil)(1620.921mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens9-1(1650.449mil,-3230mil) on Top Plane And Track (1616.984mil,-3245.748mil)(1620.921mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens9-2(1587.457mil,-3230mil) on Top Plane And Track (1616.984mil,-3214.252mil)(1620.921mil,-3214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10_Sens9-2(1587.457mil,-3230mil) on Top Plane And Track (1616.984mil,-3245.748mil)(1620.921mil,-3245.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(1150.449mil,-2327.559mil) on Top Plane And Track (1136.669mil,-2301.968mil)(1136.669mil,-2298.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(1150.449mil,-2327.559mil) on Top Plane And Track (1164.228mil,-2301.968mil)(1164.228mil,-2298.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.974mil < 10mil) Between Pad R11-1(146.496mil,-217.756mil) on Top Plane And Text "Q2_Prop2" (150mil,-275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.974mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(1150.449mil,-2272.441mil) on Top Plane And Track (1136.669mil,-2301.968mil)(1136.669mil,-2298.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1-2(1150.449mil,-2272.441mil) on Top Plane And Track (1164.228mil,-2301.968mil)(1164.228mil,-2298.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(1165mil,-1543.504mil) on Top Plane And Track (1149.252mil,-1576.968mil)(1149.252mil,-1573.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R16-1(1165mil,-1543.504mil) on Top Plane And Track (1180.748mil,-1576.968mil)(1180.748mil,-1573.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1165mil,-1606.496mil) on Top Plane And Track (1149.252mil,-1576.968mil)(1149.252mil,-1573.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1165mil,-1606.496mil) on Top Plane And Track (1180.748mil,-1576.968mil)(1180.748mil,-1573.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1043.504mil,-1545mil) on Top Plane And Track (1073.032mil,-1529.252mil)(1076.968mil,-1529.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1043.504mil,-1545mil) on Top Plane And Track (1073.032mil,-1560.748mil)(1076.968mil,-1560.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R17-2(1106.496mil,-1545mil) on Top Plane And Track (1073.032mil,-1529.252mil)(1076.968mil,-1529.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1106.496mil,-1545mil) on Top Plane And Track (1073.032mil,-1560.748mil)(1076.968mil,-1560.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(1458.504mil,-1665mil) on Top Plane And Text "R19" (1436mil,-1668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(1458.504mil,-1665mil) on Top Plane And Track (1488.032mil,-1649.252mil)(1491.968mil,-1649.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(1458.504mil,-1665mil) on Top Plane And Track (1488.032mil,-1680.748mil)(1491.968mil,-1680.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(1521.496mil,-1665mil) on Top Plane And Text "R19" (1436mil,-1668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R18-2(1521.496mil,-1665mil) on Top Plane And Track (1488.032mil,-1649.252mil)(1491.968mil,-1649.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(1521.496mil,-1665mil) on Top Plane And Track (1488.032mil,-1680.748mil)(1491.968mil,-1680.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1460mil,-1786.496mil) on Top Plane And Track (1444.252mil,-1756.968mil)(1444.252mil,-1753.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1460mil,-1786.496mil) on Top Plane And Track (1475.748mil,-1756.968mil)(1475.748mil,-1753.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1460mil,-1723.504mil) on Top Plane And Track (1444.252mil,-1756.968mil)(1444.252mil,-1753.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R19-2(1460mil,-1723.504mil) on Top Plane And Track (1475.748mil,-1756.968mil)(1475.748mil,-1753.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(1458.504mil,-1335mil) on Top Plane And Track (1488.032mil,-1319.252mil)(1491.968mil,-1319.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(1458.504mil,-1335mil) on Top Plane And Track (1488.032mil,-1350.748mil)(1491.968mil,-1350.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R20-2(1521.496mil,-1335mil) on Top Plane And Track (1488.032mil,-1319.252mil)(1491.968mil,-1319.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(1521.496mil,-1335mil) on Top Plane And Track (1488.032mil,-1350.748mil)(1491.968mil,-1350.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(980mil,-2143.504mil) on Top Plane And Track (964.252mil,-2176.968mil)(964.252mil,-2173.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2-1(980mil,-2143.504mil) on Top Plane And Track (995.748mil,-2176.968mil)(995.748mil,-2173.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R21-1(1521.496mil,-1275mil) on Top Plane And Track (1488.032mil,-1259.252mil)(1491.968mil,-1259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(1521.496mil,-1275mil) on Top Plane And Track (1488.032mil,-1290.748mil)(1491.968mil,-1290.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(1458.504mil,-1275mil) on Top Plane And Track (1488.032mil,-1259.252mil)(1491.968mil,-1259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(1458.504mil,-1275mil) on Top Plane And Track (1488.032mil,-1290.748mil)(1491.968mil,-1290.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(980mil,-2206.496mil) on Top Plane And Track (964.252mil,-2176.968mil)(964.252mil,-2173.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(980mil,-2206.496mil) on Top Plane And Track (995.748mil,-2176.968mil)(995.748mil,-2173.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop1-1(965mil,-2922.441mil) on Top Plane And Track (951.22mil,-2951.968mil)(951.22mil,-2948.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_Prop1-1(965mil,-2922.441mil) on Top Plane And Track (978.78mil,-2951.968mil)(978.78mil,-2948.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop1-2(965mil,-2977.559mil) on Top Plane And Track (951.22mil,-2951.968mil)(951.22mil,-2948.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop1-2(965mil,-2977.559mil) on Top Plane And Track (978.78mil,-2951.968mil)(978.78mil,-2948.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad R6_Prop2-1(205.039mil,-570mil) on Top Plane And Text "R6_Prop2" (205mil,-630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop2-1(205.039mil,-570mil) on Top Plane And Track (230.63mil,-556.22mil)(234.567mil,-556.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop2-1(205.039mil,-570mil) on Top Plane And Track (230.63mil,-583.78mil)(234.567mil,-583.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad R6_Prop2-2(260.158mil,-570mil) on Top Plane And Text "R6_Prop2" (205mil,-630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6_Prop2-2(260.158mil,-570mil) on Top Plane And Track (230.63mil,-556.22mil)(234.567mil,-556.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6_Prop2-2(260.158mil,-570mil) on Top Plane And Track (230.63mil,-583.78mil)(234.567mil,-583.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_Prop1-1(956.496mil,-2800mil) on Top Plane And Track (923.032mil,-2784.252mil)(926.968mil,-2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop1-1(956.496mil,-2800mil) on Top Plane And Track (923.032mil,-2815.748mil)(926.968mil,-2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop1-2(893.504mil,-2800mil) on Top Plane And Track (923.032mil,-2784.252mil)(926.968mil,-2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop1-2(893.504mil,-2800mil) on Top Plane And Track (923.032mil,-2815.748mil)(926.968mil,-2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.904mil < 10mil) Between Pad R7_Prop2-1(245mil,-481.496mil) on Top Plane And Text "R7_Prop2" (165mil,-495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop2-1(245mil,-481.496mil) on Top Plane And Track (229.252mil,-451.969mil)(229.252mil,-448.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop2-1(245mil,-481.496mil) on Top Plane And Track (260.748mil,-451.969mil)(260.748mil,-448.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7_Prop2-2(245mil,-418.504mil) on Top Plane And Track (229.252mil,-451.969mil)(229.252mil,-448.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7_Prop2-2(245mil,-418.504mil) on Top Plane And Track (260.748mil,-451.969mil)(260.748mil,-448.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8_Prop1-1(617.087mil,-2855mil) on Top Plane And Text "C5_Prop1" (608mil,-2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens10-1(1708.504mil,-3290mil) on Top Plane And Track (1738.032mil,-3274.252mil)(1741.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens10-1(1708.504mil,-3290mil) on Top Plane And Track (1738.032mil,-3305.748mil)(1741.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens10-2(1771.496mil,-3290mil) on Top Plane And Track (1738.032mil,-3274.252mil)(1741.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens10-2(1771.496mil,-3290mil) on Top Plane And Track (1738.032mil,-3305.748mil)(1741.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens1-1(630.449mil,-3290mil) on Top Plane And Track (659.976mil,-3274.252mil)(663.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens1-1(630.449mil,-3290mil) on Top Plane And Track (659.976mil,-3305.748mil)(663.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens11-1(1828.504mil,-3290mil) on Top Plane And Track (1858.032mil,-3274.252mil)(1861.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens11-1(1828.504mil,-3290mil) on Top Plane And Track (1858.032mil,-3305.748mil)(1861.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens11-2(1891.496mil,-3290mil) on Top Plane And Track (1858.032mil,-3274.252mil)(1861.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens11-2(1891.496mil,-3290mil) on Top Plane And Track (1858.032mil,-3305.748mil)(1861.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens1-2(693.441mil,-3290mil) on Top Plane And Track (659.976mil,-3274.252mil)(663.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens1-2(693.441mil,-3290mil) on Top Plane And Track (659.976mil,-3305.748mil)(663.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens2-1(750.449mil,-3290mil) on Top Plane And Track (779.976mil,-3274.252mil)(783.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens2-1(750.449mil,-3290mil) on Top Plane And Track (779.976mil,-3305.748mil)(783.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens2-2(813.441mil,-3290mil) on Top Plane And Track (779.976mil,-3274.252mil)(783.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens2-2(813.441mil,-3290mil) on Top Plane And Track (779.976mil,-3305.748mil)(783.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens3-1(870.449mil,-3290mil) on Top Plane And Track (899.976mil,-3274.252mil)(903.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens3-1(870.449mil,-3290mil) on Top Plane And Track (899.976mil,-3305.748mil)(903.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens3-2(933.441mil,-3290mil) on Top Plane And Track (899.976mil,-3274.252mil)(903.913mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens3-2(933.441mil,-3290mil) on Top Plane And Track (899.976mil,-3305.748mil)(903.913mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens4-1(988.504mil,-3290mil) on Top Plane And Track (1018.032mil,-3274.252mil)(1021.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens4-1(988.504mil,-3290mil) on Top Plane And Track (1018.032mil,-3305.748mil)(1021.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens4-2(1051.496mil,-3290mil) on Top Plane And Track (1018.032mil,-3274.252mil)(1021.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens4-2(1051.496mil,-3290mil) on Top Plane And Track (1018.032mil,-3305.748mil)(1021.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens5-1(1108.504mil,-3290mil) on Top Plane And Track (1138.032mil,-3274.252mil)(1141.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens5-1(1108.504mil,-3290mil) on Top Plane And Track (1138.032mil,-3305.748mil)(1141.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens5-2(1171.496mil,-3290mil) on Top Plane And Track (1138.032mil,-3274.252mil)(1141.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens5-2(1171.496mil,-3290mil) on Top Plane And Track (1138.032mil,-3305.748mil)(1141.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens6-1(1228.504mil,-3290mil) on Top Plane And Track (1258.032mil,-3274.252mil)(1261.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens6-1(1228.504mil,-3290mil) on Top Plane And Track (1258.032mil,-3305.748mil)(1261.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens6-2(1291.496mil,-3290mil) on Top Plane And Track (1258.032mil,-3274.252mil)(1261.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens6-2(1291.496mil,-3290mil) on Top Plane And Track (1258.032mil,-3305.748mil)(1261.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens7-1(1348.504mil,-3290mil) on Top Plane And Track (1378.032mil,-3274.252mil)(1381.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens7-1(1348.504mil,-3290mil) on Top Plane And Track (1378.032mil,-3305.748mil)(1381.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens7-2(1411.496mil,-3290mil) on Top Plane And Track (1378.032mil,-3274.252mil)(1381.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens7-2(1411.496mil,-3290mil) on Top Plane And Track (1378.032mil,-3305.748mil)(1381.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens8-1(1468.504mil,-3290mil) on Top Plane And Track (1498.032mil,-3274.252mil)(1501.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens8-1(1468.504mil,-3290mil) on Top Plane And Track (1498.032mil,-3305.748mil)(1501.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens8-2(1531.496mil,-3290mil) on Top Plane And Track (1498.032mil,-3274.252mil)(1501.968mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens8-2(1531.496mil,-3290mil) on Top Plane And Track (1498.032mil,-3305.748mil)(1501.968mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens9-1(1587.457mil,-3290mil) on Top Plane And Track (1616.984mil,-3274.252mil)(1620.921mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens9-1(1587.457mil,-3290mil) on Top Plane And Track (1616.984mil,-3305.748mil)(1620.921mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9_Sens9-2(1650.449mil,-3290mil) on Top Plane And Track (1616.984mil,-3274.252mil)(1620.921mil,-3274.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9_Sens9-2(1650.449mil,-3290mil) on Top Plane And Track (1616.984mil,-3305.748mil)(1620.921mil,-3305.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-5(1425mil,-1603.347mil) on Top Plane And Text "R18" (1437mil,-1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.774mil < 10mil) Between Pad U3-5(1425mil,-1603.347mil) on Top Plane And Text "R19" (1436mil,-1668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-6(1475mil,-1603.347mil) on Top Plane And Text "R18" (1437mil,-1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.354mil < 10mil) Between Pad U3-6(1475mil,-1603.347mil) on Top Plane And Text "R19" (1436mil,-1668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.354mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-7(1525mil,-1603.347mil) on Top Plane And Text "R18" (1437mil,-1607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :345

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.308mil < 10mil) Between Text "-" (582.48mil,-45mil) on Top Overlay And Track (540.236mil,-32.953mil)(569.055mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [6.308mil]
   Violation between Silk To Silk Clearance Constraint: (6.308mil < 10mil) Between Text "-" (582.48mil,-45mil) on Top Overlay And Track (569.055mil,-277.047mil)(569.055mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [6.308mil]
   Violation between Silk To Silk Clearance Constraint: (6.122mil < 10mil) Between Text "+" (317.716mil,-45mil) on Top Overlay And Track (350.945mil,-277.047mil)(350.945mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [6.122mil]
   Violation between Silk To Silk Clearance Constraint: (6.122mil < 10mil) Between Text "+" (317.716mil,-45mil) on Top Overlay And Track (350.945mil,-32.953mil)(379.764mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [6.122mil]
   Violation between Silk To Silk Clearance Constraint: (2.736mil < 10mil) Between Text "C2" (175mil,-3190mil) on Top Overlay And Track (173.307mil,-3256.063mil)(251.063mil,-3178.307mil) on Top Overlay Silk Text to Silk Clearance [2.736mil]
   Violation between Silk To Silk Clearance Constraint: (9.794mil < 10mil) Between Text "C4" (1850mil,-1975mil) on Top Overlay And Track (1798.937mil,-1943.307mil)(1876.693mil,-2021.063mil) on Top Overlay Silk Text to Silk Clearance [9.794mil]
   Violation between Silk To Silk Clearance Constraint: (3.266mil < 10mil) Between Text "C8" (1095mil,-135mil) on Top Overlay And Track (1045.02mil,-95.157mil)(1149.843mil,-199.98mil) on Top Overlay Silk Text to Silk Clearance [3.266mil]
   Violation between Silk To Silk Clearance Constraint: (5.092mil < 10mil) Between Text "D1" (1015mil,-2400mil) on Top Overlay And Track (1003.953mil,-2357.48mil)(1036.039mil,-2357.48mil) on Top Overlay Silk Text to Silk Clearance [5.092mil]
   Violation between Silk To Silk Clearance Constraint: (6.474mil < 10mil) Between Text "D1" (1015mil,-2400mil) on Top Overlay And Track (1036.039mil,-2357.48mil)(1036.039mil,-2331.496mil) on Top Overlay Silk Text to Silk Clearance [6.474mil]
   Violation between Silk To Silk Clearance Constraint: (2.72mil < 10mil) Between Text "D4_Prop2" (560mil,-1085mil) on Top Overlay And Track (240.157mil,-1095.158mil)(655.02mil,-1095.158mil) on Top Overlay Silk Text to Silk Clearance [2.72mil]
   Violation between Silk To Silk Clearance Constraint: (5.092mil < 10mil) Between Text "D4_Prop2" (560mil,-1085mil) on Top Overlay And Track (496.496mil,-1042.48mil)(683.504mil,-1042.48mil) on Top Overlay Silk Text to Silk Clearance [5.092mil]
   Violation between Silk To Silk Clearance Constraint: (3.524mil < 10mil) Between Text "D5" (290mil,-95.157mil) on Top Overlay And Track (350.945mil,-277.047mil)(350.945mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [3.524mil]
   Violation between Silk To Silk Clearance Constraint: (6.421mil < 10mil) Between Text "Fan" (1830mil,-1120mil) on Top Overlay And Track (1667.953mil,-1133.858mil)(1912.047mil,-1133.858mil) on Top Overlay Silk Text to Silk Clearance [6.421mil]
   Violation between Silk To Silk Clearance Constraint: (6.575mil < 10mil) Between Text "Fan" (1830mil,-1120mil) on Top Overlay And Track (1912.047mil,-1162.677mil)(1912.047mil,-1133.858mil) on Top Overlay Silk Text to Silk Clearance [6.575mil]
   Violation between Silk To Silk Clearance Constraint: (6.521mil < 10mil) Between Text "J11" (170mil,-3720mil) on Top Overlay And Track (250mil,-3850mil)(250mil,-3650mil) on Top Overlay Silk Text to Silk Clearance [6.521mil]
   Violation between Silk To Silk Clearance Constraint: (8.085mil < 10mil) Between Text "J3" (1940mil,-405mil) on Top Overlay And Track (1863.425mil,-359.488mil)(2048.465mil,-359.488mil) on Top Overlay Silk Text to Silk Clearance [8.085mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "J5" (70mil,-1035mil) on Top Overlay And Track (50mil,-1050mil)(150mil,-1050mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (1.5mil < 10mil) Between Text "J6" (75mil,-1940mil) on Top Overlay And Track (50mil,-1950mil)(150mil,-1950mil) on Top Overlay Silk Text to Silk Clearance [1.5mil]
   Violation between Silk To Silk Clearance Constraint: (6.51mil < 10mil) Between Text "J7" (1975mil,-1735mil) on Top Overlay And Track (1950mil,-1690mil)(2050mil,-1690mil) on Top Overlay Silk Text to Silk Clearance [6.51mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "J7" (1975mil,-1735mil) on Top Overlay And Track (1950mil,-1750mil)(2050mil,-1750mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (5.004mil < 10mil) Between Text "Peltier" (1740mil,-1510mil) on Top Overlay And Track (1667.953mil,-1522.441mil)(1912.047mil,-1522.441mil) on Top Overlay Silk Text to Silk Clearance [5.004mil]
   Violation between Silk To Silk Clearance Constraint: (6.888mil < 10mil) Between Text "Peltier" (1740mil,-1510mil) on Top Overlay And Track (1912.047mil,-1551.26mil)(1912.047mil,-1522.441mil) on Top Overlay Silk Text to Silk Clearance [6.888mil]
   Violation between Silk To Silk Clearance Constraint: (3.508mil < 10mil) Between Text "Power" (580mil,-90mil) on Top Overlay And Track (569.055mil,-277.047mil)(569.055mil,-32.953mil) on Top Overlay Silk Text to Silk Clearance [3.508mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Pump" (1810mil,-800mil) on Top Overlay And Track (1672.953mil,-813.858mil)(1917.047mil,-813.858mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.577mil < 10mil) Between Text "Pump" (1810mil,-800mil) on Top Overlay And Track (1917.047mil,-842.677mil)(1917.047mil,-813.858mil) on Top Overlay Silk Text to Silk Clearance [6.577mil]
   Violation between Silk To Silk Clearance Constraint: (6.319mil < 10mil) Between Text "R15_Prop1" (1561mil,-1546mil) on Top Overlay And Track (1547.244mil,-1562.992mil)(1547.244mil,-1437.008mil) on Top Overlay Silk Text to Silk Clearance [6.319mil]
   Violation between Silk To Silk Clearance Constraint: (6.58mil < 10mil) Between Text "R18" (1437mil,-1607mil) on Top Overlay And Track (1202.756mil,-1562.992mil)(1547.244mil,-1562.992mil) on Top Overlay Silk Text to Silk Clearance [6.58mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (1436mil,-1668mil) on Top Overlay And Track (1488.032mil,-1649.252mil)(1491.968mil,-1649.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.927mil < 10mil) Between Text "R19" (1436mil,-1668mil) on Top Overlay And Track (1488.032mil,-1680.748mil)(1491.968mil,-1680.748mil) on Top Overlay Silk Text to Silk Clearance [5.927mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8_Prop1" (490mil,-2801.535mil) on Top Overlay And Track (334.921mil,-2775.787mil)(575.079mil,-2775.787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8_Prop2" (585mil,-340mil) on Top Overlay And Track (630.158mil,-614.842mil)(630.158mil,-199.98mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.815mil < 10mil) Between Text "R9_Sens1" (1021.142mil,-3205mil) on Top Overlay And Track (1018.032mil,-3214.252mil)(1021.968mil,-3214.252mil) on Top Overlay Silk Text to Silk Clearance [1.815mil]
   Violation between Silk To Silk Clearance Constraint: (9.138mil < 10mil) Between Text "U2_Prop1" (340mil,-2795mil) on Top Overlay And Track (257.008mil,-2811.575mil)(382.992mil,-2811.575mil) on Top Overlay Silk Text to Silk Clearance [9.138mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2_Prop1" (340mil,-2795mil) on Top Overlay And Track (334.921mil,-2775.787mil)(575.079mil,-2775.787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.138mil < 10mil) Between Text "U2_Prop1" (340mil,-2795mil) on Top Overlay And Track (382.992mil,-3008.425mil)(382.992mil,-2811.575mil) on Top Overlay Silk Text to Silk Clearance [9.138mil]
   Violation between Silk To Silk Clearance Constraint: (4.147mil < 10mil) Between Text "U2_Prop2" (403.346mil,-635mil) on Top Overlay And Track (362.008mil,-593.425mil)(487.992mil,-593.425mil) on Top Overlay Silk Text to Silk Clearance [4.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.123mil < 10mil) Between Text "U2_Prop2" (403.346mil,-635mil) on Top Overlay And Track (367.244mil,-651.142mil)(404.646mil,-651.142mil) on Top Overlay Silk Text to Silk Clearance [9.123mil]
   Violation between Silk To Silk Clearance Constraint: (9.123mil < 10mil) Between Text "U2_Prop2" (403.346mil,-635mil) on Top Overlay And Track (404.646mil,-651.142mil)(453.858mil,-700.354mil) on Top Overlay Silk Text to Silk Clearance [9.123mil]
Rule Violations :38

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 418
Waived Violations : 0
Time Elapsed        : 00:00:01