# BARRIER
BEGIN nf10_barrier
PARAMETER INSTANCE = nf10_barrier_0
PARAMETER HW_VER = 1.00.a
PORT activity_stim = & stim_dma_0_M_AXIS_activity_stim & stim_nf10_10g_interface_3_M_AXIS_activity_stim & stim_nf10_10g_interface_2_M_AXIS_activity_stim & stim_nf10_10g_interface_1_M_AXIS_activity_stim & stim_nf10_10g_interface_0_M_AXIS_activity_stim
PORT activity_rec = & record_nf10_axis_converter_dma_slave_M_AXIS_activity_rec & record_nf10_bram_output_queues_0_M_AXIS_3_activity_rec & record_nf10_bram_output_queues_0_M_AXIS_2_activity_rec & record_nf10_bram_output_queues_0_M_AXIS_1_activity_rec & record_nf10_bram_output_queues_0_M_AXIS_0_activity_rec
PORT activity_trans_sim = nf10_axi_sim_transactor_0_activity_trans_sim
PORT activity_trans_log = nf10_axi_sim_transactor_0_activity_trans_log
PORT barrier_req = & stim_dma_0_M_AXIS_barrier_req & stim_nf10_10g_interface_3_M_AXIS_barrier_req & stim_nf10_10g_interface_2_M_AXIS_barrier_req & stim_nf10_10g_interface_1_M_AXIS_barrier_req & stim_nf10_10g_interface_0_M_AXIS_barrier_req
PORT barrier_req_trans = nf10_axi_sim_transactor_0_barrier_req_trans
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END

# TRANSACTOR
BEGIN nf10_axi_sim_transactor
PARAMETER INSTANCE = nf10_axi_sim_transactor_0
PARAMETER HW_VER = 1.10.a
BUS_INTERFACE M_AXI = axi_interconnect_0
PORT M_AXI_ARESETN = Peripheral_aresetn
PORT M_AXI_ACLK = control_clk
PORT activity_trans_sim = nf10_axi_sim_transactor_0_activity_trans_sim
PORT activity_trans_log = nf10_axi_sim_transactor_0_activity_trans_log
PORT barrier_req_trans = nf10_axi_sim_transactor_0_barrier_req_trans
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END

PARAMETER VERSION = 2.1.0


PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
PORT CLK = CLK, DIR = I, SIGIS = CLK
PORT nf10_10g_interface_0_xaui_tx_l0_p_pin = nf10_10g_interface_0_xaui_tx_l0_p, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l0_n_pin = nf10_10g_interface_0_xaui_tx_l0_n, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l1_p_pin = nf10_10g_interface_0_xaui_tx_l1_p, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l1_n_pin = nf10_10g_interface_0_xaui_tx_l1_n, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l2_p_pin = nf10_10g_interface_0_xaui_tx_l2_p, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l3_n_pin = nf10_10g_interface_0_xaui_tx_l3_n, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l2_n_pin = nf10_10g_interface_0_xaui_tx_l2_n, DIR = O
PORT nf10_10g_interface_0_xaui_tx_l3_p_pin = nf10_10g_interface_0_xaui_tx_l3_p, DIR = O
PORT nf10_10g_interface_0_xaui_rx_l0_n_pin = nf10_10g_interface_0_xaui_rx_l0_n, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l1_p_pin = nf10_10g_interface_0_xaui_rx_l1_p, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l1_n_pin = nf10_10g_interface_0_xaui_rx_l1_n, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l2_p_pin = nf10_10g_interface_0_xaui_rx_l2_p, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l2_n_pin = nf10_10g_interface_0_xaui_rx_l2_n, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l3_p_pin = nf10_10g_interface_0_xaui_rx_l3_p, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l3_n_pin = nf10_10g_interface_0_xaui_rx_l3_n, DIR = I
PORT nf10_10g_interface_0_xaui_rx_l0_p_pin = nf10_10g_interface_0_xaui_rx_l0_p, DIR = I
PORT nf10_10g_interface_1_xaui_tx_l3_n_pin = nf10_10g_interface_1_xaui_tx_l3_n, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l1_n_pin = nf10_10g_interface_1_xaui_tx_l1_n, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l3_p_pin = nf10_10g_interface_1_xaui_tx_l3_p, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l0_p_pin = nf10_10g_interface_1_xaui_tx_l0_p, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l0_n_pin = nf10_10g_interface_1_xaui_tx_l0_n, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l1_p_pin = nf10_10g_interface_1_xaui_tx_l1_p, DIR = O
PORT nf10_10g_interface_1_xaui_tx_l2_n_pin = nf10_10g_interface_1_xaui_tx_l2_n, DIR = O
PORT nf10_10g_interface_1_xaui_rx_l0_p_pin = nf10_10g_interface_1_xaui_rx_l0_p, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l0_n_pin = nf10_10g_interface_1_xaui_rx_l0_n, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l1_p_pin = nf10_10g_interface_1_xaui_rx_l1_p, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l1_n_pin = nf10_10g_interface_1_xaui_rx_l1_n, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l2_p_pin = nf10_10g_interface_1_xaui_rx_l2_p, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l2_n_pin = nf10_10g_interface_1_xaui_rx_l2_n, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l3_p_pin = nf10_10g_interface_1_xaui_rx_l3_p, DIR = I
PORT nf10_10g_interface_1_xaui_rx_l3_n_pin = nf10_10g_interface_1_xaui_rx_l3_n, DIR = I
PORT nf10_10g_interface_1_xaui_tx_l2_p_pin = nf10_10g_interface_1_xaui_tx_l2_p, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l3_p_pin = nf10_10g_interface_2_xaui_tx_l3_p, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l3_n_pin = nf10_10g_interface_2_xaui_tx_l3_n, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l0_p_pin = nf10_10g_interface_2_xaui_tx_l0_p, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l0_n_pin = nf10_10g_interface_2_xaui_tx_l0_n, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l1_p_pin = nf10_10g_interface_2_xaui_tx_l1_p, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l2_p_pin = nf10_10g_interface_2_xaui_tx_l2_p, DIR = O
PORT nf10_10g_interface_2_xaui_tx_l2_n_pin = nf10_10g_interface_2_xaui_tx_l2_n, DIR = O
PORT nf10_10g_interface_2_xaui_rx_l0_p_pin = nf10_10g_interface_2_xaui_rx_l0_p, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l0_n_pin = nf10_10g_interface_2_xaui_rx_l0_n, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l1_p_pin = nf10_10g_interface_2_xaui_rx_l1_p, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l1_n_pin = nf10_10g_interface_2_xaui_rx_l1_n, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l2_p_pin = nf10_10g_interface_2_xaui_rx_l2_p, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l2_n_pin = nf10_10g_interface_2_xaui_rx_l2_n, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l3_p_pin = nf10_10g_interface_2_xaui_rx_l3_p, DIR = I
PORT nf10_10g_interface_2_xaui_rx_l3_n_pin = nf10_10g_interface_2_xaui_rx_l3_n, DIR = I
PORT nf10_10g_interface_2_xaui_tx_l1_n_pin = nf10_10g_interface_2_xaui_tx_l1_n, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l3_p_pin = nf10_10g_interface_3_xaui_tx_l3_p, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l3_n_pin = nf10_10g_interface_3_xaui_tx_l3_n, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l0_p_pin = nf10_10g_interface_3_xaui_tx_l0_p, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l0_n_pin = nf10_10g_interface_3_xaui_tx_l0_n, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l1_p_pin = nf10_10g_interface_3_xaui_tx_l1_p, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l2_p_pin = nf10_10g_interface_3_xaui_tx_l2_p, DIR = O
PORT nf10_10g_interface_3_xaui_tx_l2_n_pin = nf10_10g_interface_3_xaui_tx_l2_n, DIR = O
PORT nf10_10g_interface_3_xaui_rx_l0_p_pin = nf10_10g_interface_3_xaui_rx_l0_p, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l0_n_pin = nf10_10g_interface_3_xaui_rx_l0_n, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l1_p_pin = nf10_10g_interface_3_xaui_rx_l1_p, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l1_n_pin = nf10_10g_interface_3_xaui_rx_l1_n, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l2_p_pin = nf10_10g_interface_3_xaui_rx_l2_p, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l2_n_pin = nf10_10g_interface_3_xaui_rx_l2_n, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l3_p_pin = nf10_10g_interface_3_xaui_rx_l3_p, DIR = I
PORT nf10_10g_interface_3_xaui_rx_l3_n_pin = nf10_10g_interface_3_xaui_rx_l3_n, DIR = I
PORT nf10_10g_interface_3_xaui_tx_l1_n_pin = nf10_10g_interface_3_xaui_tx_l1_n, DIR = O
PORT refclk_A_p = DIFF_INPUT_BUF_0_DIFF_INPUT_P, DIR = I
PORT refclk_A_n = DIFF_INPUT_BUF_0_DIFF_INPUT_N, DIR = I
PORT refclk_B_p = DIFF_INPUT_BUF_1_DIFF_INPUT_P, DIR = I
PORT refclk_B_n = DIFF_INPUT_BUF_1_DIFF_INPUT_N, DIR = I
PORT refclk_C_p = DIFF_INPUT_BUF_2_DIFF_INPUT_P, DIR = I
PORT refclk_C_n = DIFF_INPUT_BUF_2_DIFF_INPUT_N, DIR = I
PORT refclk_D_p = DIFF_INPUT_BUF_3_DIFF_INPUT_P, DIR = I
PORT refclk_D_n = DIFF_INPUT_BUF_3_DIFF_INPUT_N, DIR = I
PORT MDC = nf10_mdio_0_PHY_MDC, DIR = O
PORT MDIO = nf10_mdio_0_PHY_MDIO, DIR = IO
PORT PHY_RST_N = nf10_mdio_0_PHY_rst_n, DIR = O, RST_POLARITY = 1
PORT pcie_clk_p = pcie_top_0_pcie_clk_p, DIR = I
PORT pcie_top_0_pci_exp_0_txp_pin = pcie_top_0_pci_exp_0_txp, DIR = O
PORT pcie_clk_n = pcie_top_0_pcie_clk_n, DIR = I
PORT pcie_top_0_pci_exp_0_rxp_pin = pcie_top_0_pci_exp_0_rxp, DIR = I
PORT pcie_top_0_pci_exp_0_rxn_pin = pcie_top_0_pci_exp_0_rxn, DIR = I
PORT pcie_top_0_pci_exp_1_txp_pin = pcie_top_0_pci_exp_1_txp, DIR = O
PORT pcie_top_0_pci_exp_1_txn_pin = pcie_top_0_pci_exp_1_txn, DIR = O
PORT pcie_top_0_pci_exp_1_rxp_pin = pcie_top_0_pci_exp_1_rxp, DIR = I
PORT pcie_top_0_pci_exp_1_rxn_pin = pcie_top_0_pci_exp_1_rxn, DIR = I
PORT pcie_top_0_pci_exp_4_txp_pin = pcie_top_0_pci_exp_4_txp, DIR = O
PORT pcie_top_0_pci_exp_2_txp_pin = pcie_top_0_pci_exp_2_txp, DIR = O
PORT pcie_top_0_pci_exp_2_txn_pin = pcie_top_0_pci_exp_2_txn, DIR = O
PORT pcie_top_0_pci_exp_2_rxp_pin = pcie_top_0_pci_exp_2_rxp, DIR = I
PORT pcie_top_0_pci_exp_2_rxn_pin = pcie_top_0_pci_exp_2_rxn, DIR = I
PORT pcie_top_0_pci_exp_3_txp_pin = pcie_top_0_pci_exp_3_txp, DIR = O
PORT pcie_top_0_pci_exp_3_txn_pin = pcie_top_0_pci_exp_3_txn, DIR = O
PORT pcie_top_0_pci_exp_3_rxp_pin = pcie_top_0_pci_exp_3_rxp, DIR = I
PORT pcie_top_0_pci_exp_3_rxn_pin = pcie_top_0_pci_exp_3_rxn, DIR = I
PORT pcie_top_0_pci_exp_4_txn_pin = pcie_top_0_pci_exp_4_txn, DIR = O
PORT pcie_top_0_pci_exp_4_rxp_pin = pcie_top_0_pci_exp_4_rxp, DIR = I
PORT pcie_top_0_pci_exp_4_rxn_pin = pcie_top_0_pci_exp_4_rxn, DIR = I
PORT pcie_top_0_pci_exp_5_txp_pin = pcie_top_0_pci_exp_5_txp, DIR = O
PORT pcie_top_0_pci_exp_5_txn_pin = pcie_top_0_pci_exp_5_txn, DIR = O
PORT pcie_top_0_pci_exp_5_rxp_pin = pcie_top_0_pci_exp_5_rxp, DIR = I
PORT pcie_top_0_pci_exp_5_rxn_pin = pcie_top_0_pci_exp_5_rxn, DIR = I
PORT pcie_top_0_pci_exp_6_txp_pin = pcie_top_0_pci_exp_6_txp, DIR = O
PORT pcie_top_0_pci_exp_6_txn_pin = pcie_top_0_pci_exp_6_txn, DIR = O
PORT pcie_top_0_pci_exp_6_rxp_pin = pcie_top_0_pci_exp_6_rxp, DIR = I
PORT pcie_top_0_pci_exp_6_rxn_pin = pcie_top_0_pci_exp_6_rxn, DIR = I
PORT pcie_top_0_pci_exp_7_txn_pin = pcie_top_0_pci_exp_7_txn, DIR = O
PORT pcie_top_0_pci_exp_7_txp_pin = pcie_top_0_pci_exp_7_txp, DIR = O
PORT pcie_top_0_pci_exp_7_rxn_pin = pcie_top_0_pci_exp_7_rxn, DIR = I
PORT pcie_top_0_pci_exp_7_rxp_pin = pcie_top_0_pci_exp_7_rxp, DIR = I
PORT pcie_top_0_pci_exp_0_txn_pin = pcie_top_0_pci_exp_0_txn, DIR = O
PORT axi_emc_0_Mem_A_pin = axi_emc_0_Mem_A, DIR = O, VEC = [23:0]
PORT axi_emc_0_Mem_CEN_pin = axi_emc_0_Mem_CEN, DIR = O, VEC = [0:0]
PORT axi_emc_0_Mem_OEN_pin = axi_emc_0_Mem_OEN, DIR = O, VEC = [0:0]
PORT axi_emc_0_Mem_WEN_pin = axi_emc_0_Mem_WEN, DIR = O
PORT axi_emc_0_Mem_DQ_pin = axi_emc_0_Mem_DQ, DIR = IO, VEC = [31:0]
PORT axi_cfg_fpga_0_GPIO_IO_pin = axi_cfg_fpga_0_GPIO_IO, DIR = IO, VEC = [1:0]
PORT qdr_k_2 = nf10_sram_fifo_0_qdr_k_2, DIR = O
PORT qdr_c_2 = nf10_sram_fifo_0_qdr_c_2, DIR = O
PORT qdr_k_n_2 = nf10_sram_fifo_0_qdr_k_n_2, DIR = O
PORT qdr_c_n_2 = nf10_sram_fifo_0_qdr_c_n_2, DIR = O
PORT qdr_cq_n_2 = net_qdr_cq_n_2, DIR = I
PORT qdr_cq_2 = net_qdr_cq_2, DIR = I
PORT qdr_dll_off_n_2 = nf10_sram_fifo_0_qdr_dll_off_n_2, DIR = O
PORT qdr_bw_n_2 = nf10_sram_fifo_0_qdr_bw_n_2, DIR = O, VEC = [3:0]
PORT qdr_r_n_2 = nf10_sram_fifo_0_qdr_r_n_2, DIR = O
PORT qdr_w_n_2 = nf10_sram_fifo_0_qdr_w_n_2, DIR = O
PORT qdr_sa_2 = nf10_sram_fifo_0_qdr_sa_2, DIR = O, VEC = [18:0]
PORT qdr_q_2 = net_qdr_q_2, DIR = I, VEC = [35:0]
PORT qdr_d_2 = nf10_sram_fifo_0_qdr_d_2, DIR = O, VEC = [35:0]
PORT qdr_k_1 = nf10_sram_fifo_0_qdr_k_1, DIR = O
PORT qdr_c_1 = nf10_sram_fifo_0_qdr_c_1, DIR = O
PORT qdr_k_n_1 = nf10_sram_fifo_0_qdr_k_n_1, DIR = O
PORT qdr_c_n_1 = nf10_sram_fifo_0_qdr_c_n_1, DIR = O
PORT qdr_cq_n_1 = net_qdr_cq_n_1, DIR = I
PORT qdr_cq_1 = net_qdr_cq_1, DIR = I
PORT qdr_dll_off_n_1 = nf10_sram_fifo_0_qdr_dll_off_n_1, DIR = O
PORT qdr_bw_n_1 = nf10_sram_fifo_0_qdr_bw_n_1, DIR = O, VEC = [3:0]
PORT qdr_r_n_1 = nf10_sram_fifo_0_qdr_r_n_1, DIR = O
PORT qdr_w_n_1 = nf10_sram_fifo_0_qdr_w_n_1, DIR = O
PORT qdr_sa_1 = nf10_sram_fifo_0_qdr_sa_1, DIR = O, VEC = [18:0]
PORT qdr_q_1 = net_qdr_q_1, DIR = I, VEC = [35:0]
PORT qdr_d_1 = nf10_sram_fifo_0_qdr_d_1, DIR = O, VEC = [35:0]
PORT masterbank_sel_pin = net_masterbank_sel_pin, DIR = I, VEC = [2:0]
PORT qdr_k_0 = nf10_sram_fifo_0_qdr_k_0, DIR = O
PORT qdr_c_0 = nf10_sram_fifo_0_qdr_c_0, DIR = O
PORT qdr_k_n_0 = nf10_sram_fifo_0_qdr_k_n_0, DIR = O
PORT qdr_c_n_0 = nf10_sram_fifo_0_qdr_c_n_0, DIR = O
PORT qdr_cq_n_0 = net_qdr_cq_n_0, DIR = I
PORT qdr_cq_0 = net_qdr_cq_0, DIR = I
PORT qdr_dll_off_n_0 = nf10_sram_fifo_0_qdr_dll_off_n_0, DIR = O
PORT qdr_bw_n_0 = nf10_sram_fifo_0_qdr_bw_n_0, DIR = O, VEC = [3:0]
PORT qdr_r_n_0 = nf10_sram_fifo_0_qdr_r_n_0, DIR = O
PORT qdr_w_n_0 = nf10_sram_fifo_0_qdr_w_n_0, DIR = O
PORT qdr_sa_0 = nf10_sram_fifo_0_qdr_sa_0, DIR = O, VEC = [18:0]
PORT qdr_q_0 = net_qdr_q_0, DIR = I, VEC = [35:0]
PORT qdr_d_0 = nf10_sram_fifo_0_qdr_d_0, DIR = O, VEC = [35:0]


BEGIN axi_interconnect
PARAMETER INSTANCE = axi_interconnect_0
PARAMETER HW_VER = 1.02.a
PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
PORT INTERCONNECT_ARESETN = connectnetwork_0_reset_reset_0_Reset_2_adhoc
PORT interconnect_aclk = control_clk
END

BEGIN microblaze
PARAMETER INSTANCE = microblaze_0
PARAMETER HW_VER = 8.00.b
PARAMETER C_INTERCONNECT = 2
PARAMETER C_USE_BARREL = 1
PARAMETER C_USE_FPU = 0
PARAMETER C_DEBUG_ENABLED = 0
PARAMETER C_ICACHE_BASEADDR = 0X00000000
PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
PARAMETER C_USE_ICACHE = 0
PARAMETER C_ICACHE_ALWAYS_USED = 0
PARAMETER C_DCACHE_BASEADDR = 0X00000000
PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
PARAMETER C_USE_DCACHE = 0
PARAMETER C_DCACHE_ALWAYS_USED = 0
PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0
PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0
PARAMETER C_USE_HW_MUL = 0
BUS_INTERFACE M_AXI_DP = axi_interconnect_0
BUS_INTERFACE DLMB = microblaze_0_dlmb
BUS_INTERFACE ILMB = microblaze_0_ilmb
PORT MB_RESET = microblaze_0_Reset_reset_0_Reset_0_adhoc
PORT CLK = control_clk
END

BEGIN lmb_v10
PARAMETER INSTANCE = microblaze_0_ilmb
PARAMETER HW_VER = 1.00.a
PORT SYS_RST = sys_bus_reset
PORT LMB_CLK = control_clk
END

BEGIN lmb_v10
PARAMETER INSTANCE = microblaze_0_dlmb
PARAMETER HW_VER = 1.00.a
PORT SYS_RST = sys_bus_reset
PORT LMB_CLK = control_clk
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00003fff
BUS_INTERFACE SLMB = microblaze_0_ilmb
BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
PARAMETER HW_VER = 2.10.b
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00003fff
BUS_INTERFACE SLMB = microblaze_0_dlmb
BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
PARAMETER INSTANCE = microblaze_0_bram_block
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN proc_sys_reset
PARAMETER INSTANCE = reset_0
PARAMETER HW_VER = 3.00.a
PARAMETER C_EXT_RESET_HIGH = 0
PORT Ext_Reset_In = RESET
PORT MB_Reset = microblaze_0_Reset_reset_0_Reset_0_adhoc
PORT Slowest_sync_clk = control_clk
PORT Interconnect_aresetn = connectnetwork_0_reset_reset_0_Reset_2_adhoc
PORT BUS_STRUCT_RESET = sys_bus_reset
PORT Dcm_locked = dcm_locked
PORT Peripheral_aresetn = Peripheral_aresetn
END

BEGIN axi_uartlite
PARAMETER INSTANCE = RS232_Uart_1
PARAMETER HW_VER = 1.01.a
PARAMETER C_BAUDRATE = 9600
PARAMETER C_DATA_BITS = 8
PARAMETER C_USE_PARITY = 0
PARAMETER C_ODD_PARITY = 1
PARAMETER C_BASEADDR = 0x40600000
PARAMETER C_HIGHADDR = 0x4060ffff
BUS_INTERFACE S_AXI = axi_interconnect_0
PORT TX = RS232_Uart_1_sout
PORT RX = RS232_Uart_1_sin
PORT S_AXI_ACLK = control_clk
END

BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER HW_VER = 4.01.a
PARAMETER C_CLKIN_FREQ = 100000000
PARAMETER C_CLKOUT0_FREQ = 100000000
PARAMETER C_CLKOUT0_GROUP = NONE
PARAMETER C_CLKOUT1_FREQ = 160000000
PARAMETER C_CLKOUT1_GROUP = NONE
PARAMETER C_EXT_RESET_HIGH = 0
PARAMETER C_CLKOUT2_FREQ = 210000000
PARAMETER C_CLKOUT3_FREQ = 210000000
PARAMETER C_CLKOUT3_PHASE = 270
PARAMETER C_CLKOUT4_FREQ = 200000000
PORT CLKIN = CLK
PORT CLKOUT0 = control_clk
PORT RST = RESET
PORT LOCKED = dcm_locked
PORT CLKOUT1 = core_clk
PORT CLKOUT2 = clock_generator_0_CLKOUT2
PORT CLKOUT4 = clock_generator_0_CLKOUT4
PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

#!BEGIN nf10_10g_interface
#!PARAMETER INSTANCE = nf10_10g_interface_0
#!PARAMETER HW_VER = 1.10.a
#!PARAMETER C_XAUI_REVERSE = 1
#!PARAMETER C_DEFAULT_VALUE_ENABLE = 1
#!PARAMETER C_DEFAULT_SRC_PORT = 0x01
#!PARAMETER C_M_AXIS_DATA_WIDTH = 256
#!PARAMETER C_S_AXIS_DATA_WIDTH = 256
#!BUS_INTERFACE M_AXIS = nf10_10g_interface_0_M_AXIS
#!BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_0
#!PORT axi_aclk = core_clk
#!PORT refclk = refclk_A
#!PORT dclk = control_clk
#!PORT xaui_tx_l0_p = nf10_10g_interface_0_xaui_tx_l0_p
#!PORT xaui_tx_l0_n = nf10_10g_interface_0_xaui_tx_l0_n
#!PORT xaui_tx_l1_p = nf10_10g_interface_0_xaui_tx_l1_p
#!PORT xaui_tx_l1_n = nf10_10g_interface_0_xaui_tx_l1_n
#!PORT xaui_tx_l2_p = nf10_10g_interface_0_xaui_tx_l2_p
#!PORT xaui_tx_l3_n = nf10_10g_interface_0_xaui_tx_l3_n
#!PORT xaui_tx_l2_n = nf10_10g_interface_0_xaui_tx_l2_n
#!PORT xaui_tx_l3_p = nf10_10g_interface_0_xaui_tx_l3_p
#!PORT xaui_rx_l0_n = nf10_10g_interface_0_xaui_rx_l0_n
#!PORT xaui_rx_l1_p = nf10_10g_interface_0_xaui_rx_l1_p
#!PORT xaui_rx_l1_n = nf10_10g_interface_0_xaui_rx_l1_n
#!PORT xaui_rx_l2_p = nf10_10g_interface_0_xaui_rx_l2_p
#!PORT xaui_rx_l2_n = nf10_10g_interface_0_xaui_rx_l2_n
#!PORT xaui_rx_l3_p = nf10_10g_interface_0_xaui_rx_l3_p
#!PORT xaui_rx_l3_n = nf10_10g_interface_0_xaui_rx_l3_n
#!PORT xaui_rx_l0_p = nf10_10g_interface_0_xaui_rx_l0_p
#!PORT axi_resetn = Peripheral_aresetn
#!END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_0)
BEGIN nf10_axis_sim_stim
PARAMETER INSTANCE = stim_nf10_10g_interface_0_M_AXIS
PARAMETER HW_VER = 1.10.a
PARAMETER input_file = ../../nf10_10g_interface_0_stim.axi
PARAMETER C_M_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = nf10_10g_interface_0_M_AXIS
PORT aclk = core_clk
PORT aresetn = Peripheral_aresetn
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_0_counter
PORT activity_stim = stim_nf10_10g_interface_0_M_AXIS_activity_stim
PORT barrier_req = stim_nf10_10g_interface_0_M_AXIS_barrier_req
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_0)
BEGIN nf10_axis_sim_record
PARAMETER INSTANCE = record_nf10_bram_output_queues_0_M_AXIS_0
PARAMETER HW_VER = 1.00.a
PARAMETER output_file = ../../nf10_10g_interface_0_log.axi
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_0
PORT aclk = core_clk
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_0_counter
PORT activity_rec = record_nf10_bram_output_queues_0_M_AXIS_0_activity_rec
END

#!BEGIN nf10_10g_interface
#!PARAMETER INSTANCE = nf10_10g_interface_1
#!PARAMETER HW_VER = 1.10.a
#!PARAMETER C_XAUI_REVERSE = 1
#!PARAMETER C_DEFAULT_VALUE_ENABLE = 1
#!PARAMETER C_DEFAULT_SRC_PORT = 0x04
#!PARAMETER C_M_AXIS_DATA_WIDTH = 256
#!PARAMETER C_S_AXIS_DATA_WIDTH = 256
#!BUS_INTERFACE M_AXIS = nf10_10g_interface_1_M_AXIS
#!BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_1
#!PORT dclk = control_clk
#!PORT xaui_tx_l3_n = nf10_10g_interface_1_xaui_tx_l3_n
#!PORT xaui_tx_l1_n = nf10_10g_interface_1_xaui_tx_l1_n
#!PORT xaui_tx_l3_p = nf10_10g_interface_1_xaui_tx_l3_p
#!PORT xaui_tx_l0_p = nf10_10g_interface_1_xaui_tx_l0_p
#!PORT xaui_tx_l0_n = nf10_10g_interface_1_xaui_tx_l0_n
#!PORT xaui_tx_l1_p = nf10_10g_interface_1_xaui_tx_l1_p
#!PORT xaui_tx_l2_n = nf10_10g_interface_1_xaui_tx_l2_n
#!PORT xaui_rx_l0_p = nf10_10g_interface_1_xaui_rx_l0_p
#!PORT xaui_rx_l0_n = nf10_10g_interface_1_xaui_rx_l0_n
#!PORT xaui_rx_l1_p = nf10_10g_interface_1_xaui_rx_l1_p
#!PORT xaui_rx_l1_n = nf10_10g_interface_1_xaui_rx_l1_n
#!PORT xaui_rx_l2_p = nf10_10g_interface_1_xaui_rx_l2_p
#!PORT xaui_rx_l2_n = nf10_10g_interface_1_xaui_rx_l2_n
#!PORT xaui_rx_l3_p = nf10_10g_interface_1_xaui_rx_l3_p
#!PORT xaui_rx_l3_n = nf10_10g_interface_1_xaui_rx_l3_n
#!PORT xaui_tx_l2_p = nf10_10g_interface_1_xaui_tx_l2_p
#!PORT refclk = refclk_B
#!PORT axi_aclk = core_clk
#!PORT axi_resetn = Peripheral_aresetn
#!END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_1)
BEGIN nf10_axis_sim_stim
PARAMETER INSTANCE = stim_nf10_10g_interface_1_M_AXIS
PARAMETER HW_VER = 1.10.a
PARAMETER input_file = ../../nf10_10g_interface_1_stim.axi
PARAMETER C_M_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = nf10_10g_interface_1_M_AXIS
PORT aclk = core_clk
PORT aresetn = Peripheral_aresetn
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_1_counter
PORT activity_stim = stim_nf10_10g_interface_1_M_AXIS_activity_stim
PORT barrier_req = stim_nf10_10g_interface_1_M_AXIS_barrier_req
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_1)
BEGIN nf10_axis_sim_record
PARAMETER INSTANCE = record_nf10_bram_output_queues_0_M_AXIS_1
PARAMETER HW_VER = 1.00.a
PARAMETER output_file = ../../nf10_10g_interface_1_log.axi
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_1
PORT aclk = core_clk
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_1_counter
PORT activity_rec = record_nf10_bram_output_queues_0_M_AXIS_1_activity_rec
END

#!BEGIN nf10_10g_interface
#!PARAMETER INSTANCE = nf10_10g_interface_2
#!PARAMETER HW_VER = 1.10.a
#!PARAMETER C_XAUI_REVERSE = 1
#!PARAMETER C_DEFAULT_VALUE_ENABLE = 1
#!PARAMETER C_DEFAULT_SRC_PORT = 0x10
#!PARAMETER C_M_AXIS_DATA_WIDTH = 256
#!PARAMETER C_S_AXIS_DATA_WIDTH = 256
#!BUS_INTERFACE M_AXIS = nf10_10g_interface_2_M_AXIS
#!BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_2
#!PORT dclk = control_clk
#!PORT xaui_tx_l3_p = nf10_10g_interface_2_xaui_tx_l3_p
#!PORT xaui_tx_l3_n = nf10_10g_interface_2_xaui_tx_l3_n
#!PORT xaui_tx_l0_p = nf10_10g_interface_2_xaui_tx_l0_p
#!PORT xaui_tx_l0_n = nf10_10g_interface_2_xaui_tx_l0_n
#!PORT xaui_tx_l1_p = nf10_10g_interface_2_xaui_tx_l1_p
#!PORT xaui_tx_l2_p = nf10_10g_interface_2_xaui_tx_l2_p
#!PORT xaui_tx_l2_n = nf10_10g_interface_2_xaui_tx_l2_n
#!PORT xaui_rx_l0_p = nf10_10g_interface_2_xaui_rx_l0_p
#!PORT xaui_rx_l0_n = nf10_10g_interface_2_xaui_rx_l0_n
#!PORT xaui_rx_l1_p = nf10_10g_interface_2_xaui_rx_l1_p
#!PORT xaui_rx_l1_n = nf10_10g_interface_2_xaui_rx_l1_n
#!PORT xaui_rx_l2_p = nf10_10g_interface_2_xaui_rx_l2_p
#!PORT xaui_rx_l2_n = nf10_10g_interface_2_xaui_rx_l2_n
#!PORT xaui_rx_l3_p = nf10_10g_interface_2_xaui_rx_l3_p
#!PORT xaui_rx_l3_n = nf10_10g_interface_2_xaui_rx_l3_n
#!PORT xaui_tx_l1_n = nf10_10g_interface_2_xaui_tx_l1_n
#!PORT refclk = refclk_C
#!PORT axi_aclk = core_clk
#!PORT axi_resetn = Peripheral_aresetn
#!END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_2)
BEGIN nf10_axis_sim_stim
PARAMETER INSTANCE = stim_nf10_10g_interface_2_M_AXIS
PARAMETER HW_VER = 1.10.a
PARAMETER input_file = ../../nf10_10g_interface_2_stim.axi
PARAMETER C_M_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = nf10_10g_interface_2_M_AXIS
PORT aclk = core_clk
PORT aresetn = Peripheral_aresetn
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_2_counter
PORT activity_stim = stim_nf10_10g_interface_2_M_AXIS_activity_stim
PORT barrier_req = stim_nf10_10g_interface_2_M_AXIS_barrier_req
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_2)
BEGIN nf10_axis_sim_record
PARAMETER INSTANCE = record_nf10_bram_output_queues_0_M_AXIS_2
PARAMETER HW_VER = 1.00.a
PARAMETER output_file = ../../nf10_10g_interface_2_log.axi
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_2
PORT aclk = core_clk
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_2_counter
PORT activity_rec = record_nf10_bram_output_queues_0_M_AXIS_2_activity_rec
END

#!BEGIN nf10_10g_interface
#!PARAMETER INSTANCE = nf10_10g_interface_3
#!PARAMETER HW_VER = 1.10.a
#!PARAMETER C_M_AXIS_DATA_WIDTH = 256
#!PARAMETER C_S_AXIS_DATA_WIDTH = 256
#!PARAMETER C_DEFAULT_VALUE_ENABLE = 1
#!PARAMETER C_DEFAULT_SRC_PORT = 0x40
#!BUS_INTERFACE M_AXIS = nf10_10g_interface_3_M_AXIS
#!BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_3
#!PORT xaui_tx_l3_p = nf10_10g_interface_3_xaui_tx_l3_p
#!PORT xaui_tx_l3_n = nf10_10g_interface_3_xaui_tx_l3_n
#!PORT xaui_tx_l0_p = nf10_10g_interface_3_xaui_tx_l0_p
#!PORT xaui_tx_l0_n = nf10_10g_interface_3_xaui_tx_l0_n
#!PORT xaui_tx_l1_p = nf10_10g_interface_3_xaui_tx_l1_p
#!PORT xaui_tx_l2_p = nf10_10g_interface_3_xaui_tx_l2_p
#!PORT xaui_tx_l2_n = nf10_10g_interface_3_xaui_tx_l2_n
#!PORT xaui_rx_l0_p = nf10_10g_interface_3_xaui_rx_l0_p
#!PORT xaui_rx_l0_n = nf10_10g_interface_3_xaui_rx_l0_n
#!PORT xaui_rx_l1_p = nf10_10g_interface_3_xaui_rx_l1_p
#!PORT xaui_rx_l1_n = nf10_10g_interface_3_xaui_rx_l1_n
#!PORT xaui_rx_l2_p = nf10_10g_interface_3_xaui_rx_l2_p
#!PORT xaui_rx_l2_n = nf10_10g_interface_3_xaui_rx_l2_n
#!PORT xaui_rx_l3_p = nf10_10g_interface_3_xaui_rx_l3_p
#!PORT xaui_rx_l3_n = nf10_10g_interface_3_xaui_rx_l3_n
#!PORT xaui_tx_l1_n = nf10_10g_interface_3_xaui_tx_l1_n
#!PORT dclk = control_clk
#!PORT refclk = refclk_D
#!PORT axi_aclk = core_clk
#!PORT axi_resetn = Peripheral_aresetn
#!END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_3)
BEGIN nf10_axis_sim_stim
PARAMETER INSTANCE = stim_nf10_10g_interface_3_M_AXIS
PARAMETER HW_VER = 1.10.a
PARAMETER input_file = ../../nf10_10g_interface_3_stim.axi
PARAMETER C_M_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = nf10_10g_interface_3_M_AXIS
PORT aclk = core_clk
PORT aresetn = Peripheral_aresetn
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_3_counter
PORT activity_stim = stim_nf10_10g_interface_3_M_AXIS_activity_stim
PORT barrier_req = stim_nf10_10g_interface_3_M_AXIS_barrier_req
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END
#
# Replacing core nf10_10g_interface (instance nf10_10g_interface_3)
BEGIN nf10_axis_sim_record
PARAMETER INSTANCE = record_nf10_bram_output_queues_0_M_AXIS_3
PARAMETER HW_VER = 1.00.a
PARAMETER output_file = ../../nf10_10g_interface_3_log.axi
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_3
PORT aclk = core_clk
PORT counter = record_nf10_bram_output_queues_0_M_AXIS_3_counter
PORT activity_rec = record_nf10_bram_output_queues_0_M_AXIS_3_activity_rec
END

BEGIN diff_input_buf
PARAMETER INSTANCE = diff_input_buf_0
PARAMETER HW_VER = 1.00.a
PORT DIFF_INPUT_P = DIFF_INPUT_BUF_0_DIFF_INPUT_P
PORT DIFF_INPUT_N = DIFF_INPUT_BUF_0_DIFF_INPUT_N
PORT SINGLE_ENDED_INPUT = refclk_A
END

BEGIN diff_input_buf
PARAMETER INSTANCE = diff_input_buf_1
PARAMETER HW_VER = 1.00.a
PORT DIFF_INPUT_P = DIFF_INPUT_BUF_1_DIFF_INPUT_P
PORT DIFF_INPUT_N = DIFF_INPUT_BUF_1_DIFF_INPUT_N
PORT SINGLE_ENDED_INPUT = refclk_B
END

BEGIN diff_input_buf
PARAMETER INSTANCE = diff_input_buf_2
PARAMETER HW_VER = 1.00.a
PORT DIFF_INPUT_P = DIFF_INPUT_BUF_2_DIFF_INPUT_P
PORT DIFF_INPUT_N = DIFF_INPUT_BUF_2_DIFF_INPUT_N
PORT SINGLE_ENDED_INPUT = refclk_C
END

BEGIN diff_input_buf
PARAMETER INSTANCE = diff_input_buf_3
PARAMETER HW_VER = 1.00.a
PORT SINGLE_ENDED_INPUT = refclk_D
PORT DIFF_INPUT_N = DIFF_INPUT_BUF_3_DIFF_INPUT_N
PORT DIFF_INPUT_P = DIFF_INPUT_BUF_3_DIFF_INPUT_P
END

BEGIN nf10_mdio
PARAMETER INSTANCE = nf10_mdio_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_INCLUDE_PHY_CONSTRAINTS = 0
PARAMETER C_BASEADDR = 0x7a000000
PARAMETER C_HIGHADDR = 0x7a00ffff
BUS_INTERFACE S_AXI = axi_interconnect_0
PORT S_AXI_ACLK = control_clk
PORT PHY_MDC = nf10_mdio_0_PHY_MDC
PORT PHY_MDIO = nf10_mdio_0_PHY_MDIO
PORT PHY_rst_n = nf10_mdio_0_PHY_rst_n
END

BEGIN axi_timebase_wdt
PARAMETER INSTANCE = axi_timebase_wdt_0
PARAMETER HW_VER = 1.01.a
PARAMETER C_BASEADDR = 0x41a20000
PARAMETER C_HIGHADDR = 0x41a2ffff
BUS_INTERFACE S_AXI = axi_interconnect_0
PORT S_AXI_ACLK = control_clk
END

BEGIN nf10_input_arbiter
PARAMETER INSTANCE = nf10_input_arbiter_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = nf10_input_arbiter_0_M_AXIS
BUS_INTERFACE S_AXIS_0 = nf10_10g_interface_0_M_AXIS
BUS_INTERFACE S_AXIS_1 = nf10_10g_interface_1_M_AXIS
BUS_INTERFACE S_AXIS_2 = nf10_10g_interface_2_M_AXIS
BUS_INTERFACE S_AXIS_3 = nf10_10g_interface_3_M_AXIS
BUS_INTERFACE S_AXIS_4 = nf10_axis_converter_dma_master_M_AXIS
PORT axi_aclk = core_clk
PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_bram_output_queues
PARAMETER INSTANCE = nf10_bram_output_queues_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS_0 = nf10_bram_output_queues_0_M_AXIS_0
BUS_INTERFACE M_AXIS_1 = nf10_bram_output_queues_0_M_AXIS_1
BUS_INTERFACE M_AXIS_2 = nf10_bram_output_queues_0_M_AXIS_2
BUS_INTERFACE M_AXIS_3 = nf10_bram_output_queues_0_M_AXIS_3
BUS_INTERFACE M_AXIS_4 = nf10_bram_output_queues_0_M_AXIS_4
BUS_INTERFACE S_AXIS = nf10_sram_fifo_0_m_axis_0
PORT axi_aclk = core_clk
PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_nic_output_port_lookup
PARAMETER INSTANCE = nf10_nic_output_port_lookup_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_input_arbiter_0_M_AXIS
BUS_INTERFACE M_AXIS = nf10_nic_output_port_lookup_0_M_AXIS
PORT axi_aclk = core_clk
PORT axi_resetn = Peripheral_aresetn
END

#!BEGIN dma
#!PARAMETER INSTANCE = dma_0
#!PARAMETER HW_VER = 1.10.a
#!PARAMETER C_M_AXIS_DATA_WIDTH = 256
#!PARAMETER C_S_AXIS_DATA_WIDTH = 256
#!PARAMETER C_BASEADDR = 0x7d400000
#!PARAMETER C_HIGHADDR = 0x7d40ffff
#!BUS_INTERFACE M_AXI = axi_interconnect_0
#!BUS_INTERFACE M_AXIS = dma_0_M_AXIS
#!BUS_INTERFACE S_AXI = axi_interconnect_0
#!BUS_INTERFACE S_AXIS = nf10_axis_converter_dma_slave_M_AXIS
#!PORT reset_n = Peripheral_aresetn
#!PORT M_AXIS_ACLK = core_clk
#!PORT S_AXIS_ACLK = core_clk
#!PORT M_AXI_LITE_ACLK = control_clk
#!PORT S_AXI_ACLK = control_clk
#!PORT pcie_clk_p = pcie_top_0_pcie_clk_p
#!PORT pci_exp_0_txp = pcie_top_0_pci_exp_0_txp
#!PORT pcie_clk_n = pcie_top_0_pcie_clk_n
#!PORT pci_exp_0_rxp = pcie_top_0_pci_exp_0_rxp
#!PORT pci_exp_0_rxn = pcie_top_0_pci_exp_0_rxn
#!PORT pci_exp_1_txp = pcie_top_0_pci_exp_1_txp
#!PORT pci_exp_1_txn = pcie_top_0_pci_exp_1_txn
#!PORT pci_exp_1_rxp = pcie_top_0_pci_exp_1_rxp
#!PORT pci_exp_1_rxn = pcie_top_0_pci_exp_1_rxn
#!PORT pci_exp_4_txp = pcie_top_0_pci_exp_4_txp
#!PORT pci_exp_2_txp = pcie_top_0_pci_exp_2_txp
#!PORT pci_exp_2_txn = pcie_top_0_pci_exp_2_txn
#!PORT pci_exp_2_rxp = pcie_top_0_pci_exp_2_rxp
#!PORT pci_exp_2_rxn = pcie_top_0_pci_exp_2_rxn
#!PORT pci_exp_3_txp = pcie_top_0_pci_exp_3_txp
#!PORT pci_exp_3_txn = pcie_top_0_pci_exp_3_txn
#!PORT pci_exp_3_rxp = pcie_top_0_pci_exp_3_rxp
#!PORT pci_exp_3_rxn = pcie_top_0_pci_exp_3_rxn
#!PORT pci_exp_4_txn = pcie_top_0_pci_exp_4_txn
#!PORT pci_exp_4_rxp = pcie_top_0_pci_exp_4_rxp
#!PORT pci_exp_4_rxn = pcie_top_0_pci_exp_4_rxn
#!PORT pci_exp_5_txp = pcie_top_0_pci_exp_5_txp
#!PORT pci_exp_5_txn = pcie_top_0_pci_exp_5_txn
#!PORT pci_exp_5_rxp = pcie_top_0_pci_exp_5_rxp
#!PORT pci_exp_5_rxn = pcie_top_0_pci_exp_5_rxn
#!PORT pci_exp_6_txp = pcie_top_0_pci_exp_6_txp
#!PORT pci_exp_6_txn = pcie_top_0_pci_exp_6_txn
#!PORT pci_exp_6_rxp = pcie_top_0_pci_exp_6_rxp
#!PORT pci_exp_6_rxn = pcie_top_0_pci_exp_6_rxn
#!PORT pci_exp_7_txn = pcie_top_0_pci_exp_7_txn
#!PORT pci_exp_7_txp = pcie_top_0_pci_exp_7_txp
#!PORT pci_exp_7_rxn = pcie_top_0_pci_exp_7_rxn
#!PORT pci_exp_7_rxp = pcie_top_0_pci_exp_7_rxp
#!PORT pci_exp_0_txn = pcie_top_0_pci_exp_0_txn
#!END
#
# Replacing core dma (instance dma_0)
BEGIN nf10_axis_sim_stim
PARAMETER INSTANCE = stim_dma_0_M_AXIS
PARAMETER HW_VER = 1.10.a
PARAMETER input_file = ../../dma_0_stim.axi
PARAMETER C_M_AXIS_DATA_WIDTH = 256
BUS_INTERFACE M_AXIS = dma_0_M_AXIS
PORT aclk = core_clk
PORT aresetn = Peripheral_aresetn
PORT counter = record_nf10_axis_converter_dma_slave_M_AXIS_counter
PORT activity_stim = stim_dma_0_M_AXIS_activity_stim
PORT barrier_req = stim_dma_0_M_AXIS_barrier_req
PORT barrier_proceed = nf10_barrier_0_barrier_proceed
END
#
# Replacing core dma (instance dma_0)
BEGIN nf10_axis_sim_record
PARAMETER INSTANCE = record_nf10_axis_converter_dma_slave_M_AXIS
PARAMETER HW_VER = 1.00.a
PARAMETER output_file = ../../dma_0_log.axi
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_axis_converter_dma_slave_M_AXIS
PORT aclk = core_clk
PORT counter = record_nf10_axis_converter_dma_slave_M_AXIS_counter
PORT activity_rec = record_nf10_axis_converter_dma_slave_M_AXIS_activity_rec
END

BEGIN axi_emc
PARAMETER INSTANCE = axi_emc_0
PARAMETER HW_VER = 1.01.a
PARAMETER C_NUM_BANKS_MEM = 1
PARAMETER C_MEM0_WIDTH = 32
PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
PARAMETER C_MEM0_TYPE = 2
PARAMETER C_TCEDV_PS_MEM_0 = 130000
PARAMETER C_TAVDV_PS_MEM_0 = 130000
PARAMETER C_THZCE_PS_MEM_0 = 35000
PARAMETER C_TWC_PS_MEM_0 = 13000
PARAMETER C_TWP_PS_MEM_0 = 70000
PARAMETER C_TLZWE_PS_MEM_0 = 35000
PARAMETER C_MAX_MEM_WIDTH = 32
PARAMETER C_S_AXI_MEM_PROTOCOL = axi4lite
PARAMETER C_S_AXI_MEM_ID_WIDTH = 1
PARAMETER C_S_AXI_MEM0_BASEADDR = 0x80000000
PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x83ffffff
BUS_INTERFACE S_AXI_MEM = axi_interconnect_0
PORT S_AXI_ACLK = control_clk
PORT RdClk = control_clk
PORT Mem_WEN = axi_emc_0_Mem_WEN
PORT Mem_OEN = axi_emc_0_Mem_OEN
PORT Mem_CEN = axi_emc_0_Mem_CEN
PORT Mem_DQ = axi_emc_0_Mem_DQ
PORT Mem_A = 0b000000 & axi_emc_0_Mem_A & 0b00
END

BEGIN axi_gpio
PARAMETER INSTANCE = axi_cfg_fpga_0
PARAMETER HW_VER = 1.01.a
PARAMETER C_GPIO_WIDTH = 2
PARAMETER C_DOUT_DEFAULT = 0x9c1eFFFF
PARAMETER C_TRI_DEFAULT = 0x00000000
PARAMETER C_BASEADDR = 0x40000000
PARAMETER C_HIGHADDR = 0x40000fff
BUS_INTERFACE S_AXI = axi_interconnect_0
PORT S_AXI_ACLK = control_clk
PORT GPIO_IO = axi_cfg_fpga_0_GPIO_IO
END

BEGIN nf10_identifier
PARAMETER INSTANCE = nf10_identifier_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0x6a000000
PARAMETER C_HIGHADDR = 0x6a00ffff
BUS_INTERFACE S_AXI = axi_interconnect_0
PORT S_AXI_ACLK = control_clk
PORT S_AXI_ARESETN = Peripheral_aresetn
END

BEGIN nf10_axis_converter
PARAMETER INSTANCE = nf10_axis_converter_dma_master
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = dma_0_M_AXIS
BUS_INTERFACE M_AXIS = nf10_axis_converter_dma_master_M_AXIS
PORT axi_resetn = Peripheral_aresetn
PORT axi_aclk = core_clk
END

BEGIN nf10_axis_converter
PARAMETER INSTANCE = nf10_axis_converter_dma_slave
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_4
BUS_INTERFACE M_AXIS = nf10_axis_converter_dma_slave_M_AXIS
PORT axi_resetn = Peripheral_aresetn
PORT axi_aclk = core_clk
END

BEGIN nf10_sram_fifo
PARAMETER INSTANCE = nf10_sram_fifo_0
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE m_axis = nf10_sram_fifo_0_m_axis_0
BUS_INTERFACE s_axis = nf10_nic_output_port_lookup_0_M_AXIS
PORT memclk = clock_generator_0_CLKOUT2
PORT memclk_200 = clock_generator_0_CLKOUT4
PORT memclk_270 = clock_generator_0_CLKOUT3
PORT aresetn = Peripheral_aresetn
PORT locked = dcm_locked
PORT aclk = core_clk
PORT qdr_k_2 = nf10_sram_fifo_0_qdr_k_2
PORT qdr_c_2 = nf10_sram_fifo_0_qdr_c_2
PORT qdr_k_n_2 = nf10_sram_fifo_0_qdr_k_n_2
PORT qdr_c_n_2 = nf10_sram_fifo_0_qdr_c_n_2
PORT qdr_cq_n_2 = net_qdr_cq_n_2
PORT qdr_cq_2 = net_qdr_cq_2
PORT qdr_dll_off_n_2 = nf10_sram_fifo_0_qdr_dll_off_n_2
PORT qdr_bw_n_2 = nf10_sram_fifo_0_qdr_bw_n_2
PORT qdr_r_n_2 = nf10_sram_fifo_0_qdr_r_n_2
PORT qdr_w_n_2 = nf10_sram_fifo_0_qdr_w_n_2
PORT qdr_sa_2 = nf10_sram_fifo_0_qdr_sa_2
PORT qdr_q_2 = net_qdr_q_2
PORT qdr_d_2 = nf10_sram_fifo_0_qdr_d_2
PORT qdr_k_1 = nf10_sram_fifo_0_qdr_k_1
PORT qdr_c_1 = nf10_sram_fifo_0_qdr_c_1
PORT qdr_k_n_1 = nf10_sram_fifo_0_qdr_k_n_1
PORT qdr_c_n_1 = nf10_sram_fifo_0_qdr_c_n_1
PORT qdr_cq_n_1 = net_qdr_cq_n_1
PORT qdr_cq_1 = net_qdr_cq_1
PORT qdr_dll_off_n_1 = nf10_sram_fifo_0_qdr_dll_off_n_1
PORT qdr_bw_n_1 = nf10_sram_fifo_0_qdr_bw_n_1
PORT qdr_r_n_1 = nf10_sram_fifo_0_qdr_r_n_1
PORT qdr_w_n_1 = nf10_sram_fifo_0_qdr_w_n_1
PORT qdr_sa_1 = nf10_sram_fifo_0_qdr_sa_1
PORT qdr_q_1 = net_qdr_q_1
PORT qdr_d_1 = nf10_sram_fifo_0_qdr_d_1
PORT masterbank_sel_pin = net_masterbank_sel_pin
PORT qdr_k_0 = nf10_sram_fifo_0_qdr_k_0
PORT qdr_c_0 = nf10_sram_fifo_0_qdr_c_0
PORT qdr_k_n_0 = nf10_sram_fifo_0_qdr_k_n_0
PORT qdr_c_n_0 = nf10_sram_fifo_0_qdr_c_n_0
PORT qdr_cq_n_0 = net_qdr_cq_n_0
PORT qdr_cq_0 = net_qdr_cq_0
PORT qdr_dll_off_n_0 = nf10_sram_fifo_0_qdr_dll_off_n_0
PORT qdr_bw_n_0 = nf10_sram_fifo_0_qdr_bw_n_0
PORT qdr_r_n_0 = nf10_sram_fifo_0_qdr_r_n_0
PORT qdr_w_n_0 = nf10_sram_fifo_0_qdr_w_n_0
PORT qdr_sa_0 = nf10_sram_fifo_0_qdr_sa_0
PORT qdr_q_0 = net_qdr_q_0
PORT qdr_d_0 = nf10_sram_fifo_0_qdr_d_0
END

