{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 14:25:00 2021 " "Info: Processing started: Sun May 16 14:25:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DECjishuqi -c DECjishuqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DECjishuqi -c DECjishuqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 376 16 184 392 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst1 inst3 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"inst1\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.293 ns + Longest register register " "Info: + Longest register to register delay is 1.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LCFF_X26_Y1_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 11; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 496 560 312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.651 ns) 1.185 ns inst3~0 2 COMB LCCOMB_X26_Y1_N14 1 " "Info: 2: + IC(0.534 ns) + CELL(0.651 ns) = 1.185 ns; Loc. = LCCOMB_X26_Y1_N14; Fanout = 1; COMB Node = 'inst3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { inst1 inst3~0 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 928 992 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.293 ns inst3 3 REG LCFF_X26_Y1_N15 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.293 ns; Loc. = LCFF_X26_Y1_N15; Fanout = 7; REG Node = 'inst3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~0 inst3 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 928 992 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 58.70 % ) " "Info: Total cell delay = 0.759 ns ( 58.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 41.30 % ) " "Info: Total interconnect delay = 0.534 ns ( 41.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst1 inst3~0 inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { inst1 {} inst3~0 {} inst3 {} } { 0.000ns 0.534ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.922 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 376 16 184 392 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.666 ns) 3.922 ns inst3 2 REG LCFF_X26_Y1_N15 7 " "Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.922 ns; Loc. = LCFF_X26_Y1_N15; Fanout = 7; REG Node = 'inst3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { CLK inst3 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 928 992 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 41.31 % ) " "Info: Total cell delay = 1.620 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 58.69 % ) " "Info: Total interconnect delay = 2.302 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.922 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 376 16 184 392 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.666 ns) 3.922 ns inst1 2 REG LCFF_X26_Y1_N25 11 " "Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.922 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 11; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { CLK inst1 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 496 560 312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 41.31 % ) " "Info: Total cell delay = 1.620 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 58.69 % ) " "Info: Total interconnect delay = 2.302 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst1 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst1 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 496 560 312 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 928 992 312 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { inst1 inst3~0 inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { inst1 {} inst3~0 {} inst3 {} } { 0.000ns 0.534ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst1 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 928 992 312 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OF inst2 10.606 ns register " "Info: tco from clock \"CLK\" to destination pin \"OF\" through register \"inst2\" is 10.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.922 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 376 16 184 392 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.666 ns) 3.922 ns inst2 2 REG LCFF_X26_Y1_N13 10 " "Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.922 ns; Loc. = LCFF_X26_Y1_N13; Fanout = 10; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { CLK inst2 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 712 776 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 41.31 % ) " "Info: Total cell delay = 1.620 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 58.69 % ) " "Info: Total interconnect delay = 2.302 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst2 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 712 776 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.380 ns + Longest register pin " "Info: + Longest register to pin delay is 6.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X26_Y1_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N13; Fanout = 10; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 232 712 776 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.650 ns) 1.922 ns 7447:inst\|86~0 2 COMB LCCOMB_X26_Y1_N10 1 " "Info: 2: + IC(1.272 ns) + CELL(0.650 ns) = 1.922 ns; Loc. = LCCOMB_X26_Y1_N10; Fanout = 1; COMB Node = '7447:inst\|86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst2 7447:inst|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(3.236 ns) 6.380 ns OF 3 PIN PIN_65 0 " "Info: 3: + IC(1.222 ns) + CELL(3.236 ns) = 6.380 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'OF'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.458 ns" { 7447:inst|86~0 OF } "NODE_NAME" } } { "DECjishuqi.bdf" "" { Schematic "E:/lhr/DECjishuqi/DECjishuqi.bdf" { { 280 1424 1600 296 "OF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 60.91 % ) " "Info: Total cell delay = 3.886 ns ( 60.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 39.09 % ) " "Info: Total interconnect delay = 2.494 ns ( 39.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { inst2 7447:inst|86~0 OF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { inst2 {} 7447:inst|86~0 {} OF {} } { 0.000ns 1.272ns 1.222ns } { 0.000ns 0.650ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { CLK inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { CLK {} CLK~combout {} inst2 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.954ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { inst2 7447:inst|86~0 OF } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { inst2 {} 7447:inst|86~0 {} OF {} } { 0.000ns 1.272ns 1.222ns } { 0.000ns 0.650ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 14:25:00 2021 " "Info: Processing ended: Sun May 16 14:25:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
