--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Usr_interaction.twx Usr_interaction.ncd -o
Usr_interaction.twr Usr_interaction.pcf -ucf Usr_interaction.ucf

Design file:              Usr_interaction.ncd
Physical constraint file: Usr_interaction.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_in
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
Drcd_in         |    3.247(R)|      SLOW  |   -2.104(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Nrcd_in         |    2.357(R)|      SLOW  |   -1.648(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Qrcd_in         |    2.648(R)|      SLOW  |   -1.640(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Reset_n_in      |    4.445(R)|      SLOW  |   -0.747(R)|      SLOW  |Clk_in_BUFGP      |   0.000|
Soda_price_in<0>|    4.854(R)|      SLOW  |   -1.375(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Soda_price_in<1>|    4.854(R)|      SLOW  |   -1.427(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Soda_price_in<2>|    4.957(R)|      SLOW  |   -1.435(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Soda_price_in<3>|    5.571(R)|      SLOW  |   -1.641(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Soda_req_in     |    5.541(R)|      SLOW  |   -1.509(R)|      FAST  |Clk_in_BUFGP      |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock Clk_in to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
Amt_err       |         8.253(R)|      SLOW  |         4.418(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CAn_out       |         7.642(R)|      SLOW  |         4.016(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CBn_out       |         7.483(R)|      SLOW  |         3.925(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CCn_out       |         7.754(R)|      SLOW  |         4.080(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CDn_out       |         7.464(R)|      SLOW  |         3.910(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CEn_out       |         7.715(R)|      SLOW  |         4.035(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CFn_out       |         7.717(R)|      SLOW  |         4.049(R)|      FAST  |Clk_in_BUFGP      |   0.000|
CGn_out       |         7.730(R)|      SLOW  |         4.035(R)|      FAST  |Clk_in_BUFGP      |   0.000|
Drop_soda_out |         7.537(R)|      SLOW  |         3.939(R)|      FAST  |Clk_in_BUFGP      |   0.000|
hund_anode_out|         6.804(R)|      SLOW  |         3.466(R)|      FAST  |Clk_in_BUFGP      |   0.000|
ones_anode_out|         7.362(R)|      SLOW  |         3.868(R)|      FAST  |Clk_in_BUFGP      |   0.000|
tens_anode_out|         6.705(R)|      SLOW  |         3.397(R)|      FAST  |Clk_in_BUFGP      |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    9.509|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Drcd_in        |Drcd_out       |    9.840|
Nrcd_in        |Nrcd_out       |    9.645|
Qrcd_in        |Qrcd_out       |   10.799|
---------------+---------------+---------+


Analysis completed Thu Mar 29 02:01:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



