# EF_SPI

SPI master controller with receive and transmit FIFOs.
## The wrapped IP


 APB, AHBL, and Wishbone wrappers, generated by the [BusWrap](https://github.com/efabless/BusWrap/tree/main) `bus_wrap.py` utility, are provided. All wrappers provide the same programmer's interface as outlined in the following sections.

### Wrapped IP System Integration

Based on your use case, use one of the provided wrappers or create a wrapper for your system bus type. For an example of how to integrate the APB wrapper:
```verilog
EF_SPI_APB INST (
        `TB_APB_SLAVE_CONN,
        .miso(miso)
        .mosi(mosi)
        .csb(csb)
        .sclk(sclk)
);
```
> **_NOTE:_** `TB_APB_SLAVE_CONN is a convenient macro provided by [BusWrap](https://github.com/efabless/BusWrap/tree/main).

## Implementation example  

The following table is the result for implementing the EF_SPI IP with different wrappers using Sky130 PDK and [OpenLane2](https://github.com/efabless/openlane2) flow.
|Module | Number of cells | Max. freq |
|---|---|---|
|EF_SPI|N/A| N/A |
|EF_SPI_APB|N/A|N/A|
|EF_SPI_AHBL|N/A|N/A|
|EF_SPI_WB|N/A|N/A|
## The Programming Interface


### Registers

|Name|Offset|Reset Value|Access Mode|Description|
|---|---|---|---|---|
|RXDATA|0000|0x00000000|r|RX Data register; the interface to the Receive FIFO.|
|TXDATA|0004|0x00000000|w|TX Data register; ; the interface to the Receive FIFO.|
|CFG|0008|0x00000000|w|Configuration Register.|
|CTRL|000c|0x00000000|w|Control Register.|
|PR|0010|0x00000002|w|SPI clock Prescaler; should have a value >= 2. SPI Clock Frequency = System Clock / PR.|
|IM|0f00|0x00000000|w|Interrupt Mask Register; write 1/0 to enable/disable interrupts; check the interrupt flags table for more details|
|RIS|0f08|0x00000000|w|Raw Interrupt Status; reflects the current interrupts status;check the interrupt flags table for more details|
|MIS|0f04|0x00000000|w|Masked Interrupt Status; On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect; check the interrupt flags table for more details|
|IC|0f0c|0x00000000|w|Interrupt Clear Register; On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared; check the interrupt flags table for more details|

### RXDATA Register [Offset: 0x0, mode: r]

RX Data register; the interface to the Receive FIFO.
<img src="https://svg.wavedrom.com/{reg:[{name:'RXDATA', bits:8},{bits: 24}], config: {lanes: 2, hflip: true}} "/>


### TXDATA Register [Offset: 0x4, mode: w]

TX Data register; ; the interface to the Receive FIFO.
<img src="https://svg.wavedrom.com/{reg:[{name:'TXDATA', bits:8},{bits: 24}], config: {lanes: 2, hflip: true}} "/>


### CFG Register [Offset: 0x8, mode: w]

Configuration Register.
<img src="https://svg.wavedrom.com/{reg:[{name:'cpol', bits:1},{name:'cpha', bits:1},{bits: 30}], config: {lanes: 2, hflip: true}} "/>

|bit|field name|width|description|
|---|---|---|---|
|0|cpol|1|SPI Clock Polarity.|
|1|cpha|1|SPI Clock Phase.|


### CTRL Register [Offset: 0xc, mode: w]

Control Register.
<img src="https://svg.wavedrom.com/{reg:[{bits: 1},{name:'SS', bits:1},{bits: 30}], config: {lanes: 2, hflip: true}} "/>

|bit|field name|width|description|
|---|---|---|---|
|1|SS|1|Slave Select (Active High).|


### PR Register [Offset: 0x10, mode: w]

SPI clock Prescaler; should have a value >= 2. SPI Clock Frequency = System Clock / PR.
<img src="https://svg.wavedrom.com/{reg:[{name:'PR', bits:8},{bits: 24}], config: {lanes: 2, hflip: true}} "/>


### Interrupt Flags

The wrapped IP provides four registers to deal with interrupts: IM, RIS, MIS and IC. These registers exist for all wrapper types generated by the [BusWrap](https://github.com/efabless/BusWrap/tree/main) `bus_wrap.py` utility. 

Each register has a group of bits for the interrupt sources/flags.
- `IM`: is used to enable/disable interrupt sources.

- `RIS`: has the current interrupt status (interrupt flags) whether they are enabled or disabled.

- `MIS`: is the result of masking (ANDing) RIS by IM.

- `IC`: is used to clear an interrupt flag.


The following are the bit definitions for the interrupt registers:

|Bit|Flag|Width|Description|
|---|---|---|---|
|0|TXE|1|Transmit FIFO is Empty.|
|1|TXF|1|Transmit FIFO is Full.|
|2|RXF|1|Receive FIFO is Empty.|
|3|RXF|1|Receive FIFO is Full.|
|4|TXB|1|Transmit FIFO level is Below Threshold.|
|5|RXA|1|Receive FIFO level is Above Threshold.|

### The Interface 


#### Module Parameters 

|Parameter|Description|Default Value|
|---|---|---|
|CDW|The width of the clock divider used to generate the SPI clock.|8|
|FAW|Log2 of the FIFO depth.|4|

#### Ports 

|Port|Direction|Width|Description|
|---|---|---|---|
|miso|input|1|SPI Master In Slave Out.|
|mosi|output|1|SPI Master Out Slave In.|
|csb|output|1|Chip/Slave Select (Active Low)|
|sclk|output|1|None|
|CPOL|input|1|SPI Clock Polarity.|
|CPHA|input|1|SPI CLock Phase.|
|clk_divider|input|CDW|The SPI clock divider; SPI clock frequency = System Clock Frequency / clk_divider.|
|wr|input|1|Write to the TX FIFO.|
|rd|input|1|Read from the RX FIFO.|
|datai|input|8|Data to place into the TX FIFO.|
|datao|output|8|Data from the RX FIFO.|
|rx_en|input|1|Enable the RX FIFO.|
|rx_flush|input|1|Flush the RX FIFO.|
|rx_threshold|input|FAW|RX FIFO level threshold.|
|rx_empty|output|1|RX FIFO is empty.|
|rx_full|output|1|RX FIFO is full.|
|rx_level_above|output|1|RX FIFO level is above the threshold.|
|rx_level|output|FAW|RX FIFO data level.|
|tx_flush|input|1|Flush the TX FIFO.|
|tx_threshold|input|FAW|TX FIFO level threshold.|
|tx_empty|output|1|TX FIFO is empty.|
|tx_full|output|1|TX FIFO is full.|
|tx_level_below|output|1|TX FIFO level is below trhe threshold.|
|tx_level|output|FAW|TX FIFO data level.|
|ss|input|1|None|
## F/W Usage Guidelines:
## Installation:
You can either clone repo or use [IPM](https://github.com/efabless/IPM) which is an open-source IPs Package Manager
* To clone repo:
```git clone https://https: //github.com/efabless/EF_SPI```
* To download via IPM , follow installation guides [here](https://github.com/efabless/IPM/blob/main/README.md) then run 
```ipm install EF_SPI```
### Run cocotb UVM Testbench:
In IP directory run:
 ```shell
 cd verify/uvm-python/
 ```
 ##### To run testbench for design with APB 
 To run all tests:
 ```shell
 make run_all_tests BUS_TYPE=APB
 ```
 To run a certain test:
 ```shell
 make run_<test_name> BUS_TYPE=APB
 ```
 To run all tests with a tag: 
 ```shell
 make run_all_tests TAG=<new_tag> BUS_TYPE=APB
 ```
 ##### To run testbench for design with APB
 To run all tests:
 ```shell
 make run_all_tests BUS_TYPE=AHB
 ```
 To run a certain test:
 ```shell
 make run_<test_name> BUS_TYPE=AHB
 ```
 To run all tests with a tag: 
 ```shell
 make run_all_tests TAG=<new_tag> BUS_TYPE=AHB
```