// Seed: 160026805
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert  property  (  @  (  id_3  or  posedge  1  or  posedge  1  *  id_3  or  posedge  1 'h0 or  negedge  id_1  )  1  -  id_3  )  begin
    id_2 <= id_1;
    id_3 = 1;
  end
  supply0 id_4;
  always if (id_1) id_4 = 1 - 1;
  assign id_2 = 1;
endmodule : id_5
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always #1 id_4 = 1'h0;
  reg id_12;
  always_comb id_7 = id_12;
  always #1 @(negedge {(1 * id_8) == 1}) id_12 <= 1;
  final id_4 <= id_1;
  module_0(
      id_4, id_4
  );
  assign id_7  = 1;
  assign id_12 = id_3 ? 1'h0 : 1;
endmodule
