{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597222685300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597222685308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 16:58:04 2020 " "Processing started: Wed Aug 12 16:58:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597222685308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222685308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buzzer_pwm_test -c buzzer_pwm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off buzzer_pwm_test -c buzzer_pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222685308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597222685858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597222685858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "ax_debounce.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/ax_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597222696170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222696170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ax_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file ax_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_pwm " "Found entity 1: ax_pwm" {  } { { "ax_pwm.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/ax_pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597222696174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222696174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER buzzer_pwm_test.v(6) " "Verilog HDL Declaration information at buzzer_pwm_test.v(6): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "buzzer_pwm_test.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597222696177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test " "Found entity 1: buzzer_pwm_test" {  } { { "buzzer_pwm_test.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597222696178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222696178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer_pwm_test " "Elaborating entity \"buzzer_pwm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597222696206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer_pwm_test.v(24) " "Verilog HDL assignment warning at buzzer_pwm_test.v(24): truncated value with size 32 to match size of target (4)" {  } { { "buzzer_pwm_test.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597222696207 "|buzzer_pwm_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer_pwm_test.v(48) " "Verilog HDL assignment warning at buzzer_pwm_test.v(48): truncated value with size 32 to match size of target (4)" {  } { { "buzzer_pwm_test.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597222696207 "|buzzer_pwm_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "buzzer_pwm_test.v" "ax_debounce_m0" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597222696208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_pwm ax_pwm:ax_pwm_m0 " "Elaborating entity \"ax_pwm\" for hierarchy \"ax_pwm:ax_pwm_m0\"" {  } { { "buzzer_pwm_test.v" "ax_pwm_m0" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597222696210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "buzzer_pwm_test.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/buzzer_pwm_test.v" 29 -1 0 } } { "ax_debounce.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/ax_debounce.v" 10 -1 0 } } { "ax_debounce.v" "" { Text "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/ax_debounce.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1597222696595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1597222696595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597222696670 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597222696940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/output_files/buzzer_pwm_test.map.smsg " "Generated suppressed messages file C:/Users/msipc/Desktop/code/Fpga/buzzer_pwm_test/output_files/buzzer_pwm_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222696969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597222697100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597222697100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597222697173 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597222697173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597222697173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597222697173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597222697211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 16:58:17 2020 " "Processing ended: Wed Aug 12 16:58:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597222697211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597222697211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597222697211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597222697211 ""}
