[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/User/projects/lab11/Hardware/target/scala-2.13/acal_lab14_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/MemIF[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/MemIF[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/MemIF/MemIF_CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/MemIF/MemIF_CPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/alu_op_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/alu_op_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/alu_op_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/alu_op_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/condition$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/condition$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/condition.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/condition.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/Controller[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/Controller[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/Controller/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/Controller/Controller$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/Controller/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/Controller/Controller.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ALUIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ALUIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/BranchComp$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/BranchComp$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/BranchComp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/BranchComp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ImmGen$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ImmGen$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ImmGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/ImmGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/DatapathComponent/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_EXE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_EXE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_EXE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_EXE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_IF$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_IF$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/DatapathModule/Path_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/DatapathModule/Path_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/forwarding_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/forwarding_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/forwarding_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/forwarding_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/inst_type$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/inst_type$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/inst_type.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/inst_type.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/opcode_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/opcode_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/opcode_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/opcode_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/pc_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/pc_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/pc_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/pc_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_EXE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_EXE$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_EXE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_EXE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_IF$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_IF$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/StageRegister/Reg_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/StageRegister/Reg_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/wb_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/wb_sel_map$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/wb_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/wb_sel_map.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/wide$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/wide$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	acal_lab09/PiplinedCPU/wide.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/acal_lab09/PiplinedCPU/wide.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4MasterIF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4MasterIF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4MasterIF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4MasterIF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4ReadData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4ReadData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4ReadData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4ReadData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4Request.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4Request.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4SlaveIF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4SlaveIF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4SlaveIF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4SlaveIF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4WriteData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4WriteData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4WriteResp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4WriteResp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI/Axi4WriteResp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXI/Axi4WriteResp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXILiteXBar$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXILiteXBar$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXILiteXBar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXILiteXBar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIReadBus$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXIReadBus$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIReadBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXIReadBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveReadMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXISlaveReadMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveReadMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXISlaveReadMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveWriteMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXISlaveWriteMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveWriteMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXISlaveWriteMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIWriteBus$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXIWriteBus$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIWriteBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/AXIWriteBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/readIn.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/readIn.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/readMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/readMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/readOut.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/readOut.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/readSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/readSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/writeIn.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/writeIn.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/writeMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/writeMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/writeOut.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/writeOut.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/writeSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/AXILite/writeSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMA[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/DMA[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMA/DMA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/DMA/DMA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMA/DMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/DMA/DMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Instruction_Memory[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Instruction_Memory[0m
[0m[[0m[0mdebug[0m] [0m[0m	Instruction_Memory/InstMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Instruction_Memory/InstMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Instruction_Memory/InstMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Instruction_Memory/InstMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Memory[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Memory[0m
[0m[[0m[0mdebug[0m] [0m[0m	Memory/DataMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Memory/DataMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Memory/DataMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/Memory/DataMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedCPU[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/PipelinedCPU[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedCPU/PipelinedCPU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/PipelinedCPU/PipelinedCPU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedCPU/PipelinedCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/PipelinedCPU/PipelinedCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top$SystemConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top$SystemConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top_SoC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top_SoC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top_SoC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoC$SystemConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top_SoC$SystemConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/classes/SoC/top_SoC.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
