// Seed: 3999888781
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 ** 1'b0;
  wire id_4;
  assign id_2 = id_4;
  wire id_5;
  id_6(
      .id_0(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_0(
      id_4, id_6, id_7
  );
  assign id_5[1'h0] = id_4;
endmodule
