
CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000638c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0800651c  0800651c  0000751c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065f0  080065f0  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  080065f0  080065f0  000075f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065f8  080065f8  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065f8  080065f8  000075f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080065fc  080065fc  000075fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006600  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  2000005c  0800665c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  0800665c  0000833c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001087c  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002447  00000000  00000000  00018908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  0001ad50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aaf  00000000  00000000  0001bb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b9f  00000000  00000000  0001c5df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000feeb  00000000  00000000  0004417e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb01e  00000000  00000000  00054069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f087  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003efc  00000000  00000000  0014f0cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00152fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006504 	.word	0x08006504

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006504 	.word	0x08006504

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fc36 	bl	8000de6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f875 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f98f 	bl	80008a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000582:	f000 f8b7 	bl	80006f4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000586:	f000 f92b 	bl	80007e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800058a:	f000 f959 	bl	8000840 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // 一个简短提示，向调试串口输出
  char *initMsg = "Collector Board: IR/Red LED + ADC + USART1 ready.\r\n";
 800058e:	4b31      	ldr	r3, [pc, #196]	@ (8000654 <main+0xe4>)
 8000590:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)initMsg, strlen(initMsg), HAL_MAX_DELAY);
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f7ff fe1c 	bl	80001d0 <strlen>
 8000598:	4603      	mov	r3, r0
 800059a:	b29a      	uxth	r2, r3
 800059c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005a0:	6879      	ldr	r1, [r7, #4]
 80005a2:	482d      	ldr	r0, [pc, #180]	@ (8000658 <main+0xe8>)
 80005a4:	f004 fa40 	bl	8004a28 <HAL_UART_Transmit>

  // 初始化时，可以默认先关闭IR/Red
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // PA0 = IR LED off
 80005a8:	2200      	movs	r2, #0
 80005aa:	2101      	movs	r1, #1
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005b0:	f002 feb4 	bl	800331c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // PA1 = Red LED off
 80005b4:	2200      	movs	r2, #0
 80005b6:	2102      	movs	r1, #2
 80005b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005bc:	f002 feae 	bl	800331c <HAL_GPIO_WritePin>

  // 为ADC做一次校准（可选，具体看芯片）
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80005c0:	217f      	movs	r1, #127	@ 0x7f
 80005c2:	4826      	ldr	r0, [pc, #152]	@ (800065c <main+0xec>)
 80005c4:	f002 fa2e 	bl	8002a24 <HAL_ADCEx_Calibration_Start>

  // **在这里声明adcValue为uint16_t类型**
  uint16_t adcValue = 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //=== 1) 打开 IR LED, 关闭 Red LED ===
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // IR LED ON
 80005cc:	2201      	movs	r2, #1
 80005ce:	2101      	movs	r1, #1
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f002 fea2 	bl	800331c <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // Red LED OFF
 80005d8:	2200      	movs	r2, #0
 80005da:	2102      	movs	r1, #2
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e0:	f002 fe9c 	bl	800331c <HAL_GPIO_WritePin>
	    HAL_Delay(10);  // 给LED一点稳定时间
 80005e4:	200a      	movs	r0, #10
 80005e6:	f000 fc73 	bl	8000ed0 <HAL_Delay>

	    //=== 2) 采样ADC (PA6) ===
	    adcValue = ReadADCValue();
 80005ea:	f000 f989 	bl	8000900 <ReadADCValue>
 80005ee:	4603      	mov	r3, r0
 80005f0:	807b      	strh	r3, [r7, #2]
	    //=== 3) 发送采样值到处理板 (USART1) ===
	    SendDataToProcessingBoard(adcValue, 1);  // 这里"1"表示IR LED模式
 80005f2:	887b      	ldrh	r3, [r7, #2]
 80005f4:	2101      	movs	r1, #1
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f9a0 	bl	800093c <SendDataToProcessingBoard>
	    //=== 4) 在调试串口(USART2)打印 (可选) ===
	    PrintDebugADC(adcValue, "IR");
 80005fc:	887b      	ldrh	r3, [r7, #2]
 80005fe:	4918      	ldr	r1, [pc, #96]	@ (8000660 <main+0xf0>)
 8000600:	4618      	mov	r0, r3
 8000602:	f000 f9c1 	bl	8000988 <PrintDebugADC>

	    HAL_Delay(500); // 模拟采样间隔
 8000606:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800060a:	f000 fc61 	bl	8000ed0 <HAL_Delay>

	    //=== 5) 打开 Red LED, 关闭 IR LED ===
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2101      	movs	r1, #1
 8000612:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000616:	f002 fe81 	bl	800331c <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800061a:	2201      	movs	r2, #1
 800061c:	2102      	movs	r1, #2
 800061e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000622:	f002 fe7b 	bl	800331c <HAL_GPIO_WritePin>
	    HAL_Delay(10);
 8000626:	200a      	movs	r0, #10
 8000628:	f000 fc52 	bl	8000ed0 <HAL_Delay>

	    //=== 6) 采样ADC (PA6) ===
	    adcValue = ReadADCValue();
 800062c:	f000 f968 	bl	8000900 <ReadADCValue>
 8000630:	4603      	mov	r3, r0
 8000632:	807b      	strh	r3, [r7, #2]
	    //=== 7) 发送采样值到处理板 (USART1) ===
	    SendDataToProcessingBoard(adcValue, 2);  // "2"表示Red LED模式
 8000634:	887b      	ldrh	r3, [r7, #2]
 8000636:	2102      	movs	r1, #2
 8000638:	4618      	mov	r0, r3
 800063a:	f000 f97f 	bl	800093c <SendDataToProcessingBoard>
	    //=== 8) 在调试串口(USART2)打印 (可选) ===
	    PrintDebugADC(adcValue, "RED");
 800063e:	887b      	ldrh	r3, [r7, #2]
 8000640:	4908      	ldr	r1, [pc, #32]	@ (8000664 <main+0xf4>)
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f9a0 	bl	8000988 <PrintDebugADC>

	    HAL_Delay(500);
 8000648:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800064c:	f000 fc40 	bl	8000ed0 <HAL_Delay>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // IR LED ON
 8000650:	bf00      	nop
 8000652:	e7bb      	b.n	80005cc <main+0x5c>
 8000654:	0800651c 	.word	0x0800651c
 8000658:	20000164 	.word	0x20000164
 800065c:	20000078 	.word	0x20000078
 8000660:	08006550 	.word	0x08006550
 8000664:	08006554 	.word	0x08006554

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b096      	sub	sp, #88	@ 0x58
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	2244      	movs	r2, #68	@ 0x44
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f005 fac4 	bl	8005c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	463b      	mov	r3, r7
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800068a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800068e:	f002 fe6b 	bl	8003368 <HAL_PWREx_ControlVoltageScaling>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000698:	f000 f99a 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800069c:	2310      	movs	r3, #16
 800069e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006a8:	2360      	movs	r3, #96	@ 0x60
 80006aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	4618      	mov	r0, r3
 80006b6:	f002 fead 	bl	8003414 <HAL_RCC_OscConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80006c0:	f000 f986 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c4:	230f      	movs	r3, #15
 80006c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006c8:	2300      	movs	r3, #0
 80006ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d8:	463b      	mov	r3, r7
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f003 fa75 	bl	8003bcc <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006e8:	f000 f972 	bl	80009d0 <Error_Handler>
  }
}
 80006ec:	bf00      	nop
 80006ee:	3758      	adds	r7, #88	@ 0x58
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	@ 0x28
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
 8000714:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000716:	4b2f      	ldr	r3, [pc, #188]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000718:	4a2f      	ldr	r2, [pc, #188]	@ (80007d8 <MX_ADC1_Init+0xe4>)
 800071a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800071c:	4b2d      	ldr	r3, [pc, #180]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800071e:	2200      	movs	r2, #0
 8000720:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000722:	4b2c      	ldr	r3, [pc, #176]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000728:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b29      	ldr	r3, [pc, #164]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000736:	2204      	movs	r2, #4
 8000738:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b26      	ldr	r3, [pc, #152]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800073c:	2200      	movs	r2, #0
 800073e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000740:	4b24      	ldr	r3, [pc, #144]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000742:	2200      	movs	r2, #0
 8000744:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000746:	4b23      	ldr	r3, [pc, #140]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000748:	2201      	movs	r2, #1
 800074a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b21      	ldr	r3, [pc, #132]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b1f      	ldr	r3, [pc, #124]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000756:	2200      	movs	r2, #0
 8000758:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b1e      	ldr	r3, [pc, #120]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800075c:	2200      	movs	r2, #0
 800075e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b1a      	ldr	r3, [pc, #104]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 800076a:	2200      	movs	r2, #0
 800076c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800076e:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000776:	4817      	ldr	r0, [pc, #92]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000778:	f000 fe12 	bl	80013a0 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000782:	f000 f925 	bl	80009d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	4619      	mov	r1, r3
 8000790:	4810      	ldr	r0, [pc, #64]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 8000792:	f002 f9d9 	bl	8002b48 <HAL_ADCEx_MultiModeConfigChannel>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800079c:	f000 f918 	bl	80009d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_ADC1_Init+0xe8>)
 80007a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a4:	2306      	movs	r3, #6
 80007a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007ac:	237f      	movs	r3, #127	@ 0x7f
 80007ae:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007b0:	2304      	movs	r3, #4
 80007b2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_ADC1_Init+0xe0>)
 80007be:	f001 fb4b 	bl	8001e58 <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80007c8:	f000 f902 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	3728      	adds	r7, #40	@ 0x28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000078 	.word	0x20000078
 80007d8:	50040000 	.word	0x50040000
 80007dc:	2a000400 	.word	0x2a000400

080007e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007e6:	4a15      	ldr	r2, [pc, #84]	@ (800083c <MX_USART1_UART_Init+0x5c>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000822:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_USART1_UART_Init+0x58>)
 8000824:	f004 f8b2 	bl	800498c <HAL_UART_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800082e:	f000 f8cf 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	200000dc 	.word	0x200000dc
 800083c:	40013800 	.word	0x40013800

08000840 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000846:	4a15      	ldr	r2, [pc, #84]	@ (800089c <MX_USART2_UART_Init+0x5c>)
 8000848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART2_UART_Init+0x58>)
 8000884:	f004 f882 	bl	800498c <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800088e:	f000 f89f 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000164 	.word	0x20000164
 800089c:	40004400 	.word	0x40004400

080008a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_GPIO_Init+0x5c>)
 80008b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b8:	4a10      	ldr	r2, [pc, #64]	@ (80008fc <MX_GPIO_Init+0x5c>)
 80008ba:	f043 0301 	orr.w	r3, r3, #1
 80008be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c0:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_GPIO_Init+0x5c>)
 80008c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Ground_RED_LED_Pin|Ground_IR_LED_Pin, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2103      	movs	r1, #3
 80008d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008d4:	f002 fd22 	bl	800331c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Ground_RED_LED_Pin Ground_IR_LED_Pin */
  GPIO_InitStruct.Pin = Ground_RED_LED_Pin|Ground_IR_LED_Pin;
 80008d8:	2303      	movs	r3, #3
 80008da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	4619      	mov	r1, r3
 80008ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f0:	f002 fb6a 	bl	8002fc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f4:	bf00      	nop
 80008f6:	3718      	adds	r7, #24
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40021000 	.word	0x40021000

08000900 <ReadADCValue>:

/* USER CODE BEGIN 4 */
// 轮询读取ADC单次转换
uint16_t ReadADCValue(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
    uint16_t val = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	80fb      	strh	r3, [r7, #6]
    HAL_ADC_Start(&hadc1); // 启动ADC转换
 800090a:	480b      	ldr	r0, [pc, #44]	@ (8000938 <ReadADCValue+0x38>)
 800090c:	f000 fe98 	bl	8001640 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000910:	210a      	movs	r1, #10
 8000912:	4809      	ldr	r0, [pc, #36]	@ (8000938 <ReadADCValue+0x38>)
 8000914:	f000 ff82 	bl	800181c <HAL_ADC_PollForConversion>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d104      	bne.n	8000928 <ReadADCValue+0x28>
    {
        val = HAL_ADC_GetValue(&hadc1); // 获取转换结果(0~4095)
 800091e:	4806      	ldr	r0, [pc, #24]	@ (8000938 <ReadADCValue+0x38>)
 8000920:	f001 f854 	bl	80019cc <HAL_ADC_GetValue>
 8000924:	4603      	mov	r3, r0
 8000926:	80fb      	strh	r3, [r7, #6]
    }
    HAL_ADC_Stop(&hadc1);
 8000928:	4803      	ldr	r0, [pc, #12]	@ (8000938 <ReadADCValue+0x38>)
 800092a:	f000 ff43 	bl	80017b4 <HAL_ADC_Stop>
    return val;
 800092e:	88fb      	ldrh	r3, [r7, #6]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20000078 	.word	0x20000078

0800093c <SendDataToProcessingBoard>:

// 通过 USART1 把采样数据发送给处理板
// modeFlag 可以用来区分当前是IR还是RED, 或者数据帧结构中可包含更多信息
void SendDataToProcessingBoard(uint16_t adcVal, uint8_t modeFlag)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08a      	sub	sp, #40	@ 0x28
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	460a      	mov	r2, r1
 8000946:	80fb      	strh	r3, [r7, #6]
 8000948:	4613      	mov	r3, r2
 800094a:	717b      	strb	r3, [r7, #5]
    // 构造一个简单协议，类似 "M1,1234\r\n"
    // M: modeFlag, 数字: ADC值
    char txBuf[32];
    sprintf(txBuf, "M%d,%u\r\n", modeFlag, adcVal);
 800094c:	797a      	ldrb	r2, [r7, #5]
 800094e:	88fb      	ldrh	r3, [r7, #6]
 8000950:	f107 0008 	add.w	r0, r7, #8
 8000954:	490a      	ldr	r1, [pc, #40]	@ (8000980 <SendDataToProcessingBoard+0x44>)
 8000956:	f005 f935 	bl	8005bc4 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, strlen(txBuf), HAL_MAX_DELAY);
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fc36 	bl	80001d0 <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	f107 0108 	add.w	r1, r7, #8
 800096c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <SendDataToProcessingBoard+0x48>)
 8000972:	f004 f859 	bl	8004a28 <HAL_UART_Transmit>
}
 8000976:	bf00      	nop
 8000978:	3728      	adds	r7, #40	@ 0x28
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	08006558 	.word	0x08006558
 8000984:	200000dc 	.word	0x200000dc

08000988 <PrintDebugADC>:

// 在USART2上打印调试信息
void PrintDebugADC(uint16_t adcVal, const char* ledName)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b092      	sub	sp, #72	@ 0x48
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	6039      	str	r1, [r7, #0]
 8000992:	80fb      	strh	r3, [r7, #6]
    char dbg[64];
    sprintf(dbg, "[%s] ADC = %u\r\n", ledName, adcVal);
 8000994:	88fb      	ldrh	r3, [r7, #6]
 8000996:	f107 0008 	add.w	r0, r7, #8
 800099a:	683a      	ldr	r2, [r7, #0]
 800099c:	490a      	ldr	r1, [pc, #40]	@ (80009c8 <PrintDebugADC+0x40>)
 800099e:	f005 f911 	bl	8005bc4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fc12 	bl	80001d0 <strlen>
 80009ac:	4603      	mov	r3, r0
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	f107 0108 	add.w	r1, r7, #8
 80009b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <PrintDebugADC+0x44>)
 80009ba:	f004 f835 	bl	8004a28 <HAL_UART_Transmit>
}
 80009be:	bf00      	nop
 80009c0:	3748      	adds	r7, #72	@ 0x48
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	08006564 	.word	0x08006564
 80009cc:	20000164 	.word	0x20000164

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <Error_Handler+0x8>

080009dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <HAL_MspInit+0x44>)
 80009e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <HAL_MspInit+0x44>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <HAL_MspInit+0x44>)
 80009f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <HAL_MspInit+0x44>)
 80009fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009fe:	4a08      	ldr	r2, [pc, #32]	@ (8000a20 <HAL_MspInit+0x44>)
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a04:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a06:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <HAL_MspInit+0x44>)
 8000a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000

08000a24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b0ac      	sub	sp, #176	@ 0xb0
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	2288      	movs	r2, #136	@ 0x88
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f005 f8dd 	bl	8005c04 <memset>
  if(hadc->Instance==ADC1)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a2b      	ldr	r2, [pc, #172]	@ (8000afc <HAL_ADC_MspInit+0xd8>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d14f      	bne.n	8000af4 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a58:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000a5a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000a66:	2301      	movs	r3, #1
 8000a68:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000a6a:	2310      	movs	r3, #16
 8000a6c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000a6e:	2307      	movs	r3, #7
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000a7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4618      	mov	r0, r3
 8000a86:	f003 fac5 	bl	8004014 <HAL_RCCEx_PeriphCLKConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000a90:	f7ff ff9e 	bl	80009d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a94:	4b1a      	ldr	r3, [pc, #104]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a98:	4a19      	ldr	r2, [pc, #100]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000a9a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa0:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aa8:	613b      	str	r3, [r7, #16]
 8000aaa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab0:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab8:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <HAL_ADC_MspInit+0xdc>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = Analog_Output_Pin;
 8000ac4:	2320      	movs	r3, #32
 8000ac6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000aca:	230b      	movs	r3, #11
 8000acc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Analog_Output_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ada:	4619      	mov	r1, r3
 8000adc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae0:	f002 fa72 	bl	8002fc8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2012      	movs	r0, #18
 8000aea:	f002 f9b8 	bl	8002e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000aee:	2012      	movs	r0, #18
 8000af0:	f002 f9d1 	bl	8002e96 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000af4:	bf00      	nop
 8000af6:	37b0      	adds	r7, #176	@ 0xb0
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	50040000 	.word	0x50040000
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b0ae      	sub	sp, #184	@ 0xb8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	2288      	movs	r2, #136	@ 0x88
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f005 f86d 	bl	8005c04 <memset>
  if(huart->Instance==USART1)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a4b      	ldr	r2, [pc, #300]	@ (8000c5c <HAL_UART_MspInit+0x158>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d145      	bne.n	8000bc0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b34:	2301      	movs	r3, #1
 8000b36:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4618      	mov	r0, r3
 8000b42:	f003 fa67 	bl	8004014 <HAL_RCCEx_PeriphCLKConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b4c:	f7ff ff40 	bl	80009d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b50:	4b43      	ldr	r3, [pc, #268]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b54:	4a42      	ldr	r2, [pc, #264]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b5c:	4b40      	ldr	r3, [pc, #256]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b64:	61bb      	str	r3, [r7, #24]
 8000b66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	4b3d      	ldr	r3, [pc, #244]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6c:	4a3c      	ldr	r2, [pc, #240]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b74:	4b3a      	ldr	r3, [pc, #232]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b94:	2303      	movs	r3, #3
 8000b96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b9a:	2307      	movs	r3, #7
 8000b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000baa:	f002 fa0d 	bl	8002fc8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2025      	movs	r0, #37	@ 0x25
 8000bb4:	f002 f953 	bl	8002e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bb8:	2025      	movs	r0, #37	@ 0x25
 8000bba:	f002 f96c 	bl	8002e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bbe:	e048      	b.n	8000c52 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a27      	ldr	r2, [pc, #156]	@ (8000c64 <HAL_UART_MspInit+0x160>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d143      	bne.n	8000c52 <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f003 fa1c 	bl	8004014 <HAL_RCCEx_PeriphCLKConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8000be2:	f7ff fef5 	bl	80009d0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000be6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bea:	4a1d      	ldr	r2, [pc, #116]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	4a17      	ldr	r2, [pc, #92]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <HAL_UART_MspInit+0x15c>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c16:	230c      	movs	r3, #12
 8000c18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c2e:	2307      	movs	r3, #7
 8000c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c3e:	f002 f9c3 	bl	8002fc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2100      	movs	r1, #0
 8000c46:	2026      	movs	r0, #38	@ 0x26
 8000c48:	f002 f909 	bl	8002e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c4c:	2026      	movs	r0, #38	@ 0x26
 8000c4e:	f002 f922 	bl	8002e96 <HAL_NVIC_EnableIRQ>
}
 8000c52:	bf00      	nop
 8000c54:	37b8      	adds	r7, #184	@ 0xb8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40013800 	.word	0x40013800
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40004400 	.word	0x40004400

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <NMI_Handler+0x4>

08000c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <HardFault_Handler+0x4>

08000c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <MemManage_Handler+0x4>

08000c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <BusFault_Handler+0x4>

08000c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <UsageFault_Handler+0x4>

08000c90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cbe:	f000 f8e7 	bl	8000e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000ccc:	4802      	ldr	r0, [pc, #8]	@ (8000cd8 <ADC1_2_IRQHandler+0x10>)
 8000cce:	f000 fe8b 	bl	80019e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000078 	.word	0x20000078

08000cdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ce0:	4802      	ldr	r0, [pc, #8]	@ (8000cec <USART1_IRQHandler+0x10>)
 8000ce2:	f003 ff2b 	bl	8004b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200000dc 	.word	0x200000dc

08000cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cf4:	4802      	ldr	r0, [pc, #8]	@ (8000d00 <USART2_IRQHandler+0x10>)
 8000cf6:	f003 ff21 	bl	8004b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000164 	.word	0x20000164

08000d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d0c:	4a14      	ldr	r2, [pc, #80]	@ (8000d60 <_sbrk+0x5c>)
 8000d0e:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <_sbrk+0x60>)
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d18:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d102      	bne.n	8000d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d20:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <_sbrk+0x64>)
 8000d22:	4a12      	ldr	r2, [pc, #72]	@ (8000d6c <_sbrk+0x68>)
 8000d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d26:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d207      	bcs.n	8000d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d34:	f004 ff6e 	bl	8005c14 <__errno>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d42:	e009      	b.n	8000d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d44:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4a:	4b07      	ldr	r3, [pc, #28]	@ (8000d68 <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	4a05      	ldr	r2, [pc, #20]	@ (8000d68 <_sbrk+0x64>)
 8000d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d56:	68fb      	ldr	r3, [r7, #12]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20018000 	.word	0x20018000
 8000d64:	00000400 	.word	0x00000400
 8000d68:	200001ec 	.word	0x200001ec
 8000d6c:	20000340 	.word	0x20000340

08000d70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d74:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <SystemInit+0x20>)
 8000d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d7a:	4a05      	ldr	r2, [pc, #20]	@ (8000d90 <SystemInit+0x20>)
 8000d7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dcc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d98:	f7ff ffea 	bl	8000d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d9c:	480c      	ldr	r0, [pc, #48]	@ (8000dd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d9e:	490d      	ldr	r1, [pc, #52]	@ (8000dd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000da0:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd8 <LoopForever+0xe>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da4:	e002      	b.n	8000dac <LoopCopyDataInit>

08000da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000daa:	3304      	adds	r3, #4

08000dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db0:	d3f9      	bcc.n	8000da6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000db4:	4c0a      	ldr	r4, [pc, #40]	@ (8000de0 <LoopForever+0x16>)
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db8:	e001      	b.n	8000dbe <LoopFillZerobss>

08000dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dbc:	3204      	adds	r2, #4

08000dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc0:	d3fb      	bcc.n	8000dba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dc2:	f004 ff2d 	bl	8005c20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dc6:	f7ff fbd3 	bl	8000570 <main>

08000dca <LoopForever>:

LoopForever:
    b LoopForever
 8000dca:	e7fe      	b.n	8000dca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000dcc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000dd8:	08006600 	.word	0x08006600
  ldr r2, =_sbss
 8000ddc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000de0:	2000033c 	.word	0x2000033c

08000de4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC3_IRQHandler>

08000de6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dec:	2300      	movs	r3, #0
 8000dee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df0:	2003      	movs	r0, #3
 8000df2:	f002 f829 	bl	8002e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df6:	200f      	movs	r0, #15
 8000df8:	f000 f80e 	bl	8000e18 <HAL_InitTick>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	71fb      	strb	r3, [r7, #7]
 8000e06:	e001      	b.n	8000e0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e08:	f7ff fde8 	bl	80009dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e24:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <HAL_InitTick+0x6c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d023      	beq.n	8000e74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e2c:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <HAL_InitTick+0x70>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <HAL_InitTick+0x6c>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4619      	mov	r1, r3
 8000e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f002 f835 	bl	8002eb2 <HAL_SYSTICK_Config>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10f      	bne.n	8000e6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2b0f      	cmp	r3, #15
 8000e52:	d809      	bhi.n	8000e68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e54:	2200      	movs	r2, #0
 8000e56:	6879      	ldr	r1, [r7, #4]
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e5c:	f001 ffff 	bl	8002e5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e60:	4a0a      	ldr	r2, [pc, #40]	@ (8000e8c <HAL_InitTick+0x74>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6013      	str	r3, [r2, #0]
 8000e66:	e007      	b.n	8000e78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
 8000e6c:	e004      	b.n	8000e78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	73fb      	strb	r3, [r7, #15]
 8000e72:	e001      	b.n	8000e78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000000 	.word	0x20000000
 8000e8c:	20000004 	.word	0x20000004

08000e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e94:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <HAL_IncTick+0x20>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_IncTick+0x24>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	4a04      	ldr	r2, [pc, #16]	@ (8000eb4 <HAL_IncTick+0x24>)
 8000ea2:	6013      	str	r3, [r2, #0]
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000008 	.word	0x20000008
 8000eb4:	200001f0 	.word	0x200001f0

08000eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return uwTick;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	@ (8000ecc <HAL_GetTick+0x14>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200001f0 	.word	0x200001f0

08000ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed8:	f7ff ffee 	bl	8000eb8 <HAL_GetTick>
 8000edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ee8:	d005      	beq.n	8000ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000eea:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <HAL_Delay+0x44>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ef6:	bf00      	nop
 8000ef8:	f7ff ffde 	bl	8000eb8 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d8f7      	bhi.n	8000ef8 <HAL_Delay+0x28>
  {
  }
}
 8000f08:	bf00      	nop
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008

08000f18 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	431a      	orrs	r2, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	609a      	str	r2, [r3, #8]
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	431a      	orrs	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	609a      	str	r2, [r3, #8]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b087      	sub	sp, #28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
 8000f8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3360      	adds	r3, #96	@ 0x60
 8000f92:	461a      	mov	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4413      	add	r3, r2
 8000f9a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <LL_ADC_SetOffset+0x44>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	430a      	orrs	r2, r1
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000fb8:	bf00      	nop
 8000fba:	371c      	adds	r7, #28
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	03fff000 	.word	0x03fff000

08000fc8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	3360      	adds	r3, #96	@ 0x60
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b087      	sub	sp, #28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	3360      	adds	r3, #96	@ 0x60
 8001004:	461a      	mov	r2, r3
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4413      	add	r3, r2
 800100c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	431a      	orrs	r2, r3
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800101e:	bf00      	nop
 8001020:	371c      	adds	r7, #28
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800103e:	2301      	movs	r3, #1
 8001040:	e000      	b.n	8001044 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001042:	2300      	movs	r3, #0
}
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001050:	b480      	push	{r7}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	3330      	adds	r3, #48	@ 0x30
 8001060:	461a      	mov	r2, r3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	0a1b      	lsrs	r3, r3, #8
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	f003 030c 	and.w	r3, r3, #12
 800106c:	4413      	add	r3, r2
 800106e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	f003 031f 	and.w	r3, r3, #31
 800107a:	211f      	movs	r1, #31
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	401a      	ands	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	0e9b      	lsrs	r3, r3, #26
 8001088:	f003 011f 	and.w	r1, r3, #31
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	f003 031f 	and.w	r3, r3, #31
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	431a      	orrs	r2, r3
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800109c:	bf00      	nop
 800109e:	371c      	adds	r7, #28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80010bc:	2301      	movs	r3, #1
 80010be:	e000      	b.n	80010c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b087      	sub	sp, #28
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	60f8      	str	r0, [r7, #12]
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	3314      	adds	r3, #20
 80010de:	461a      	mov	r2, r3
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	0e5b      	lsrs	r3, r3, #25
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	f003 0304 	and.w	r3, r3, #4
 80010ea:	4413      	add	r3, r2
 80010ec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	0d1b      	lsrs	r3, r3, #20
 80010f6:	f003 031f 	and.w	r3, r3, #31
 80010fa:	2107      	movs	r1, #7
 80010fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	401a      	ands	r2, r3
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	0d1b      	lsrs	r3, r3, #20
 8001108:	f003 031f 	and.w	r3, r3, #31
 800110c:	6879      	ldr	r1, [r7, #4]
 800110e:	fa01 f303 	lsl.w	r3, r1, r3
 8001112:	431a      	orrs	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001118:	bf00      	nop
 800111a:	371c      	adds	r7, #28
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800113c:	43db      	mvns	r3, r3
 800113e:	401a      	ands	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f003 0318 	and.w	r3, r3, #24
 8001146:	4908      	ldr	r1, [pc, #32]	@ (8001168 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001148:	40d9      	lsrs	r1, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	400b      	ands	r3, r1
 800114e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001152:	431a      	orrs	r2, r3
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	0007ffff 	.word	0x0007ffff

0800116c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 031f 	and.w	r3, r3, #31
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001198:	4618      	mov	r0, r3
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80011b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	6093      	str	r3, [r2, #8]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011dc:	d101      	bne.n	80011e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001200:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001204:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001228:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800122c:	d101      	bne.n	8001232 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001254:	f043 0201 	orr.w	r2, r3, #1
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001278:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800127c:	f043 0202 	orr.w	r2, r3, #2
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d101      	bne.n	80012a8 <LL_ADC_IsEnabled+0x18>
 80012a4:	2301      	movs	r3, #1
 80012a6:	e000      	b.n	80012aa <LL_ADC_IsEnabled+0x1a>
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d101      	bne.n	80012ce <LL_ADC_IsDisableOngoing+0x18>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e000      	b.n	80012d0 <LL_ADC_IsDisableOngoing+0x1a>
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012f0:	f043 0204 	orr.w	r2, r3, #4
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001314:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001318:	f043 0210 	orr.w	r2, r3, #16
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b04      	cmp	r3, #4
 800133e:	d101      	bne.n	8001344 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001362:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001366:	f043 0220 	orr.w	r2, r3, #32
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	2b08      	cmp	r3, #8
 800138c:	d101      	bne.n	8001392 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b089      	sub	sp, #36	@ 0x24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e130      	b.n	800161c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d109      	bne.n	80013dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff fb2b 	bl	8000a24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fef1 	bl	80011c8 <LL_ADC_IsDeepPowerDownEnabled>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d004      	beq.n	80013f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff fed7 	bl	80011a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff ff0c 	bl	8001218 <LL_ADC_IsInternalRegulatorEnabled>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d115      	bne.n	8001432 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fef0 	bl	80011f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001410:	4b84      	ldr	r3, [pc, #528]	@ (8001624 <HAL_ADC_Init+0x284>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	099b      	lsrs	r3, r3, #6
 8001416:	4a84      	ldr	r2, [pc, #528]	@ (8001628 <HAL_ADC_Init+0x288>)
 8001418:	fba2 2303 	umull	r2, r3, r2, r3
 800141c:	099b      	lsrs	r3, r3, #6
 800141e:	3301      	adds	r3, #1
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001424:	e002      	b.n	800142c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	3b01      	subs	r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f9      	bne.n	8001426 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff feee 	bl	8001218 <LL_ADC_IsInternalRegulatorEnabled>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10d      	bne.n	800145e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001446:	f043 0210 	orr.w	r2, r3, #16
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001452:	f043 0201 	orr.w	r2, r3, #1
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff62 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 8001468:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800146e:	f003 0310 	and.w	r3, r3, #16
 8001472:	2b00      	cmp	r3, #0
 8001474:	f040 80c9 	bne.w	800160a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	f040 80c5 	bne.w	800160a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001484:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001488:	f043 0202 	orr.w	r2, r3, #2
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fefb 	bl	8001290 <LL_ADC_IsEnabled>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d115      	bne.n	80014cc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014a0:	4862      	ldr	r0, [pc, #392]	@ (800162c <HAL_ADC_Init+0x28c>)
 80014a2:	f7ff fef5 	bl	8001290 <LL_ADC_IsEnabled>
 80014a6:	4604      	mov	r4, r0
 80014a8:	4861      	ldr	r0, [pc, #388]	@ (8001630 <HAL_ADC_Init+0x290>)
 80014aa:	f7ff fef1 	bl	8001290 <LL_ADC_IsEnabled>
 80014ae:	4603      	mov	r3, r0
 80014b0:	431c      	orrs	r4, r3
 80014b2:	4860      	ldr	r0, [pc, #384]	@ (8001634 <HAL_ADC_Init+0x294>)
 80014b4:	f7ff feec 	bl	8001290 <LL_ADC_IsEnabled>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4323      	orrs	r3, r4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d105      	bne.n	80014cc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	4619      	mov	r1, r3
 80014c6:	485c      	ldr	r0, [pc, #368]	@ (8001638 <HAL_ADC_Init+0x298>)
 80014c8:	f7ff fd26 	bl	8000f18 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	7e5b      	ldrb	r3, [r3, #25]
 80014d0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014d6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80014dc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80014e2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d106      	bne.n	8001508 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fe:	3b01      	subs	r3, #1
 8001500:	045b      	lsls	r3, r3, #17
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4313      	orrs	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800150c:	2b00      	cmp	r3, #0
 800150e:	d009      	beq.n	8001524 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001514:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800151c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4313      	orrs	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	4b44      	ldr	r3, [pc, #272]	@ (800163c <HAL_ADC_Init+0x29c>)
 800152c:	4013      	ands	r3, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	69b9      	ldr	r1, [r7, #24]
 8001534:	430b      	orrs	r3, r1
 8001536:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ff1c 	bl	800137a <LL_ADC_INJ_IsConversionOngoing>
 8001542:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d13d      	bne.n	80015c6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d13a      	bne.n	80015c6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001554:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800155c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800155e:	4313      	orrs	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800156c:	f023 0302 	bic.w	r3, r3, #2
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	69b9      	ldr	r1, [r7, #24]
 8001576:	430b      	orrs	r3, r1
 8001578:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001580:	2b01      	cmp	r3, #1
 8001582:	d118      	bne.n	80015b6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800158e:	f023 0304 	bic.w	r3, r3, #4
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800159a:	4311      	orrs	r1, r2
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80015a0:	4311      	orrs	r1, r2
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80015a6:	430a      	orrs	r2, r1
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f042 0201 	orr.w	r2, r2, #1
 80015b2:	611a      	str	r2, [r3, #16]
 80015b4:	e007      	b.n	80015c6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	691a      	ldr	r2, [r3, #16]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0201 	bic.w	r2, r2, #1
 80015c4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d10c      	bne.n	80015e8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d4:	f023 010f 	bic.w	r1, r3, #15
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	1e5a      	subs	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	430a      	orrs	r2, r1
 80015e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80015e6:	e007      	b.n	80015f8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f022 020f 	bic.w	r2, r2, #15
 80015f6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015fc:	f023 0303 	bic.w	r3, r3, #3
 8001600:	f043 0201 	orr.w	r2, r3, #1
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	655a      	str	r2, [r3, #84]	@ 0x54
 8001608:	e007      	b.n	800161a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800160e:	f043 0210 	orr.w	r2, r3, #16
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800161a:	7ffb      	ldrb	r3, [r7, #31]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3724      	adds	r7, #36	@ 0x24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd90      	pop	{r4, r7, pc}
 8001624:	20000000 	.word	0x20000000
 8001628:	053e2d63 	.word	0x053e2d63
 800162c:	50040000 	.word	0x50040000
 8001630:	50040100 	.word	0x50040100
 8001634:	50040200 	.word	0x50040200
 8001638:	50040300 	.word	0x50040300
 800163c:	fff0c007 	.word	0xfff0c007

08001640 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001648:	4857      	ldr	r0, [pc, #348]	@ (80017a8 <HAL_ADC_Start+0x168>)
 800164a:	f7ff fd8f 	bl	800116c <LL_ADC_GetMultimode>
 800164e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fe69 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	f040 809c 	bne.w	800179a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001668:	2b01      	cmp	r3, #1
 800166a:	d101      	bne.n	8001670 <HAL_ADC_Start+0x30>
 800166c:	2302      	movs	r3, #2
 800166e:	e097      	b.n	80017a0 <HAL_ADC_Start+0x160>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f001 f89b 	bl	80027b4 <ADC_Enable>
 800167e:	4603      	mov	r3, r0
 8001680:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001682:	7dfb      	ldrb	r3, [r7, #23]
 8001684:	2b00      	cmp	r3, #0
 8001686:	f040 8083 	bne.w	8001790 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800168e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a42      	ldr	r2, [pc, #264]	@ (80017ac <HAL_ADC_Start+0x16c>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d002      	beq.n	80016ae <HAL_ADC_Start+0x6e>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	e000      	b.n	80016b0 <HAL_ADC_Start+0x70>
 80016ae:	4b40      	ldr	r3, [pc, #256]	@ (80017b0 <HAL_ADC_Start+0x170>)
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d002      	beq.n	80016be <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d105      	bne.n	80016ca <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016c2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016d6:	d106      	bne.n	80016e6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016dc:	f023 0206 	bic.w	r2, r3, #6
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80016e4:	e002      	b.n	80016ec <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	221c      	movs	r2, #28
 80016f2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a2a      	ldr	r2, [pc, #168]	@ (80017ac <HAL_ADC_Start+0x16c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d002      	beq.n	800170c <HAL_ADC_Start+0xcc>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	e000      	b.n	800170e <HAL_ADC_Start+0xce>
 800170c:	4b28      	ldr	r3, [pc, #160]	@ (80017b0 <HAL_ADC_Start+0x170>)
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	4293      	cmp	r3, r2
 8001714:	d008      	beq.n	8001728 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	2b05      	cmp	r3, #5
 8001720:	d002      	beq.n	8001728 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	2b09      	cmp	r3, #9
 8001726:	d114      	bne.n	8001752 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d007      	beq.n	8001746 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800173a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800173e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fdc6 	bl	80012dc <LL_ADC_REG_StartConversion>
 8001750:	e025      	b.n	800179e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001756:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <HAL_ADC_Start+0x16c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d002      	beq.n	800176e <HAL_ADC_Start+0x12e>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	e000      	b.n	8001770 <HAL_ADC_Start+0x130>
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_ADC_Start+0x170>)
 8001770:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00f      	beq.n	800179e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001782:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001786:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	655a      	str	r2, [r3, #84]	@ 0x54
 800178e:	e006      	b.n	800179e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001798:	e001      	b.n	800179e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800179a:	2302      	movs	r3, #2
 800179c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800179e:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	50040300 	.word	0x50040300
 80017ac:	50040100 	.word	0x50040100
 80017b0:	50040000 	.word	0x50040000

080017b4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d101      	bne.n	80017ca <HAL_ADC_Stop+0x16>
 80017c6:	2302      	movs	r3, #2
 80017c8:	e023      	b.n	8001812 <HAL_ADC_Stop+0x5e>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80017d2:	2103      	movs	r1, #3
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f000 ff31 	bl	800263c <ADC_ConversionStop>
 80017da:	4603      	mov	r3, r0
 80017dc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d111      	bne.n	8001808 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f001 f86b 	bl	80028c0 <ADC_Disable>
 80017ea:	4603      	mov	r3, r0
 80017ec:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d109      	bne.n	8001808 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017fc:	f023 0301 	bic.w	r3, r3, #1
 8001800:	f043 0201 	orr.w	r2, r3, #1
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001810:	7bfb      	ldrb	r3, [r7, #15]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001826:	4866      	ldr	r0, [pc, #408]	@ (80019c0 <HAL_ADC_PollForConversion+0x1a4>)
 8001828:	f7ff fca0 	bl	800116c <LL_ADC_GetMultimode>
 800182c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	2b08      	cmp	r3, #8
 8001834:	d102      	bne.n	800183c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001836:	2308      	movs	r3, #8
 8001838:	61fb      	str	r3, [r7, #28]
 800183a:	e02a      	b.n	8001892 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d005      	beq.n	800184e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	2b05      	cmp	r3, #5
 8001846:	d002      	beq.n	800184e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	2b09      	cmp	r3, #9
 800184c:	d111      	bne.n	8001872 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d007      	beq.n	800186c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001860:	f043 0220 	orr.w	r2, r3, #32
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0a4      	b.n	80019b6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800186c:	2304      	movs	r3, #4
 800186e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001870:	e00f      	b.n	8001892 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001872:	4853      	ldr	r0, [pc, #332]	@ (80019c0 <HAL_ADC_PollForConversion+0x1a4>)
 8001874:	f7ff fc88 	bl	8001188 <LL_ADC_GetMultiDMATransfer>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d007      	beq.n	800188e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001882:	f043 0220 	orr.w	r2, r3, #32
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e093      	b.n	80019b6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800188e:	2304      	movs	r3, #4
 8001890:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001892:	f7ff fb11 	bl	8000eb8 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001898:	e021      	b.n	80018de <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018a0:	d01d      	beq.n	80018de <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80018a2:	f7ff fb09 	bl	8000eb8 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d302      	bcc.n	80018b8 <HAL_ADC_PollForConversion+0x9c>
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d112      	bne.n	80018de <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d10b      	bne.n	80018de <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ca:	f043 0204 	orr.w	r2, r3, #4
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e06b      	b.n	80019b6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	4013      	ands	r3, r2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0d6      	beq.n	800189a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fb94 	bl	800102a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d01c      	beq.n	8001942 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	7e5b      	ldrb	r3, [r3, #25]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d118      	bne.n	8001942 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b08      	cmp	r3, #8
 800191c:	d111      	bne.n	8001942 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001922:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800192e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d105      	bne.n	8001942 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800193a:	f043 0201 	orr.w	r2, r3, #1
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a1f      	ldr	r2, [pc, #124]	@ (80019c4 <HAL_ADC_PollForConversion+0x1a8>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d002      	beq.n	8001952 <HAL_ADC_PollForConversion+0x136>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	e000      	b.n	8001954 <HAL_ADC_PollForConversion+0x138>
 8001952:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <HAL_ADC_PollForConversion+0x1ac>)
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	4293      	cmp	r3, r2
 800195a:	d008      	beq.n	800196e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b05      	cmp	r3, #5
 8001966:	d002      	beq.n	800196e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2b09      	cmp	r3, #9
 800196c:	d104      	bne.n	8001978 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	e00c      	b.n	8001992 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a11      	ldr	r2, [pc, #68]	@ (80019c4 <HAL_ADC_PollForConversion+0x1a8>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d002      	beq.n	8001988 <HAL_ADC_PollForConversion+0x16c>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	e000      	b.n	800198a <HAL_ADC_PollForConversion+0x16e>
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <HAL_ADC_PollForConversion+0x1ac>)
 800198a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	2b08      	cmp	r3, #8
 8001996:	d104      	bne.n	80019a2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2208      	movs	r2, #8
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	e008      	b.n	80019b4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d103      	bne.n	80019b4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	220c      	movs	r2, #12
 80019b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3720      	adds	r7, #32
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	50040300 	.word	0x50040300
 80019c4:	50040100 	.word	0x50040100
 80019c8:	50040000 	.word	0x50040000

080019cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
	...

080019e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	@ 0x28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a04:	4882      	ldr	r0, [pc, #520]	@ (8001c10 <HAL_ADC_IRQHandler+0x228>)
 8001a06:	f7ff fbb1 	bl	800116c <LL_ADC_GetMultimode>
 8001a0a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d017      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x5e>
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d012      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a24:	f003 0310 	and.w	r3, r3, #16
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d105      	bne.n	8001a38 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f001 f87b 	bl	8002b34 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2202      	movs	r2, #2
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <HAL_ADC_IRQHandler+0x72>
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10a      	bne.n	8001a70 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 8083 	beq.w	8001b6c <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d07d      	beq.n	8001b6c <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a74:	f003 0310 	and.w	r3, r3, #16
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d105      	bne.n	8001a88 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a80:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff facc 	bl	800102a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d062      	beq.n	8001b5e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001c14 <HAL_ADC_IRQHandler+0x22c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d002      	beq.n	8001aa8 <HAL_ADC_IRQHandler+0xc0>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e000      	b.n	8001aaa <HAL_ADC_IRQHandler+0xc2>
 8001aa8:	4b5b      	ldr	r3, [pc, #364]	@ (8001c18 <HAL_ADC_IRQHandler+0x230>)
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d008      	beq.n	8001ac4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d005      	beq.n	8001ac4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b05      	cmp	r3, #5
 8001abc:	d002      	beq.n	8001ac4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	2b09      	cmp	r3, #9
 8001ac2:	d104      	bne.n	8001ace <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	623b      	str	r3, [r7, #32]
 8001acc:	e00c      	b.n	8001ae8 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a50      	ldr	r2, [pc, #320]	@ (8001c14 <HAL_ADC_IRQHandler+0x22c>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d002      	beq.n	8001ade <HAL_ADC_IRQHandler+0xf6>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	e000      	b.n	8001ae0 <HAL_ADC_IRQHandler+0xf8>
 8001ade:	4b4e      	ldr	r3, [pc, #312]	@ (8001c18 <HAL_ADC_IRQHandler+0x230>)
 8001ae0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001ae8:	6a3b      	ldr	r3, [r7, #32]
 8001aea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d135      	bne.n	8001b5e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d12e      	bne.n	8001b5e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fc11 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d11a      	bne.n	8001b46 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f022 020c 	bic.w	r2, r2, #12
 8001b1e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d112      	bne.n	8001b5e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b3c:	f043 0201 	orr.w	r2, r3, #1
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b44:	e00b      	b.n	8001b5e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b4a:	f043 0210 	orr.w	r2, r3, #16
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b56:	f043 0201 	orr.w	r2, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f95c 	bl	8001e1c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	220c      	movs	r2, #12
 8001b6a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f003 0320 	and.w	r3, r3, #32
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <HAL_ADC_IRQHandler+0x198>
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10b      	bne.n	8001b98 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 809f 	beq.w	8001cca <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8099 	beq.w	8001cca <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b9c:	f003 0310 	and.w	r3, r3, #16
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d105      	bne.n	8001bb0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fa77 	bl	80010a8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001bba:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fa32 	bl	800102a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001bc6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a11      	ldr	r2, [pc, #68]	@ (8001c14 <HAL_ADC_IRQHandler+0x22c>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d002      	beq.n	8001bd8 <HAL_ADC_IRQHandler+0x1f0>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	e000      	b.n	8001bda <HAL_ADC_IRQHandler+0x1f2>
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <HAL_ADC_IRQHandler+0x230>)
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d008      	beq.n	8001bf4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d005      	beq.n	8001bf4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2b06      	cmp	r3, #6
 8001bec:	d002      	beq.n	8001bf4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	2b07      	cmp	r3, #7
 8001bf2:	d104      	bne.n	8001bfe <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	623b      	str	r3, [r7, #32]
 8001bfc:	e013      	b.n	8001c26 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <HAL_ADC_IRQHandler+0x22c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d009      	beq.n	8001c1c <HAL_ADC_IRQHandler+0x234>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	e007      	b.n	8001c1e <HAL_ADC_IRQHandler+0x236>
 8001c0e:	bf00      	nop
 8001c10:	50040300 	.word	0x50040300
 8001c14:	50040100 	.word	0x50040100
 8001c18:	50040000 	.word	0x50040000
 8001c1c:	4b7d      	ldr	r3, [pc, #500]	@ (8001e14 <HAL_ADC_IRQHandler+0x42c>)
 8001c1e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d047      	beq.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001c2c:	6a3b      	ldr	r3, [r7, #32]
 8001c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <HAL_ADC_IRQHandler+0x25e>
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d03f      	beq.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d13a      	bne.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c50:	2b40      	cmp	r3, #64	@ 0x40
 8001c52:	d133      	bne.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d12e      	bne.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fb89 	bl	800137a <LL_ADC_INJ_IsConversionOngoing>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d11a      	bne.n	8001ca4 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001c7c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d112      	bne.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c9a:	f043 0201 	orr.w	r2, r3, #1
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ca2:	e00b      	b.n	8001cbc <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca8:	f043 0210 	orr.w	r2, r3, #16
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb4:	f043 0201 	orr.w	r2, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 ff11 	bl	8002ae4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2260      	movs	r2, #96	@ 0x60
 8001cc8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d011      	beq.n	8001cf8 <HAL_ADC_IRQHandler+0x310>
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d00c      	beq.n	8001cf8 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 f8a0 	bl	8001e30 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d012      	beq.n	8001d28 <HAL_ADC_IRQHandler+0x340>
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d00d      	beq.n	8001d28 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d10:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 fef7 	bl	8002b0c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d26:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d012      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x370>
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00d      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d40:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 fee9 	bl	8002b20 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0310 	and.w	r3, r3, #16
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d036      	beq.n	8001dd0 <HAL_ADC_IRQHandler+0x3e8>
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	f003 0310 	and.w	r3, r3, #16
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d031      	beq.n	8001dd0 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d102      	bne.n	8001d7a <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8001d74:	2301      	movs	r3, #1
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d78:	e014      	b.n	8001da4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d008      	beq.n	8001d92 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001d80:	4825      	ldr	r0, [pc, #148]	@ (8001e18 <HAL_ADC_IRQHandler+0x430>)
 8001d82:	f7ff fa01 	bl	8001188 <LL_ADC_GetMultiDMATransfer>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d00b      	beq.n	8001da4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d90:	e008      	b.n	8001da4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001da0:	2301      	movs	r3, #1
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d10e      	bne.n	8001dc8 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dae:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	f043 0202 	orr.w	r2, r3, #2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f83e 	bl	8001e44 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2210      	movs	r2, #16
 8001dce:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d018      	beq.n	8001e0c <HAL_ADC_IRQHandler+0x424>
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d013      	beq.n	8001e0c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	f043 0208 	orr.w	r2, r3, #8
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e04:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 fe76 	bl	8002af8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001e0c:	bf00      	nop
 8001e0e:	3728      	adds	r7, #40	@ 0x28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	50040000 	.word	0x50040000
 8001e18:	50040300 	.word	0x50040300

08001e1c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b0b6      	sub	sp, #216	@ 0xd8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d101      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x22>
 8001e76:	2302      	movs	r3, #2
 8001e78:	e3c9      	b.n	800260e <HAL_ADC_ConfigChannel+0x7b6>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff fa50 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 83aa 	bne.w	80025e8 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b05      	cmp	r3, #5
 8001ea2:	d824      	bhi.n	8001eee <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	3b02      	subs	r3, #2
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d81b      	bhi.n	8001ee6 <HAL_ADC_ConfigChannel+0x8e>
 8001eae:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb4 <HAL_ADC_ConfigChannel+0x5c>)
 8001eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb4:	08001ec5 	.word	0x08001ec5
 8001eb8:	08001ecd 	.word	0x08001ecd
 8001ebc:	08001ed5 	.word	0x08001ed5
 8001ec0:	08001edd 	.word	0x08001edd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001ec4:	230c      	movs	r3, #12
 8001ec6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001eca:	e010      	b.n	8001eee <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001ecc:	2312      	movs	r3, #18
 8001ece:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ed2:	e00c      	b.n	8001eee <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001ed4:	2318      	movs	r3, #24
 8001ed6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001eda:	e008      	b.n	8001eee <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001edc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ee4:	e003      	b.n	8001eee <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001ee6:	2306      	movs	r3, #6
 8001ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001eec:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6818      	ldr	r0, [r3, #0]
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001efc:	f7ff f8a8 	bl	8001050 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff fa11 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 8001f0a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fa31 	bl	800137a <LL_ADC_INJ_IsConversionOngoing>
 8001f18:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f040 81a4 	bne.w	800226e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f040 819f 	bne.w	800226e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f7ff f8c6 	bl	80010ce <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	695a      	ldr	r2, [r3, #20]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	08db      	lsrs	r3, r3, #3
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d00a      	beq.n	8001f7a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	6919      	ldr	r1, [r3, #16]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f74:	f7ff f804 	bl	8000f80 <LL_ADC_SetOffset>
 8001f78:	e179      	b.n	800226e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff f821 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10a      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x14e>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f816 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	0e9b      	lsrs	r3, r3, #26
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	e01e      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x18c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff f80b 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001fc8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001fcc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001fd4:	2320      	movs	r3, #32
 8001fd6:	e004      	b.n	8001fe2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001fd8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001fdc:	fab3 f383 	clz	r3, r3
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d105      	bne.n	8001ffc <HAL_ADC_ConfigChannel+0x1a4>
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	0e9b      	lsrs	r3, r3, #26
 8001ff6:	f003 031f 	and.w	r3, r3, #31
 8001ffa:	e018      	b.n	800202e <HAL_ADC_ConfigChannel+0x1d6>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002010:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002014:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002018:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002020:	2320      	movs	r3, #32
 8002022:	e004      	b.n	800202e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002024:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800202e:	429a      	cmp	r2, r3
 8002030:	d106      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe ffda 	bl	8000ff4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2101      	movs	r1, #1
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe ffbe 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 800204c:	4603      	mov	r3, r0
 800204e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x214>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2101      	movs	r1, #1
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe ffb3 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8002062:	4603      	mov	r3, r0
 8002064:	0e9b      	lsrs	r3, r3, #26
 8002066:	f003 021f 	and.w	r2, r3, #31
 800206a:	e01e      	b.n	80020aa <HAL_ADC_ConfigChannel+0x252>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2101      	movs	r1, #1
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe ffa8 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8002078:	4603      	mov	r3, r0
 800207a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002082:	fa93 f3a3 	rbit	r3, r3
 8002086:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800208a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800208e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800209a:	2320      	movs	r3, #32
 800209c:	e004      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800209e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80020a2:	fab3 f383 	clz	r3, r3
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d105      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x26a>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	0e9b      	lsrs	r3, r3, #26
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	e018      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x29c>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80020ce:	fa93 f3a3 	rbit	r3, r3
 80020d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80020d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80020da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80020de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80020e6:	2320      	movs	r3, #32
 80020e8:	e004      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80020ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d106      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2200      	movs	r2, #0
 80020fe:	2101      	movs	r1, #1
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe ff77 	bl	8000ff4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2102      	movs	r1, #2
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe ff5b 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002118:	2b00      	cmp	r3, #0
 800211a:	d10a      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x2da>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2102      	movs	r1, #2
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe ff50 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 8002128:	4603      	mov	r3, r0
 800212a:	0e9b      	lsrs	r3, r3, #26
 800212c:	f003 021f 	and.w	r2, r3, #31
 8002130:	e01e      	b.n	8002170 <HAL_ADC_ConfigChannel+0x318>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2102      	movs	r1, #2
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe ff45 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 800213e:	4603      	mov	r3, r0
 8002140:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002144:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002150:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002154:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002158:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002160:	2320      	movs	r3, #32
 8002162:	e004      	b.n	800216e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002164:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002168:	fab3 f383 	clz	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002178:	2b00      	cmp	r3, #0
 800217a:	d105      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x330>
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	0e9b      	lsrs	r3, r3, #26
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	e014      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x35a>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002190:	fa93 f3a3 	rbit	r3, r3
 8002194:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002196:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002198:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800219c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d101      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80021a4:	2320      	movs	r3, #32
 80021a6:	e004      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80021a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80021ac:	fab3 f383 	clz	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d106      	bne.n	80021c4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2200      	movs	r2, #0
 80021bc:	2102      	movs	r1, #2
 80021be:	4618      	mov	r0, r3
 80021c0:	f7fe ff18 	bl	8000ff4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2103      	movs	r1, #3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fefc 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 80021d0:	4603      	mov	r3, r0
 80021d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10a      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x398>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2103      	movs	r1, #3
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe fef1 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 80021e6:	4603      	mov	r3, r0
 80021e8:	0e9b      	lsrs	r3, r3, #26
 80021ea:	f003 021f 	and.w	r2, r3, #31
 80021ee:	e017      	b.n	8002220 <HAL_ADC_ConfigChannel+0x3c8>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2103      	movs	r1, #3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe fee6 	bl	8000fc8 <LL_ADC_GetOffsetChannel>
 80021fc:	4603      	mov	r3, r0
 80021fe:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002202:	fa93 f3a3 	rbit	r3, r3
 8002206:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800220a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800220c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002212:	2320      	movs	r3, #32
 8002214:	e003      	b.n	800221e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002228:	2b00      	cmp	r3, #0
 800222a:	d105      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x3e0>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	0e9b      	lsrs	r3, r3, #26
 8002232:	f003 031f 	and.w	r3, r3, #31
 8002236:	e011      	b.n	800225c <HAL_ADC_ConfigChannel+0x404>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002246:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002248:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800224a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002250:	2320      	movs	r3, #32
 8002252:	e003      	b.n	800225c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002254:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800225c:	429a      	cmp	r2, r3
 800225e:	d106      	bne.n	800226e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2200      	movs	r2, #0
 8002266:	2103      	movs	r1, #3
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe fec3 	bl	8000ff4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f80c 	bl	8001290 <LL_ADC_IsEnabled>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	f040 8140 	bne.w	8002500 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	6819      	ldr	r1, [r3, #0]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	461a      	mov	r2, r3
 800228e:	f7fe ff49 	bl	8001124 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	4a8f      	ldr	r2, [pc, #572]	@ (80024d4 <HAL_ADC_ConfigChannel+0x67c>)
 8002298:	4293      	cmp	r3, r2
 800229a:	f040 8131 	bne.w	8002500 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10b      	bne.n	80022c6 <HAL_ADC_ConfigChannel+0x46e>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	0e9b      	lsrs	r3, r3, #26
 80022b4:	3301      	adds	r3, #1
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	bf94      	ite	ls
 80022be:	2301      	movls	r3, #1
 80022c0:	2300      	movhi	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	e019      	b.n	80022fa <HAL_ADC_ConfigChannel+0x4a2>
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022ce:	fa93 f3a3 	rbit	r3, r3
 80022d2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80022d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80022d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80022de:	2320      	movs	r3, #32
 80022e0:	e003      	b.n	80022ea <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80022e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022e4:	fab3 f383 	clz	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	3301      	adds	r3, #1
 80022ec:	f003 031f 	and.w	r3, r3, #31
 80022f0:	2b09      	cmp	r3, #9
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d079      	beq.n	80023f2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002306:	2b00      	cmp	r3, #0
 8002308:	d107      	bne.n	800231a <HAL_ADC_ConfigChannel+0x4c2>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	0e9b      	lsrs	r3, r3, #26
 8002310:	3301      	adds	r3, #1
 8002312:	069b      	lsls	r3, r3, #26
 8002314:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002318:	e015      	b.n	8002346 <HAL_ADC_ConfigChannel+0x4ee>
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002322:	fa93 f3a3 	rbit	r3, r3
 8002326:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800232a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800232c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002332:	2320      	movs	r3, #32
 8002334:	e003      	b.n	800233e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002338:	fab3 f383 	clz	r3, r3
 800233c:	b2db      	uxtb	r3, r3
 800233e:	3301      	adds	r3, #1
 8002340:	069b      	lsls	r3, r3, #26
 8002342:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x50e>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	0e9b      	lsrs	r3, r3, #26
 8002358:	3301      	adds	r3, #1
 800235a:	f003 031f 	and.w	r3, r3, #31
 800235e:	2101      	movs	r1, #1
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	e017      	b.n	8002396 <HAL_ADC_ConfigChannel+0x53e>
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800236e:	fa93 f3a3 	rbit	r3, r3
 8002372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002376:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800237e:	2320      	movs	r3, #32
 8002380:	e003      	b.n	800238a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002384:	fab3 f383 	clz	r3, r3
 8002388:	b2db      	uxtb	r3, r3
 800238a:	3301      	adds	r3, #1
 800238c:	f003 031f 	and.w	r3, r3, #31
 8002390:	2101      	movs	r1, #1
 8002392:	fa01 f303 	lsl.w	r3, r1, r3
 8002396:	ea42 0103 	orr.w	r1, r2, r3
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10a      	bne.n	80023bc <HAL_ADC_ConfigChannel+0x564>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	0e9b      	lsrs	r3, r3, #26
 80023ac:	3301      	adds	r3, #1
 80023ae:	f003 021f 	and.w	r2, r3, #31
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	051b      	lsls	r3, r3, #20
 80023ba:	e018      	b.n	80023ee <HAL_ADC_ConfigChannel+0x596>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c4:	fa93 f3a3 	rbit	r3, r3
 80023c8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80023ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80023ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80023d4:	2320      	movs	r3, #32
 80023d6:	e003      	b.n	80023e0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80023d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023da:	fab3 f383 	clz	r3, r3
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	3301      	adds	r3, #1
 80023e2:	f003 021f 	and.w	r2, r3, #31
 80023e6:	4613      	mov	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023ee:	430b      	orrs	r3, r1
 80023f0:	e081      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d107      	bne.n	800240e <HAL_ADC_ConfigChannel+0x5b6>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	0e9b      	lsrs	r3, r3, #26
 8002404:	3301      	adds	r3, #1
 8002406:	069b      	lsls	r3, r3, #26
 8002408:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800240c:	e015      	b.n	800243a <HAL_ADC_ConfigChannel+0x5e2>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	fa93 f3a3 	rbit	r3, r3
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800241c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002426:	2320      	movs	r3, #32
 8002428:	e003      	b.n	8002432 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800242a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242c:	fab3 f383 	clz	r3, r3
 8002430:	b2db      	uxtb	r3, r3
 8002432:	3301      	adds	r3, #1
 8002434:	069b      	lsls	r3, r3, #26
 8002436:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <HAL_ADC_ConfigChannel+0x602>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	0e9b      	lsrs	r3, r3, #26
 800244c:	3301      	adds	r3, #1
 800244e:	f003 031f 	and.w	r3, r3, #31
 8002452:	2101      	movs	r1, #1
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	e017      	b.n	800248a <HAL_ADC_ConfigChannel+0x632>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	fa93 f3a3 	rbit	r3, r3
 8002466:	61bb      	str	r3, [r7, #24]
  return result;
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002472:	2320      	movs	r3, #32
 8002474:	e003      	b.n	800247e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	fab3 f383 	clz	r3, r3
 800247c:	b2db      	uxtb	r3, r3
 800247e:	3301      	adds	r3, #1
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	2101      	movs	r1, #1
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	ea42 0103 	orr.w	r1, r2, r3
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002496:	2b00      	cmp	r3, #0
 8002498:	d10d      	bne.n	80024b6 <HAL_ADC_ConfigChannel+0x65e>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	3301      	adds	r3, #1
 80024a2:	f003 021f 	and.w	r2, r3, #31
 80024a6:	4613      	mov	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	4413      	add	r3, r2
 80024ac:	3b1e      	subs	r3, #30
 80024ae:	051b      	lsls	r3, r3, #20
 80024b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80024b4:	e01e      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x69c>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	60fb      	str	r3, [r7, #12]
  return result;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d104      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80024ce:	2320      	movs	r3, #32
 80024d0:	e006      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x688>
 80024d2:	bf00      	nop
 80024d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	3301      	adds	r3, #1
 80024e2:	f003 021f 	and.w	r2, r3, #31
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	3b1e      	subs	r3, #30
 80024ee:	051b      	lsls	r3, r3, #20
 80024f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024fa:	4619      	mov	r1, r3
 80024fc:	f7fe fde7 	bl	80010ce <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4b44      	ldr	r3, [pc, #272]	@ (8002618 <HAL_ADC_ConfigChannel+0x7c0>)
 8002506:	4013      	ands	r3, r2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d07a      	beq.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800250c:	4843      	ldr	r0, [pc, #268]	@ (800261c <HAL_ADC_ConfigChannel+0x7c4>)
 800250e:	f7fe fd29 	bl	8000f64 <LL_ADC_GetCommonPathInternalCh>
 8002512:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a41      	ldr	r2, [pc, #260]	@ (8002620 <HAL_ADC_ConfigChannel+0x7c8>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d12c      	bne.n	800257a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002520:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002524:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d126      	bne.n	800257a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a3c      	ldr	r2, [pc, #240]	@ (8002624 <HAL_ADC_ConfigChannel+0x7cc>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d004      	beq.n	8002540 <HAL_ADC_ConfigChannel+0x6e8>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a3b      	ldr	r2, [pc, #236]	@ (8002628 <HAL_ADC_ConfigChannel+0x7d0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d15d      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002540:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002544:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002548:	4619      	mov	r1, r3
 800254a:	4834      	ldr	r0, [pc, #208]	@ (800261c <HAL_ADC_ConfigChannel+0x7c4>)
 800254c:	f7fe fcf7 	bl	8000f3e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002550:	4b36      	ldr	r3, [pc, #216]	@ (800262c <HAL_ADC_ConfigChannel+0x7d4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	4a36      	ldr	r2, [pc, #216]	@ (8002630 <HAL_ADC_ConfigChannel+0x7d8>)
 8002558:	fba2 2303 	umull	r2, r3, r2, r3
 800255c:	099b      	lsrs	r3, r3, #6
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	4613      	mov	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800256a:	e002      	b.n	8002572 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	3b01      	subs	r3, #1
 8002570:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1f9      	bne.n	800256c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002578:	e040      	b.n	80025fc <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a2d      	ldr	r2, [pc, #180]	@ (8002634 <HAL_ADC_ConfigChannel+0x7dc>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d118      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002584:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002588:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d112      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a23      	ldr	r2, [pc, #140]	@ (8002624 <HAL_ADC_ConfigChannel+0x7cc>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d004      	beq.n	80025a4 <HAL_ADC_ConfigChannel+0x74c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a22      	ldr	r2, [pc, #136]	@ (8002628 <HAL_ADC_ConfigChannel+0x7d0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d12d      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025ac:	4619      	mov	r1, r3
 80025ae:	481b      	ldr	r0, [pc, #108]	@ (800261c <HAL_ADC_ConfigChannel+0x7c4>)
 80025b0:	f7fe fcc5 	bl	8000f3e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025b4:	e024      	b.n	8002600 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002638 <HAL_ADC_ConfigChannel+0x7e0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d120      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80025c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d11a      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a14      	ldr	r2, [pc, #80]	@ (8002624 <HAL_ADC_ConfigChannel+0x7cc>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d115      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025de:	4619      	mov	r1, r3
 80025e0:	480e      	ldr	r0, [pc, #56]	@ (800261c <HAL_ADC_ConfigChannel+0x7c4>)
 80025e2:	f7fe fcac 	bl	8000f3e <LL_ADC_SetCommonPathInternalCh>
 80025e6:	e00c      	b.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ec:	f043 0220 	orr.w	r2, r3, #32
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80025fa:	e002      	b.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025fc:	bf00      	nop
 80025fe:	e000      	b.n	8002602 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002600:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800260a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800260e:	4618      	mov	r0, r3
 8002610:	37d8      	adds	r7, #216	@ 0xd8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	80080000 	.word	0x80080000
 800261c:	50040300 	.word	0x50040300
 8002620:	c7520000 	.word	0xc7520000
 8002624:	50040000 	.word	0x50040000
 8002628:	50040200 	.word	0x50040200
 800262c:	20000000 	.word	0x20000000
 8002630:	053e2d63 	.word	0x053e2d63
 8002634:	cb840000 	.word	0xcb840000
 8002638:	80000001 	.word	0x80000001

0800263c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fe fe6a 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 8002658:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fe8b 	bl	800137a <LL_ADC_INJ_IsConversionOngoing>
 8002664:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d103      	bne.n	8002674 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 8098 	beq.w	80027a4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d02a      	beq.n	80026d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7e5b      	ldrb	r3, [r3, #25]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d126      	bne.n	80026d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	7e1b      	ldrb	r3, [r3, #24]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d122      	bne.n	80026d8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002692:	2301      	movs	r3, #1
 8002694:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002696:	e014      	b.n	80026c2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	4a45      	ldr	r2, [pc, #276]	@ (80027b0 <ADC_ConversionStop+0x174>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d90d      	bls.n	80026bc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a4:	f043 0210 	orr.w	r2, r3, #16
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b0:	f043 0201 	orr.w	r2, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e074      	b.n	80027a6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	3301      	adds	r3, #1
 80026c0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026cc:	2b40      	cmp	r3, #64	@ 0x40
 80026ce:	d1e3      	bne.n	8002698 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2240      	movs	r2, #64	@ 0x40
 80026d6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d014      	beq.n	8002708 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fe22 	bl	800132c <LL_ADC_REG_IsConversionOngoing>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00c      	beq.n	8002708 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fddf 	bl	80012b6 <LL_ADC_IsDisableOngoing>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d104      	bne.n	8002708 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7fe fdfe 	bl	8001304 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d014      	beq.n	8002738 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe fe31 	bl	800137a <LL_ADC_INJ_IsConversionOngoing>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00c      	beq.n	8002738 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fdc7 	bl	80012b6 <LL_ADC_IsDisableOngoing>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d104      	bne.n	8002738 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fe0d 	bl	8001352 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2b02      	cmp	r3, #2
 800273c:	d005      	beq.n	800274a <ADC_ConversionStop+0x10e>
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d105      	bne.n	8002750 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002744:	230c      	movs	r3, #12
 8002746:	617b      	str	r3, [r7, #20]
        break;
 8002748:	e005      	b.n	8002756 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800274a:	2308      	movs	r3, #8
 800274c:	617b      	str	r3, [r7, #20]
        break;
 800274e:	e002      	b.n	8002756 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002750:	2304      	movs	r3, #4
 8002752:	617b      	str	r3, [r7, #20]
        break;
 8002754:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002756:	f7fe fbaf 	bl	8000eb8 <HAL_GetTick>
 800275a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800275c:	e01b      	b.n	8002796 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800275e:	f7fe fbab 	bl	8000eb8 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b05      	cmp	r3, #5
 800276a:	d914      	bls.n	8002796 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00d      	beq.n	8002796 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800277e:	f043 0210 	orr.w	r2, r3, #16
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278a:	f043 0201 	orr.w	r2, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e007      	b.n	80027a6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1dc      	bne.n	800275e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3720      	adds	r7, #32
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	a33fffff 	.word	0xa33fffff

080027b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80027bc:	2300      	movs	r3, #0
 80027be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe fd63 	bl	8001290 <LL_ADC_IsEnabled>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d169      	bne.n	80028a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <ADC_Enable+0xfc>)
 80027d8:	4013      	ands	r3, r2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00d      	beq.n	80027fa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e2:	f043 0210 	orr.w	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ee:	f043 0201 	orr.w	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e055      	b.n	80028a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fd1e 	bl	8001240 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002804:	482b      	ldr	r0, [pc, #172]	@ (80028b4 <ADC_Enable+0x100>)
 8002806:	f7fe fbad 	bl	8000f64 <LL_ADC_GetCommonPathInternalCh>
 800280a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800280c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002810:	2b00      	cmp	r3, #0
 8002812:	d013      	beq.n	800283c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002814:	4b28      	ldr	r3, [pc, #160]	@ (80028b8 <ADC_Enable+0x104>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	099b      	lsrs	r3, r3, #6
 800281a:	4a28      	ldr	r2, [pc, #160]	@ (80028bc <ADC_Enable+0x108>)
 800281c:	fba2 2303 	umull	r2, r3, r2, r3
 8002820:	099b      	lsrs	r3, r3, #6
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800282e:	e002      	b.n	8002836 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	3b01      	subs	r3, #1
 8002834:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f9      	bne.n	8002830 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800283c:	f7fe fb3c 	bl	8000eb8 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002842:	e028      	b.n	8002896 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f7fe fd21 	bl	8001290 <LL_ADC_IsEnabled>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d104      	bne.n	800285e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe fcf1 	bl	8001240 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800285e:	f7fe fb2b 	bl	8000eb8 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d914      	bls.n	8002896 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d00d      	beq.n	8002896 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287e:	f043 0210 	orr.w	r2, r3, #16
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e007      	b.n	80028a6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d1cf      	bne.n	8002844 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	8000003f 	.word	0x8000003f
 80028b4:	50040300 	.word	0x50040300
 80028b8:	20000000 	.word	0x20000000
 80028bc:	053e2d63 	.word	0x053e2d63

080028c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7fe fcf2 	bl	80012b6 <LL_ADC_IsDisableOngoing>
 80028d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fe fcd9 	bl	8001290 <LL_ADC_IsEnabled>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d047      	beq.n	8002974 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d144      	bne.n	8002974 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 030d 	and.w	r3, r3, #13
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d10c      	bne.n	8002912 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fe fcb3 	bl	8001268 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2203      	movs	r2, #3
 8002908:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800290a:	f7fe fad5 	bl	8000eb8 <HAL_GetTick>
 800290e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002910:	e029      	b.n	8002966 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002916:	f043 0210 	orr.w	r2, r3, #16
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002922:	f043 0201 	orr.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e023      	b.n	8002976 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800292e:	f7fe fac3 	bl	8000eb8 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d914      	bls.n	8002966 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00d      	beq.n	8002966 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294e:	f043 0210 	orr.w	r2, r3, #16
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800295a:	f043 0201 	orr.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e007      	b.n	8002976 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1dc      	bne.n	800292e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <LL_ADC_IsEnabled>:
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <LL_ADC_IsEnabled+0x18>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <LL_ADC_IsEnabled+0x1a>
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_StartCalibration>:
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80029b6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	609a      	str	r2, [r3, #8]
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <LL_ADC_IsCalibrationOnGoing>:
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029ea:	d101      	bne.n	80029f0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <LL_ADC_REG_IsConversionOngoing>:
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0304 	and.w	r3, r3, #4
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d101      	bne.n	8002a16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADCEx_Calibration_Start+0x1c>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e04d      	b.n	8002adc <HAL_ADCEx_Calibration_Start+0xb8>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ff39 	bl	80028c0 <ADC_Disable>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d136      	bne.n	8002ac6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a60:	f023 0302 	bic.w	r3, r3, #2
 8002a64:	f043 0202 	orr.w	r2, r3, #2
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6839      	ldr	r1, [r7, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff96 	bl	80029a4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002a78:	e014      	b.n	8002aa4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002a86:	d30d      	bcc.n	8002aa4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8c:	f023 0312 	bic.w	r3, r3, #18
 8002a90:	f043 0210 	orr.w	r2, r3, #16
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e01b      	b.n	8002adc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff ff94 	bl	80029d6 <LL_ADC_IsCalibrationOnGoing>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e2      	bne.n	8002a7a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab8:	f023 0303 	bic.w	r3, r3, #3
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ac4:	e005      	b.n	8002ad2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aca:	f043 0210 	orr.w	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b09f      	sub	sp, #124	@ 0x7c
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d101      	bne.n	8002b66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002b62:	2302      	movs	r3, #2
 8002b64:	e093      	b.n	8002c8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002b6e:	2300      	movs	r3, #0
 8002b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002b72:	2300      	movs	r3, #0
 8002b74:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a47      	ldr	r2, [pc, #284]	@ (8002c98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d102      	bne.n	8002b86 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b80:	4b46      	ldr	r3, [pc, #280]	@ (8002c9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002b82:	60bb      	str	r3, [r7, #8]
 8002b84:	e001      	b.n	8002b8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002b86:	2300      	movs	r3, #0
 8002b88:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10b      	bne.n	8002ba8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b94:	f043 0220 	orr.w	r2, r3, #32
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e072      	b.n	8002c8e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff27 	bl	80029fe <LL_ADC_REG_IsConversionOngoing>
 8002bb0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff ff21 	bl	80029fe <LL_ADC_REG_IsConversionOngoing>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d154      	bne.n	8002c6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002bc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d151      	bne.n	8002c6c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002bc8:	4b35      	ldr	r3, [pc, #212]	@ (8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002bca:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d02c      	beq.n	8002c2e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6859      	ldr	r1, [r3, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002be6:	035b      	lsls	r3, r3, #13
 8002be8:	430b      	orrs	r3, r1
 8002bea:	431a      	orrs	r2, r3
 8002bec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002bf0:	4829      	ldr	r0, [pc, #164]	@ (8002c98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002bf2:	f7ff fec4 	bl	800297e <LL_ADC_IsEnabled>
 8002bf6:	4604      	mov	r4, r0
 8002bf8:	4828      	ldr	r0, [pc, #160]	@ (8002c9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002bfa:	f7ff fec0 	bl	800297e <LL_ADC_IsEnabled>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	431c      	orrs	r4, r3
 8002c02:	4828      	ldr	r0, [pc, #160]	@ (8002ca4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002c04:	f7ff febb 	bl	800297e <LL_ADC_IsEnabled>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4323      	orrs	r3, r4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d137      	bne.n	8002c80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c18:	f023 030f 	bic.w	r3, r3, #15
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	6811      	ldr	r1, [r2, #0]
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	6892      	ldr	r2, [r2, #8]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	431a      	orrs	r2, r3
 8002c28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c2a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c2c:	e028      	b.n	8002c80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c38:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c3a:	4817      	ldr	r0, [pc, #92]	@ (8002c98 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002c3c:	f7ff fe9f 	bl	800297e <LL_ADC_IsEnabled>
 8002c40:	4604      	mov	r4, r0
 8002c42:	4816      	ldr	r0, [pc, #88]	@ (8002c9c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002c44:	f7ff fe9b 	bl	800297e <LL_ADC_IsEnabled>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	431c      	orrs	r4, r3
 8002c4c:	4815      	ldr	r0, [pc, #84]	@ (8002ca4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002c4e:	f7ff fe96 	bl	800297e <LL_ADC_IsEnabled>
 8002c52:	4603      	mov	r3, r0
 8002c54:	4323      	orrs	r3, r4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d112      	bne.n	8002c80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002c5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c62:	f023 030f 	bic.w	r3, r3, #15
 8002c66:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c68:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c6a:	e009      	b.n	8002c80 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c70:	f043 0220 	orr.w	r2, r3, #32
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002c7e:	e000      	b.n	8002c82 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c80:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c8a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	377c      	adds	r7, #124	@ 0x7c
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd90      	pop	{r4, r7, pc}
 8002c96:	bf00      	nop
 8002c98:	50040000 	.word	0x50040000
 8002c9c:	50040100 	.word	0x50040100
 8002ca0:	50040300 	.word	0x50040300
 8002ca4:	50040200 	.word	0x50040200

08002ca8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f003 0307 	and.w	r3, r3, #7
 8002cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cec <__NVIC_SetPriorityGrouping+0x44>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cbe:	68ba      	ldr	r2, [r7, #8]
 8002cc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cda:	4a04      	ldr	r2, [pc, #16]	@ (8002cec <__NVIC_SetPriorityGrouping+0x44>)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	60d3      	str	r3, [r2, #12]
}
 8002ce0:	bf00      	nop
 8002ce2:	3714      	adds	r7, #20
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf4:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <__NVIC_GetPriorityGrouping+0x18>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	f003 0307 	and.w	r3, r3, #7
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	db0b      	blt.n	8002d36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	f003 021f 	and.w	r2, r3, #31
 8002d24:	4907      	ldr	r1, [pc, #28]	@ (8002d44 <__NVIC_EnableIRQ+0x38>)
 8002d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000e100 	.word	0xe000e100

08002d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	6039      	str	r1, [r7, #0]
 8002d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	db0a      	blt.n	8002d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	490c      	ldr	r1, [pc, #48]	@ (8002d94 <__NVIC_SetPriority+0x4c>)
 8002d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d66:	0112      	lsls	r2, r2, #4
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	440b      	add	r3, r1
 8002d6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d70:	e00a      	b.n	8002d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	4908      	ldr	r1, [pc, #32]	@ (8002d98 <__NVIC_SetPriority+0x50>)
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	3b04      	subs	r3, #4
 8002d80:	0112      	lsls	r2, r2, #4
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	440b      	add	r3, r1
 8002d86:	761a      	strb	r2, [r3, #24]
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr
 8002d94:	e000e100 	.word	0xe000e100
 8002d98:	e000ed00 	.word	0xe000ed00

08002d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b089      	sub	sp, #36	@ 0x24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	f1c3 0307 	rsb	r3, r3, #7
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	bf28      	it	cs
 8002dba:	2304      	movcs	r3, #4
 8002dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	2b06      	cmp	r3, #6
 8002dc4:	d902      	bls.n	8002dcc <NVIC_EncodePriority+0x30>
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	3b03      	subs	r3, #3
 8002dca:	e000      	b.n	8002dce <NVIC_EncodePriority+0x32>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	401a      	ands	r2, r3
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	fa01 f303 	lsl.w	r3, r1, r3
 8002dee:	43d9      	mvns	r1, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df4:	4313      	orrs	r3, r2
         );
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3724      	adds	r7, #36	@ 0x24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e14:	d301      	bcc.n	8002e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e16:	2301      	movs	r3, #1
 8002e18:	e00f      	b.n	8002e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e44 <SysTick_Config+0x40>)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e22:	210f      	movs	r1, #15
 8002e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e28:	f7ff ff8e 	bl	8002d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e2c:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <SysTick_Config+0x40>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e32:	4b04      	ldr	r3, [pc, #16]	@ (8002e44 <SysTick_Config+0x40>)
 8002e34:	2207      	movs	r2, #7
 8002e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	e000e010 	.word	0xe000e010

08002e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff ff29 	bl	8002ca8 <__NVIC_SetPriorityGrouping>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b086      	sub	sp, #24
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	4603      	mov	r3, r0
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	607a      	str	r2, [r7, #4]
 8002e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e70:	f7ff ff3e 	bl	8002cf0 <__NVIC_GetPriorityGrouping>
 8002e74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	68b9      	ldr	r1, [r7, #8]
 8002e7a:	6978      	ldr	r0, [r7, #20]
 8002e7c:	f7ff ff8e 	bl	8002d9c <NVIC_EncodePriority>
 8002e80:	4602      	mov	r2, r0
 8002e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e86:	4611      	mov	r1, r2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff ff5d 	bl	8002d48 <__NVIC_SetPriority>
}
 8002e8e:	bf00      	nop
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b082      	sub	sp, #8
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff ff31 	bl	8002d0c <__NVIC_EnableIRQ>
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b082      	sub	sp, #8
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff ffa2 	bl	8002e04 <SysTick_Config>
 8002ec0:	4603      	mov	r3, r0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d008      	beq.n	8002ef4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e022      	b.n	8002f3a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 020e 	bic.w	r2, r2, #14
 8002f02:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0201 	bic.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f18:	f003 021c 	and.w	r2, r3, #28
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f20:	2101      	movs	r1, #1
 8002f22:	fa01 f202 	lsl.w	r2, r1, r2
 8002f26:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3714      	adds	r7, #20
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b084      	sub	sp, #16
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d005      	beq.n	8002f6a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2204      	movs	r2, #4
 8002f62:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	73fb      	strb	r3, [r7, #15]
 8002f68:	e029      	b.n	8002fbe <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 020e 	bic.w	r2, r2, #14
 8002f78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0201 	bic.w	r2, r2, #1
 8002f88:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	f003 021c 	and.w	r2, r3, #28
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f96:	2101      	movs	r1, #1
 8002f98:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	4798      	blx	r3
    }
  }
  return status;
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fd6:	e17f      	b.n	80032d8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	2101      	movs	r1, #1
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 8171 	beq.w	80032d2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 0303 	and.w	r3, r3, #3
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d005      	beq.n	8003008 <HAL_GPIO_Init+0x40>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d130      	bne.n	800306a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	2203      	movs	r2, #3
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4013      	ands	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	4313      	orrs	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800303e:	2201      	movs	r2, #1
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	43db      	mvns	r3, r3
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4013      	ands	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	091b      	lsrs	r3, r3, #4
 8003054:	f003 0201 	and.w	r2, r3, #1
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 0303 	and.w	r3, r3, #3
 8003072:	2b03      	cmp	r3, #3
 8003074:	d118      	bne.n	80030a8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800307c:	2201      	movs	r2, #1
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4013      	ands	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	08db      	lsrs	r3, r3, #3
 8003092:	f003 0201 	and.w	r2, r3, #1
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	d017      	beq.n	80030e4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4013      	ands	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4313      	orrs	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 0303 	and.w	r3, r3, #3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d123      	bne.n	8003138 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	08da      	lsrs	r2, r3, #3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3208      	adds	r2, #8
 80030f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	220f      	movs	r2, #15
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4013      	ands	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691a      	ldr	r2, [r3, #16]
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	08da      	lsrs	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	3208      	adds	r2, #8
 8003132:	6939      	ldr	r1, [r7, #16]
 8003134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	2203      	movs	r2, #3
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4013      	ands	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 0203 	and.w	r2, r3, #3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	4313      	orrs	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80ac 	beq.w	80032d2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317a:	4b5f      	ldr	r3, [pc, #380]	@ (80032f8 <HAL_GPIO_Init+0x330>)
 800317c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317e:	4a5e      	ldr	r2, [pc, #376]	@ (80032f8 <HAL_GPIO_Init+0x330>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	6613      	str	r3, [r2, #96]	@ 0x60
 8003186:	4b5c      	ldr	r3, [pc, #368]	@ (80032f8 <HAL_GPIO_Init+0x330>)
 8003188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	60bb      	str	r3, [r7, #8]
 8003190:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003192:	4a5a      	ldr	r2, [pc, #360]	@ (80032fc <HAL_GPIO_Init+0x334>)
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	089b      	lsrs	r3, r3, #2
 8003198:	3302      	adds	r3, #2
 800319a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800319e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	220f      	movs	r2, #15
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4013      	ands	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80031bc:	d025      	beq.n	800320a <HAL_GPIO_Init+0x242>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003300 <HAL_GPIO_Init+0x338>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01f      	beq.n	8003206 <HAL_GPIO_Init+0x23e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003304 <HAL_GPIO_Init+0x33c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d019      	beq.n	8003202 <HAL_GPIO_Init+0x23a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003308 <HAL_GPIO_Init+0x340>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <HAL_GPIO_Init+0x236>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a4c      	ldr	r2, [pc, #304]	@ (800330c <HAL_GPIO_Init+0x344>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00d      	beq.n	80031fa <HAL_GPIO_Init+0x232>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003310 <HAL_GPIO_Init+0x348>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d007      	beq.n	80031f6 <HAL_GPIO_Init+0x22e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a4a      	ldr	r2, [pc, #296]	@ (8003314 <HAL_GPIO_Init+0x34c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d101      	bne.n	80031f2 <HAL_GPIO_Init+0x22a>
 80031ee:	2306      	movs	r3, #6
 80031f0:	e00c      	b.n	800320c <HAL_GPIO_Init+0x244>
 80031f2:	2307      	movs	r3, #7
 80031f4:	e00a      	b.n	800320c <HAL_GPIO_Init+0x244>
 80031f6:	2305      	movs	r3, #5
 80031f8:	e008      	b.n	800320c <HAL_GPIO_Init+0x244>
 80031fa:	2304      	movs	r3, #4
 80031fc:	e006      	b.n	800320c <HAL_GPIO_Init+0x244>
 80031fe:	2303      	movs	r3, #3
 8003200:	e004      	b.n	800320c <HAL_GPIO_Init+0x244>
 8003202:	2302      	movs	r3, #2
 8003204:	e002      	b.n	800320c <HAL_GPIO_Init+0x244>
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <HAL_GPIO_Init+0x244>
 800320a:	2300      	movs	r3, #0
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	f002 0203 	and.w	r2, r2, #3
 8003212:	0092      	lsls	r2, r2, #2
 8003214:	4093      	lsls	r3, r2
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	4313      	orrs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800321c:	4937      	ldr	r1, [pc, #220]	@ (80032fc <HAL_GPIO_Init+0x334>)
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	089b      	lsrs	r3, r3, #2
 8003222:	3302      	adds	r3, #2
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800322a:	4b3b      	ldr	r3, [pc, #236]	@ (8003318 <HAL_GPIO_Init+0x350>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	43db      	mvns	r3, r3
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800324e:	4a32      	ldr	r2, [pc, #200]	@ (8003318 <HAL_GPIO_Init+0x350>)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003254:	4b30      	ldr	r3, [pc, #192]	@ (8003318 <HAL_GPIO_Init+0x350>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	43db      	mvns	r3, r3
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4013      	ands	r3, r2
 8003262:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003278:	4a27      	ldr	r2, [pc, #156]	@ (8003318 <HAL_GPIO_Init+0x350>)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800327e:	4b26      	ldr	r3, [pc, #152]	@ (8003318 <HAL_GPIO_Init+0x350>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	43db      	mvns	r3, r3
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4013      	ands	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003318 <HAL_GPIO_Init+0x350>)
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80032a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003318 <HAL_GPIO_Init+0x350>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	43db      	mvns	r3, r3
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80032cc:	4a12      	ldr	r2, [pc, #72]	@ (8003318 <HAL_GPIO_Init+0x350>)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	3301      	adds	r3, #1
 80032d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f47f ae78 	bne.w	8002fd8 <HAL_GPIO_Init+0x10>
  }
}
 80032e8:	bf00      	nop
 80032ea:	bf00      	nop
 80032ec:	371c      	adds	r7, #28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40010000 	.word	0x40010000
 8003300:	48000400 	.word	0x48000400
 8003304:	48000800 	.word	0x48000800
 8003308:	48000c00 	.word	0x48000c00
 800330c:	48001000 	.word	0x48001000
 8003310:	48001400 	.word	0x48001400
 8003314:	48001800 	.word	0x48001800
 8003318:	40010400 	.word	0x40010400

0800331c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	807b      	strh	r3, [r7, #2]
 8003328:	4613      	mov	r3, r2
 800332a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800332c:	787b      	ldrb	r3, [r7, #1]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003332:	887a      	ldrh	r2, [r7, #2]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003338:	e002      	b.n	8003340 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800333a:	887a      	ldrh	r2, [r7, #2]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003350:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <HAL_PWREx_GetVoltageRange+0x18>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003358:	4618      	mov	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40007000 	.word	0x40007000

08003368 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003376:	d130      	bne.n	80033da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003378:	4b23      	ldr	r3, [pc, #140]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003384:	d038      	beq.n	80033f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003386:	4b20      	ldr	r3, [pc, #128]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800338e:	4a1e      	ldr	r2, [pc, #120]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003390:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003394:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003396:	4b1d      	ldr	r3, [pc, #116]	@ (800340c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2232      	movs	r2, #50	@ 0x32
 800339c:	fb02 f303 	mul.w	r3, r2, r3
 80033a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003410 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	0c9b      	lsrs	r3, r3, #18
 80033a8:	3301      	adds	r3, #1
 80033aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033ac:	e002      	b.n	80033b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033b4:	4b14      	ldr	r3, [pc, #80]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c0:	d102      	bne.n	80033c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1f2      	bne.n	80033ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033d4:	d110      	bne.n	80033f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e00f      	b.n	80033fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80033da:	4b0b      	ldr	r3, [pc, #44]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033e6:	d007      	beq.n	80033f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033e8:	4b07      	ldr	r3, [pc, #28]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033f0:	4a05      	ldr	r2, [pc, #20]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40007000 	.word	0x40007000
 800340c:	20000000 	.word	0x20000000
 8003410:	431bde83 	.word	0x431bde83

08003414 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e3ca      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003426:	4b97      	ldr	r3, [pc, #604]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003430:	4b94      	ldr	r3, [pc, #592]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0310 	and.w	r3, r3, #16
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80e4 	beq.w	8003610 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <HAL_RCC_OscConfig+0x4a>
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2b0c      	cmp	r3, #12
 8003452:	f040 808b 	bne.w	800356c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b01      	cmp	r3, #1
 800345a:	f040 8087 	bne.w	800356c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800345e:	4b89      	ldr	r3, [pc, #548]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d005      	beq.n	8003476 <HAL_RCC_OscConfig+0x62>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e3a2      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a1a      	ldr	r2, [r3, #32]
 800347a:	4b82      	ldr	r3, [pc, #520]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d004      	beq.n	8003490 <HAL_RCC_OscConfig+0x7c>
 8003486:	4b7f      	ldr	r3, [pc, #508]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800348e:	e005      	b.n	800349c <HAL_RCC_OscConfig+0x88>
 8003490:	4b7c      	ldr	r3, [pc, #496]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003496:	091b      	lsrs	r3, r3, #4
 8003498:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800349c:	4293      	cmp	r3, r2
 800349e:	d223      	bcs.n	80034e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 fd55 	bl	8003f54 <RCC_SetFlashLatencyFromMSIRange>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e383      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034b4:	4b73      	ldr	r3, [pc, #460]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a72      	ldr	r2, [pc, #456]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034ba:	f043 0308 	orr.w	r3, r3, #8
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	4b70      	ldr	r3, [pc, #448]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	496d      	ldr	r1, [pc, #436]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	021b      	lsls	r3, r3, #8
 80034e0:	4968      	ldr	r1, [pc, #416]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	604b      	str	r3, [r1, #4]
 80034e6:	e025      	b.n	8003534 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034e8:	4b66      	ldr	r3, [pc, #408]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a65      	ldr	r2, [pc, #404]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034ee:	f043 0308 	orr.w	r3, r3, #8
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	4b63      	ldr	r3, [pc, #396]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	4960      	ldr	r1, [pc, #384]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003506:	4b5f      	ldr	r3, [pc, #380]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	495b      	ldr	r1, [pc, #364]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003516:	4313      	orrs	r3, r2
 8003518:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d109      	bne.n	8003534 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4618      	mov	r0, r3
 8003526:	f000 fd15 	bl	8003f54 <RCC_SetFlashLatencyFromMSIRange>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e343      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003534:	f000 fc4a 	bl	8003dcc <HAL_RCC_GetSysClockFreq>
 8003538:	4602      	mov	r2, r0
 800353a:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	091b      	lsrs	r3, r3, #4
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	4950      	ldr	r1, [pc, #320]	@ (8003688 <HAL_RCC_OscConfig+0x274>)
 8003546:	5ccb      	ldrb	r3, [r1, r3]
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	fa22 f303 	lsr.w	r3, r2, r3
 8003550:	4a4e      	ldr	r2, [pc, #312]	@ (800368c <HAL_RCC_OscConfig+0x278>)
 8003552:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003554:	4b4e      	ldr	r3, [pc, #312]	@ (8003690 <HAL_RCC_OscConfig+0x27c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7fd fc5d 	bl	8000e18 <HAL_InitTick>
 800355e:	4603      	mov	r3, r0
 8003560:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d052      	beq.n	800360e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	e327      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d032      	beq.n	80035da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003574:	4b43      	ldr	r3, [pc, #268]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a42      	ldr	r2, [pc, #264]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003580:	f7fd fc9a 	bl	8000eb8 <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003588:	f7fd fc96 	bl	8000eb8 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e310      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800359a:	4b3a      	ldr	r3, [pc, #232]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0f0      	beq.n	8003588 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035a6:	4b37      	ldr	r3, [pc, #220]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a36      	ldr	r2, [pc, #216]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035ac:	f043 0308 	orr.w	r3, r3, #8
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	4b34      	ldr	r3, [pc, #208]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	4931      	ldr	r1, [pc, #196]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
 80035d0:	021b      	lsls	r3, r3, #8
 80035d2:	492c      	ldr	r1, [pc, #176]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	604b      	str	r3, [r1, #4]
 80035d8:	e01a      	b.n	8003610 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035da:	4b2a      	ldr	r3, [pc, #168]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a29      	ldr	r2, [pc, #164]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035e6:	f7fd fc67 	bl	8000eb8 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035ec:	e008      	b.n	8003600 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035ee:	f7fd fc63 	bl	8000eb8 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e2dd      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003600:	4b20      	ldr	r3, [pc, #128]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1f0      	bne.n	80035ee <HAL_RCC_OscConfig+0x1da>
 800360c:	e000      	b.n	8003610 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800360e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d074      	beq.n	8003706 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	2b08      	cmp	r3, #8
 8003620:	d005      	beq.n	800362e <HAL_RCC_OscConfig+0x21a>
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b0c      	cmp	r3, #12
 8003626:	d10e      	bne.n	8003646 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	2b03      	cmp	r3, #3
 800362c:	d10b      	bne.n	8003646 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800362e:	4b15      	ldr	r3, [pc, #84]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d064      	beq.n	8003704 <HAL_RCC_OscConfig+0x2f0>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d160      	bne.n	8003704 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e2ba      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800364e:	d106      	bne.n	800365e <HAL_RCC_OscConfig+0x24a>
 8003650:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a0b      	ldr	r2, [pc, #44]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365a:	6013      	str	r3, [r2, #0]
 800365c:	e026      	b.n	80036ac <HAL_RCC_OscConfig+0x298>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003666:	d115      	bne.n	8003694 <HAL_RCC_OscConfig+0x280>
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a05      	ldr	r2, [pc, #20]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800366e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	4b03      	ldr	r3, [pc, #12]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a02      	ldr	r2, [pc, #8]	@ (8003684 <HAL_RCC_OscConfig+0x270>)
 800367a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800367e:	6013      	str	r3, [r2, #0]
 8003680:	e014      	b.n	80036ac <HAL_RCC_OscConfig+0x298>
 8003682:	bf00      	nop
 8003684:	40021000 	.word	0x40021000
 8003688:	08006574 	.word	0x08006574
 800368c:	20000000 	.word	0x20000000
 8003690:	20000004 	.word	0x20000004
 8003694:	4ba0      	ldr	r3, [pc, #640]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a9f      	ldr	r2, [pc, #636]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800369a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b9d      	ldr	r3, [pc, #628]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a9c      	ldr	r2, [pc, #624]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80036a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d013      	beq.n	80036dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b4:	f7fd fc00 	bl	8000eb8 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036bc:	f7fd fbfc 	bl	8000eb8 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b64      	cmp	r3, #100	@ 0x64
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e276      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ce:	4b92      	ldr	r3, [pc, #584]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0x2a8>
 80036da:	e014      	b.n	8003706 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036dc:	f7fd fbec 	bl	8000eb8 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e4:	f7fd fbe8 	bl	8000eb8 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b64      	cmp	r3, #100	@ 0x64
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e262      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036f6:	4b88      	ldr	r3, [pc, #544]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x2d0>
 8003702:	e000      	b.n	8003706 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d060      	beq.n	80037d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b04      	cmp	r3, #4
 8003716:	d005      	beq.n	8003724 <HAL_RCC_OscConfig+0x310>
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b0c      	cmp	r3, #12
 800371c:	d119      	bne.n	8003752 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2b02      	cmp	r3, #2
 8003722:	d116      	bne.n	8003752 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003724:	4b7c      	ldr	r3, [pc, #496]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_RCC_OscConfig+0x328>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e23f      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373c:	4b76      	ldr	r3, [pc, #472]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	061b      	lsls	r3, r3, #24
 800374a:	4973      	ldr	r1, [pc, #460]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800374c:	4313      	orrs	r3, r2
 800374e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003750:	e040      	b.n	80037d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d023      	beq.n	80037a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800375a:	4b6f      	ldr	r3, [pc, #444]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a6e      	ldr	r2, [pc, #440]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003766:	f7fd fba7 	bl	8000eb8 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800376e:	f7fd fba3 	bl	8000eb8 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e21d      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003780:	4b65      	ldr	r3, [pc, #404]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378c:	4b62      	ldr	r3, [pc, #392]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	061b      	lsls	r3, r3, #24
 800379a:	495f      	ldr	r1, [pc, #380]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
 80037a0:	e018      	b.n	80037d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80037a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ae:	f7fd fb83 	bl	8000eb8 <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b6:	f7fd fb7f 	bl	8000eb8 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e1f9      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c8:	4b53      	ldr	r3, [pc, #332]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1f0      	bne.n	80037b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03c      	beq.n	800385a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d01c      	beq.n	8003822 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80037ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ee:	4a4a      	ldr	r2, [pc, #296]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f8:	f7fd fb5e 	bl	8000eb8 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003800:	f7fd fb5a 	bl	8000eb8 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e1d4      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003812:	4b41      	ldr	r3, [pc, #260]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003814:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0ef      	beq.n	8003800 <HAL_RCC_OscConfig+0x3ec>
 8003820:	e01b      	b.n	800385a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003822:	4b3d      	ldr	r3, [pc, #244]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003824:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003828:	4a3b      	ldr	r2, [pc, #236]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003832:	f7fd fb41 	bl	8000eb8 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800383a:	f7fd fb3d 	bl	8000eb8 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e1b7      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800384c:	4b32      	ldr	r3, [pc, #200]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800384e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1ef      	bne.n	800383a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0304 	and.w	r3, r3, #4
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80a6 	beq.w	80039b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003868:	2300      	movs	r3, #0
 800386a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800386c:	4b2a      	ldr	r3, [pc, #168]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800386e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10d      	bne.n	8003894 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003878:	4b27      	ldr	r3, [pc, #156]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	4a26      	ldr	r2, [pc, #152]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800387e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003882:	6593      	str	r3, [r2, #88]	@ 0x58
 8003884:	4b24      	ldr	r3, [pc, #144]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003890:	2301      	movs	r3, #1
 8003892:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003894:	4b21      	ldr	r3, [pc, #132]	@ (800391c <HAL_RCC_OscConfig+0x508>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d118      	bne.n	80038d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038a0:	4b1e      	ldr	r3, [pc, #120]	@ (800391c <HAL_RCC_OscConfig+0x508>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1d      	ldr	r2, [pc, #116]	@ (800391c <HAL_RCC_OscConfig+0x508>)
 80038a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ac:	f7fd fb04 	bl	8000eb8 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b4:	f7fd fb00 	bl	8000eb8 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e17a      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038c6:	4b15      	ldr	r3, [pc, #84]	@ (800391c <HAL_RCC_OscConfig+0x508>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d108      	bne.n	80038ec <HAL_RCC_OscConfig+0x4d8>
 80038da:	4b0f      	ldr	r3, [pc, #60]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80038dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038ea:	e029      	b.n	8003940 <HAL_RCC_OscConfig+0x52c>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b05      	cmp	r3, #5
 80038f2:	d115      	bne.n	8003920 <HAL_RCC_OscConfig+0x50c>
 80038f4:	4b08      	ldr	r3, [pc, #32]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80038f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fa:	4a07      	ldr	r2, [pc, #28]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 80038fc:	f043 0304 	orr.w	r3, r3, #4
 8003900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003904:	4b04      	ldr	r3, [pc, #16]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	4a03      	ldr	r2, [pc, #12]	@ (8003918 <HAL_RCC_OscConfig+0x504>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003914:	e014      	b.n	8003940 <HAL_RCC_OscConfig+0x52c>
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000
 800391c:	40007000 	.word	0x40007000
 8003920:	4b9c      	ldr	r3, [pc, #624]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003926:	4a9b      	ldr	r2, [pc, #620]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003928:	f023 0301 	bic.w	r3, r3, #1
 800392c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003930:	4b98      	ldr	r3, [pc, #608]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003936:	4a97      	ldr	r2, [pc, #604]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003938:	f023 0304 	bic.w	r3, r3, #4
 800393c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d016      	beq.n	8003976 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003948:	f7fd fab6 	bl	8000eb8 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394e:	e00a      	b.n	8003966 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003950:	f7fd fab2 	bl	8000eb8 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395e:	4293      	cmp	r3, r2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e12a      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003966:	4b8b      	ldr	r3, [pc, #556]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0ed      	beq.n	8003950 <HAL_RCC_OscConfig+0x53c>
 8003974:	e015      	b.n	80039a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003976:	f7fd fa9f 	bl	8000eb8 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800397c:	e00a      	b.n	8003994 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397e:	f7fd fa9b 	bl	8000eb8 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e113      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003994:	4b7f      	ldr	r3, [pc, #508]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1ed      	bne.n	800397e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039a2:	7ffb      	ldrb	r3, [r7, #31]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d105      	bne.n	80039b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a8:	4b7a      	ldr	r3, [pc, #488]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 80039aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ac:	4a79      	ldr	r2, [pc, #484]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 80039ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80fe 	beq.w	8003bba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	f040 80d0 	bne.w	8003b68 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039c8:	4b72      	ldr	r3, [pc, #456]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f003 0203 	and.w	r2, r3, #3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d8:	429a      	cmp	r2, r3
 80039da:	d130      	bne.n	8003a3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	3b01      	subs	r3, #1
 80039e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d127      	bne.n	8003a3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d11f      	bne.n	8003a3e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a08:	2a07      	cmp	r2, #7
 8003a0a:	bf14      	ite	ne
 8003a0c:	2201      	movne	r2, #1
 8003a0e:	2200      	moveq	r2, #0
 8003a10:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d113      	bne.n	8003a3e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	3b01      	subs	r3, #1
 8003a24:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d109      	bne.n	8003a3e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	085b      	lsrs	r3, r3, #1
 8003a36:	3b01      	subs	r3, #1
 8003a38:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d06e      	beq.n	8003b1c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	2b0c      	cmp	r3, #12
 8003a42:	d069      	beq.n	8003b18 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a44:	4b53      	ldr	r3, [pc, #332]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d105      	bne.n	8003a5c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a50:	4b50      	ldr	r3, [pc, #320]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0ad      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a60:	4b4c      	ldr	r3, [pc, #304]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a4b      	ldr	r2, [pc, #300]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a6a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a6c:	f7fd fa24 	bl	8000eb8 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fd fa20 	bl	8000eb8 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e09a      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a86:	4b43      	ldr	r3, [pc, #268]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a92:	4b40      	ldr	r3, [pc, #256]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003a94:	68da      	ldr	r2, [r3, #12]
 8003a96:	4b40      	ldr	r3, [pc, #256]	@ (8003b98 <HAL_RCC_OscConfig+0x784>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003aa2:	3a01      	subs	r2, #1
 8003aa4:	0112      	lsls	r2, r2, #4
 8003aa6:	4311      	orrs	r1, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003aac:	0212      	lsls	r2, r2, #8
 8003aae:	4311      	orrs	r1, r2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ab4:	0852      	lsrs	r2, r2, #1
 8003ab6:	3a01      	subs	r2, #1
 8003ab8:	0552      	lsls	r2, r2, #21
 8003aba:	4311      	orrs	r1, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ac0:	0852      	lsrs	r2, r2, #1
 8003ac2:	3a01      	subs	r2, #1
 8003ac4:	0652      	lsls	r2, r2, #25
 8003ac6:	4311      	orrs	r1, r2
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003acc:	0912      	lsrs	r2, r2, #4
 8003ace:	0452      	lsls	r2, r2, #17
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	4930      	ldr	r1, [pc, #192]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ad8:	4b2e      	ldr	r3, [pc, #184]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a2d      	ldr	r2, [pc, #180]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003ade:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ae2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ae4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003aea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003af0:	f7fd f9e2 	bl	8000eb8 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af8:	f7fd f9de 	bl	8000eb8 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e058      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b0a:	4b22      	ldr	r3, [pc, #136]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b16:	e050      	b.n	8003bba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e04f      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d148      	bne.n	8003bba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b28:	4b1a      	ldr	r3, [pc, #104]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a19      	ldr	r2, [pc, #100]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b34:	4b17      	ldr	r3, [pc, #92]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	4a16      	ldr	r2, [pc, #88]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b40:	f7fd f9ba 	bl	8000eb8 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b48:	f7fd f9b6 	bl	8000eb8 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e030      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0x734>
 8003b66:	e028      	b.n	8003bba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	2b0c      	cmp	r3, #12
 8003b6c:	d023      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b6e:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a08      	ldr	r2, [pc, #32]	@ (8003b94 <HAL_RCC_OscConfig+0x780>)
 8003b74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7a:	f7fd f99d 	bl	8000eb8 <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b80:	e00c      	b.n	8003b9c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b82:	f7fd f999 	bl	8000eb8 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d905      	bls.n	8003b9c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e013      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
 8003b94:	40021000 	.word	0x40021000
 8003b98:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b9c:	4b09      	ldr	r3, [pc, #36]	@ (8003bc4 <HAL_RCC_OscConfig+0x7b0>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1ec      	bne.n	8003b82 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ba8:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_OscConfig+0x7b0>)
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	4905      	ldr	r1, [pc, #20]	@ (8003bc4 <HAL_RCC_OscConfig+0x7b0>)
 8003bae:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_RCC_OscConfig+0x7b4>)
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	60cb      	str	r3, [r1, #12]
 8003bb4:	e001      	b.n	8003bba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3720      	adds	r7, #32
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	feeefffc 	.word	0xfeeefffc

08003bcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d101      	bne.n	8003be0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e0e7      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003be0:	4b75      	ldr	r3, [pc, #468]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d910      	bls.n	8003c10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bee:	4b72      	ldr	r3, [pc, #456]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f023 0207 	bic.w	r2, r3, #7
 8003bf6:	4970      	ldr	r1, [pc, #448]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d001      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0cf      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d010      	beq.n	8003c3e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	4b66      	ldr	r3, [pc, #408]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d908      	bls.n	8003c3e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c2c:	4b63      	ldr	r3, [pc, #396]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	4960      	ldr	r1, [pc, #384]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d04c      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d107      	bne.n	8003c62 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c52:	4b5a      	ldr	r3, [pc, #360]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d121      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e0a6      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d107      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c6a:	4b54      	ldr	r3, [pc, #336]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d115      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e09a      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c82:	4b4e      	ldr	r3, [pc, #312]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e08e      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c92:	4b4a      	ldr	r3, [pc, #296]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e086      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ca2:	4b46      	ldr	r3, [pc, #280]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f023 0203 	bic.w	r2, r3, #3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	4943      	ldr	r1, [pc, #268]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb4:	f7fd f900 	bl	8000eb8 <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cba:	e00a      	b.n	8003cd2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cbc:	f7fd f8fc 	bl	8000eb8 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e06e      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 020c 	and.w	r2, r3, #12
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d1eb      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d010      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	4b31      	ldr	r3, [pc, #196]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d208      	bcs.n	8003d12 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d00:	4b2e      	ldr	r3, [pc, #184]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	492b      	ldr	r1, [pc, #172]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d12:	4b29      	ldr	r3, [pc, #164]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d210      	bcs.n	8003d42 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d20:	4b25      	ldr	r3, [pc, #148]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f023 0207 	bic.w	r2, r3, #7
 8003d28:	4923      	ldr	r1, [pc, #140]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d30:	4b21      	ldr	r3, [pc, #132]	@ (8003db8 <HAL_RCC_ClockConfig+0x1ec>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d001      	beq.n	8003d42 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e036      	b.n	8003db0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d008      	beq.n	8003d60 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	4918      	ldr	r1, [pc, #96]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d009      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d6c:	4b13      	ldr	r3, [pc, #76]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	4910      	ldr	r1, [pc, #64]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d80:	f000 f824 	bl	8003dcc <HAL_RCC_GetSysClockFreq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4b0d      	ldr	r3, [pc, #52]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f0>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	091b      	lsrs	r3, r3, #4
 8003d8c:	f003 030f 	and.w	r3, r3, #15
 8003d90:	490b      	ldr	r1, [pc, #44]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1f4>)
 8003d92:	5ccb      	ldrb	r3, [r1, r3]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
 8003d9c:	4a09      	ldr	r2, [pc, #36]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1f8>)
 8003d9e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003da0:	4b09      	ldr	r3, [pc, #36]	@ (8003dc8 <HAL_RCC_ClockConfig+0x1fc>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fd f837 	bl	8000e18 <HAL_InitTick>
 8003daa:	4603      	mov	r3, r0
 8003dac:	72fb      	strb	r3, [r7, #11]

  return status;
 8003dae:	7afb      	ldrb	r3, [r7, #11]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40022000 	.word	0x40022000
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	08006574 	.word	0x08006574
 8003dc4:	20000000 	.word	0x20000000
 8003dc8:	20000004 	.word	0x20000004

08003dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b089      	sub	sp, #36	@ 0x24
 8003dd0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61fb      	str	r3, [r7, #28]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dda:	4b3e      	ldr	r3, [pc, #248]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 030c 	and.w	r3, r3, #12
 8003de2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003de4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <HAL_RCC_GetSysClockFreq+0x34>
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	2b0c      	cmp	r3, #12
 8003df8:	d121      	bne.n	8003e3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d11e      	bne.n	8003e3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e00:	4b34      	ldr	r3, [pc, #208]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0308 	and.w	r3, r3, #8
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d107      	bne.n	8003e1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e0c:	4b31      	ldr	r3, [pc, #196]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e12:	0a1b      	lsrs	r3, r3, #8
 8003e14:	f003 030f 	and.w	r3, r3, #15
 8003e18:	61fb      	str	r3, [r7, #28]
 8003e1a:	e005      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	091b      	lsrs	r3, r3, #4
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e28:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10d      	bne.n	8003e54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e3c:	e00a      	b.n	8003e54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b04      	cmp	r3, #4
 8003e42:	d102      	bne.n	8003e4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e44:	4b25      	ldr	r3, [pc, #148]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x110>)
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	e004      	b.n	8003e54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d101      	bne.n	8003e54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e50:	4b23      	ldr	r3, [pc, #140]	@ (8003ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	2b0c      	cmp	r3, #12
 8003e58:	d134      	bne.n	8003ec4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f003 0303 	and.w	r3, r3, #3
 8003e62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d003      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0xa6>
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d003      	beq.n	8003e78 <HAL_RCC_GetSysClockFreq+0xac>
 8003e70:	e005      	b.n	8003e7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e72:	4b1a      	ldr	r3, [pc, #104]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x110>)
 8003e74:	617b      	str	r3, [r7, #20]
      break;
 8003e76:	e005      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e78:	4b19      	ldr	r3, [pc, #100]	@ (8003ee0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e7a:	617b      	str	r3, [r7, #20]
      break;
 8003e7c:	e002      	b.n	8003e84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	617b      	str	r3, [r7, #20]
      break;
 8003e82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e84:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	3301      	adds	r3, #1
 8003e90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e92:	4b10      	ldr	r3, [pc, #64]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	0a1b      	lsrs	r3, r3, #8
 8003e98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	fb03 f202 	mul.w	r2, r3, r2
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	0e5b      	lsrs	r3, r3, #25
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ec4:	69bb      	ldr	r3, [r7, #24]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3724      	adds	r7, #36	@ 0x24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	0800658c 	.word	0x0800658c
 8003edc:	00f42400 	.word	0x00f42400
 8003ee0:	007a1200 	.word	0x007a1200

08003ee4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee8:	4b03      	ldr	r3, [pc, #12]	@ (8003ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eea:	681b      	ldr	r3, [r3, #0]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000000 	.word	0x20000000

08003efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f00:	f7ff fff0 	bl	8003ee4 <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4904      	ldr	r1, [pc, #16]	@ (8003f24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	f003 031f 	and.w	r3, r3, #31
 8003f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40021000 	.word	0x40021000
 8003f24:	08006584 	.word	0x08006584

08003f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f2c:	f7ff ffda 	bl	8003ee4 <HAL_RCC_GetHCLKFreq>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	0adb      	lsrs	r3, r3, #11
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	4904      	ldr	r1, [pc, #16]	@ (8003f50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f3e:	5ccb      	ldrb	r3, [r1, r3]
 8003f40:	f003 031f 	and.w	r3, r3, #31
 8003f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	08006584 	.word	0x08006584

08003f54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f60:	4b2a      	ldr	r3, [pc, #168]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f6c:	f7ff f9ee 	bl	800334c <HAL_PWREx_GetVoltageRange>
 8003f70:	6178      	str	r0, [r7, #20]
 8003f72:	e014      	b.n	8003f9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f74:	4b25      	ldr	r3, [pc, #148]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f78:	4a24      	ldr	r2, [pc, #144]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f80:	4b22      	ldr	r3, [pc, #136]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f8c:	f7ff f9de 	bl	800334c <HAL_PWREx_GetVoltageRange>
 8003f90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f92:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f96:	4a1d      	ldr	r2, [pc, #116]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f9c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa4:	d10b      	bne.n	8003fbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b80      	cmp	r3, #128	@ 0x80
 8003faa:	d919      	bls.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fb0:	d902      	bls.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	613b      	str	r3, [r7, #16]
 8003fb6:	e013      	b.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fb8:	2301      	movs	r3, #1
 8003fba:	613b      	str	r3, [r7, #16]
 8003fbc:	e010      	b.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b80      	cmp	r3, #128	@ 0x80
 8003fc2:	d902      	bls.n	8003fca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	613b      	str	r3, [r7, #16]
 8003fc8:	e00a      	b.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b80      	cmp	r3, #128	@ 0x80
 8003fce:	d102      	bne.n	8003fd6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	e004      	b.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b70      	cmp	r3, #112	@ 0x70
 8003fda:	d101      	bne.n	8003fe0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fdc:	2301      	movs	r3, #1
 8003fde:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8004010 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f023 0207 	bic.w	r2, r3, #7
 8003fe8:	4909      	ldr	r1, [pc, #36]	@ (8004010 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ff0:	4b07      	ldr	r3, [pc, #28]	@ (8004010 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d001      	beq.n	8004002 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3718      	adds	r7, #24
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40021000 	.word	0x40021000
 8004010:	40022000 	.word	0x40022000

08004014 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800401c:	2300      	movs	r3, #0
 800401e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004020:	2300      	movs	r3, #0
 8004022:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800402c:	2b00      	cmp	r3, #0
 800402e:	d041      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004034:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004038:	d02a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800403a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800403e:	d824      	bhi.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004040:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004044:	d008      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004046:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800404a:	d81e      	bhi.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004050:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004054:	d010      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004056:	e018      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004058:	4b86      	ldr	r3, [pc, #536]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	4a85      	ldr	r2, [pc, #532]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004062:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004064:	e015      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	3304      	adds	r3, #4
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fabb 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 8004072:	4603      	mov	r3, r0
 8004074:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004076:	e00c      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3320      	adds	r3, #32
 800407c:	2100      	movs	r1, #0
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fba6 	bl	80047d0 <RCCEx_PLLSAI2_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004088:	e003      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	74fb      	strb	r3, [r7, #19]
      break;
 800408e:	e000      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004092:	7cfb      	ldrb	r3, [r7, #19]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004098:	4b76      	ldr	r3, [pc, #472]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040a6:	4973      	ldr	r1, [pc, #460]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80040ae:	e001      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b0:	7cfb      	ldrb	r3, [r7, #19]
 80040b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d041      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040c8:	d02a      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040ce:	d824      	bhi.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040d4:	d008      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040da:	d81e      	bhi.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e4:	d010      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040e6:	e018      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040e8:	4b62      	ldr	r3, [pc, #392]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	4a61      	ldr	r2, [pc, #388]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040f4:	e015      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3304      	adds	r3, #4
 80040fa:	2100      	movs	r1, #0
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fa73 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 8004102:	4603      	mov	r3, r0
 8004104:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004106:	e00c      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3320      	adds	r3, #32
 800410c:	2100      	movs	r1, #0
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fb5e 	bl	80047d0 <RCCEx_PLLSAI2_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004118:	e003      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	74fb      	strb	r3, [r7, #19]
      break;
 800411e:	e000      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004122:	7cfb      	ldrb	r3, [r7, #19]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004128:	4b52      	ldr	r3, [pc, #328]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800412a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004136:	494f      	ldr	r1, [pc, #316]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004138:	4313      	orrs	r3, r2
 800413a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800413e:	e001      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80a0 	beq.w	8004292 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004152:	2300      	movs	r3, #0
 8004154:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004156:	4b47      	ldr	r3, [pc, #284]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004166:	2300      	movs	r3, #0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00d      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800416c:	4b41      	ldr	r3, [pc, #260]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004170:	4a40      	ldr	r2, [pc, #256]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004176:	6593      	str	r3, [r2, #88]	@ 0x58
 8004178:	4b3e      	ldr	r3, [pc, #248]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800417a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004184:	2301      	movs	r3, #1
 8004186:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004188:	4b3b      	ldr	r3, [pc, #236]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a3a      	ldr	r2, [pc, #232]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800418e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004192:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004194:	f7fc fe90 	bl	8000eb8 <HAL_GetTick>
 8004198:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800419a:	e009      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800419c:	f7fc fe8c 	bl	8000eb8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d902      	bls.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	74fb      	strb	r3, [r7, #19]
        break;
 80041ae:	e005      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041b0:	4b31      	ldr	r3, [pc, #196]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0ef      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80041bc:	7cfb      	ldrb	r3, [r7, #19]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d15c      	bne.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01f      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d019      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041e0:	4b24      	ldr	r3, [pc, #144]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041ec:	4b21      	ldr	r3, [pc, #132]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f2:	4a20      	ldr	r2, [pc, #128]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	4a1c      	ldr	r2, [pc, #112]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004204:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800420c:	4a19      	ldr	r2, [pc, #100]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d016      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421e:	f7fc fe4b 	bl	8000eb8 <HAL_GetTick>
 8004222:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004224:	e00b      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004226:	f7fc fe47 	bl	8000eb8 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004234:	4293      	cmp	r3, r2
 8004236:	d902      	bls.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	74fb      	strb	r3, [r7, #19]
            break;
 800423c:	e006      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800423e:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0ec      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800424c:	7cfb      	ldrb	r3, [r7, #19]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10c      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004252:	4b08      	ldr	r3, [pc, #32]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004258:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004262:	4904      	ldr	r1, [pc, #16]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004264:	4313      	orrs	r3, r2
 8004266:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800426a:	e009      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800426c:	7cfb      	ldrb	r3, [r7, #19]
 800426e:	74bb      	strb	r3, [r7, #18]
 8004270:	e006      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004272:	bf00      	nop
 8004274:	40021000 	.word	0x40021000
 8004278:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800427c:	7cfb      	ldrb	r3, [r7, #19]
 800427e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004280:	7c7b      	ldrb	r3, [r7, #17]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d105      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004286:	4b9e      	ldr	r3, [pc, #632]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428a:	4a9d      	ldr	r2, [pc, #628]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800428c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004290:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800429e:	4b98      	ldr	r3, [pc, #608]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a4:	f023 0203 	bic.w	r2, r3, #3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	4994      	ldr	r1, [pc, #592]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00a      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042c0:	4b8f      	ldr	r3, [pc, #572]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c6:	f023 020c 	bic.w	r2, r3, #12
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ce:	498c      	ldr	r1, [pc, #560]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00a      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042e2:	4b87      	ldr	r3, [pc, #540]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	4983      	ldr	r1, [pc, #524]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00a      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004304:	4b7e      	ldr	r3, [pc, #504]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004312:	497b      	ldr	r1, [pc, #492]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004314:	4313      	orrs	r3, r2
 8004316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0310 	and.w	r3, r3, #16
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00a      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004326:	4b76      	ldr	r3, [pc, #472]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800432c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004334:	4972      	ldr	r1, [pc, #456]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b00      	cmp	r3, #0
 8004346:	d00a      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004348:	4b6d      	ldr	r3, [pc, #436]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004356:	496a      	ldr	r1, [pc, #424]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004358:	4313      	orrs	r3, r2
 800435a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00a      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800436a:	4b65      	ldr	r3, [pc, #404]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004370:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004378:	4961      	ldr	r1, [pc, #388]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437a:	4313      	orrs	r3, r2
 800437c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00a      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800438c:	4b5c      	ldr	r3, [pc, #368]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004392:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800439a:	4959      	ldr	r1, [pc, #356]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800439c:	4313      	orrs	r3, r2
 800439e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043ae:	4b54      	ldr	r3, [pc, #336]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043bc:	4950      	ldr	r1, [pc, #320]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00a      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043d0:	4b4b      	ldr	r3, [pc, #300]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043de:	4948      	ldr	r1, [pc, #288]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00a      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043f2:	4b43      	ldr	r3, [pc, #268]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004400:	493f      	ldr	r1, [pc, #252]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004402:	4313      	orrs	r3, r2
 8004404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d028      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004414:	4b3a      	ldr	r3, [pc, #232]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004422:	4937      	ldr	r1, [pc, #220]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004424:	4313      	orrs	r3, r2
 8004426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800442e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004432:	d106      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004434:	4b32      	ldr	r3, [pc, #200]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4a31      	ldr	r2, [pc, #196]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800443a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800443e:	60d3      	str	r3, [r2, #12]
 8004440:	e011      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004446:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800444a:	d10c      	bne.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3304      	adds	r3, #4
 8004450:	2101      	movs	r1, #1
 8004452:	4618      	mov	r0, r3
 8004454:	f000 f8c8 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 8004458:	4603      	mov	r3, r0
 800445a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800445c:	7cfb      	ldrb	r3, [r7, #19]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004462:	7cfb      	ldrb	r3, [r7, #19]
 8004464:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d028      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004472:	4b23      	ldr	r3, [pc, #140]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004478:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004480:	491f      	ldr	r1, [pc, #124]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004482:	4313      	orrs	r3, r2
 8004484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004490:	d106      	bne.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004492:	4b1b      	ldr	r3, [pc, #108]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	4a1a      	ldr	r2, [pc, #104]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004498:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800449c:	60d3      	str	r3, [r2, #12]
 800449e:	e011      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	2101      	movs	r1, #1
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 f899 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 80044b6:	4603      	mov	r3, r0
 80044b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ba:	7cfb      	ldrb	r3, [r7, #19]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d02b      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044de:	4908      	ldr	r1, [pc, #32]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ee:	d109      	bne.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f0:	4b03      	ldr	r3, [pc, #12]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a02      	ldr	r2, [pc, #8]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044fa:	60d3      	str	r3, [r2, #12]
 80044fc:	e014      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044fe:	bf00      	nop
 8004500:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004508:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800450c:	d10c      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3304      	adds	r3, #4
 8004512:	2101      	movs	r1, #1
 8004514:	4618      	mov	r0, r3
 8004516:	f000 f867 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 800451a:	4603      	mov	r3, r0
 800451c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800451e:	7cfb      	ldrb	r3, [r7, #19]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004524:	7cfb      	ldrb	r3, [r7, #19]
 8004526:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d02f      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004534:	4b2b      	ldr	r3, [pc, #172]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004542:	4928      	ldr	r1, [pc, #160]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800454e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004552:	d10d      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3304      	adds	r3, #4
 8004558:	2102      	movs	r1, #2
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f844 	bl	80045e8 <RCCEx_PLLSAI1_Config>
 8004560:	4603      	mov	r3, r0
 8004562:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004564:	7cfb      	ldrb	r3, [r7, #19]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d014      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800456a:	7cfb      	ldrb	r3, [r7, #19]
 800456c:	74bb      	strb	r3, [r7, #18]
 800456e:	e011      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004574:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004578:	d10c      	bne.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	3320      	adds	r3, #32
 800457e:	2102      	movs	r1, #2
 8004580:	4618      	mov	r0, r3
 8004582:	f000 f925 	bl	80047d0 <RCCEx_PLLSAI2_Config>
 8004586:	4603      	mov	r3, r0
 8004588:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800458a:	7cfb      	ldrb	r3, [r7, #19]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004590:	7cfb      	ldrb	r3, [r7, #19]
 8004592:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00a      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045a0:	4b10      	ldr	r3, [pc, #64]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045ae:	490d      	ldr	r1, [pc, #52]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00b      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045c2:	4b08      	ldr	r3, [pc, #32]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045d2:	4904      	ldr	r1, [pc, #16]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045da:	7cbb      	ldrb	r3, [r7, #18]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40021000 	.word	0x40021000

080045e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045f6:	4b75      	ldr	r3, [pc, #468]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d018      	beq.n	8004634 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004602:	4b72      	ldr	r3, [pc, #456]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0203 	and.w	r2, r3, #3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	429a      	cmp	r2, r3
 8004610:	d10d      	bne.n	800462e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
       ||
 8004616:	2b00      	cmp	r3, #0
 8004618:	d009      	beq.n	800462e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800461a:	4b6c      	ldr	r3, [pc, #432]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	1c5a      	adds	r2, r3, #1
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
       ||
 800462a:	429a      	cmp	r2, r3
 800462c:	d047      	beq.n	80046be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	73fb      	strb	r3, [r7, #15]
 8004632:	e044      	b.n	80046be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d018      	beq.n	800466e <RCCEx_PLLSAI1_Config+0x86>
 800463c:	2b03      	cmp	r3, #3
 800463e:	d825      	bhi.n	800468c <RCCEx_PLLSAI1_Config+0xa4>
 8004640:	2b01      	cmp	r3, #1
 8004642:	d002      	beq.n	800464a <RCCEx_PLLSAI1_Config+0x62>
 8004644:	2b02      	cmp	r3, #2
 8004646:	d009      	beq.n	800465c <RCCEx_PLLSAI1_Config+0x74>
 8004648:	e020      	b.n	800468c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800464a:	4b60      	ldr	r3, [pc, #384]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d11d      	bne.n	8004692 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800465a:	e01a      	b.n	8004692 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800465c:	4b5b      	ldr	r3, [pc, #364]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004664:	2b00      	cmp	r3, #0
 8004666:	d116      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800466c:	e013      	b.n	8004696 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800466e:	4b57      	ldr	r3, [pc, #348]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10f      	bne.n	800469a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800467a:	4b54      	ldr	r3, [pc, #336]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800468a:	e006      	b.n	800469a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	73fb      	strb	r3, [r7, #15]
      break;
 8004690:	e004      	b.n	800469c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004692:	bf00      	nop
 8004694:	e002      	b.n	800469c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004696:	bf00      	nop
 8004698:	e000      	b.n	800469c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800469a:	bf00      	nop
    }

    if(status == HAL_OK)
 800469c:	7bfb      	ldrb	r3, [r7, #15]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10d      	bne.n	80046be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046a2:	4b4a      	ldr	r3, [pc, #296]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6819      	ldr	r1, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	430b      	orrs	r3, r1
 80046b8:	4944      	ldr	r1, [pc, #272]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d17d      	bne.n	80047c0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046c4:	4b41      	ldr	r3, [pc, #260]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a40      	ldr	r2, [pc, #256]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046d0:	f7fc fbf2 	bl	8000eb8 <HAL_GetTick>
 80046d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046d6:	e009      	b.n	80046ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046d8:	f7fc fbee 	bl	8000eb8 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d902      	bls.n	80046ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	73fb      	strb	r3, [r7, #15]
        break;
 80046ea:	e005      	b.n	80046f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046ec:	4b37      	ldr	r3, [pc, #220]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1ef      	bne.n	80046d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d160      	bne.n	80047c0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d111      	bne.n	8004728 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004704:	4b31      	ldr	r3, [pc, #196]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800470c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	6892      	ldr	r2, [r2, #8]
 8004714:	0211      	lsls	r1, r2, #8
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	68d2      	ldr	r2, [r2, #12]
 800471a:	0912      	lsrs	r2, r2, #4
 800471c:	0452      	lsls	r2, r2, #17
 800471e:	430a      	orrs	r2, r1
 8004720:	492a      	ldr	r1, [pc, #168]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004722:	4313      	orrs	r3, r2
 8004724:	610b      	str	r3, [r1, #16]
 8004726:	e027      	b.n	8004778 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d112      	bne.n	8004754 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472e:	4b27      	ldr	r3, [pc, #156]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004736:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	6892      	ldr	r2, [r2, #8]
 800473e:	0211      	lsls	r1, r2, #8
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6912      	ldr	r2, [r2, #16]
 8004744:	0852      	lsrs	r2, r2, #1
 8004746:	3a01      	subs	r2, #1
 8004748:	0552      	lsls	r2, r2, #21
 800474a:	430a      	orrs	r2, r1
 800474c:	491f      	ldr	r1, [pc, #124]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800474e:	4313      	orrs	r3, r2
 8004750:	610b      	str	r3, [r1, #16]
 8004752:	e011      	b.n	8004778 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004754:	4b1d      	ldr	r3, [pc, #116]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800475c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6892      	ldr	r2, [r2, #8]
 8004764:	0211      	lsls	r1, r2, #8
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6952      	ldr	r2, [r2, #20]
 800476a:	0852      	lsrs	r2, r2, #1
 800476c:	3a01      	subs	r2, #1
 800476e:	0652      	lsls	r2, r2, #25
 8004770:	430a      	orrs	r2, r1
 8004772:	4916      	ldr	r1, [pc, #88]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004774:	4313      	orrs	r3, r2
 8004776:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004778:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a13      	ldr	r2, [pc, #76]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800477e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004782:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004784:	f7fc fb98 	bl	8000eb8 <HAL_GetTick>
 8004788:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800478a:	e009      	b.n	80047a0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800478c:	f7fc fb94 	bl	8000eb8 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d902      	bls.n	80047a0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	73fb      	strb	r3, [r7, #15]
          break;
 800479e:	e005      	b.n	80047ac <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047a0:	4b0a      	ldr	r3, [pc, #40]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0ef      	beq.n	800478c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047b2:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b4:	691a      	ldr	r2, [r3, #16]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	4904      	ldr	r1, [pc, #16]	@ (80047cc <RCCEx_PLLSAI1_Config+0x1e4>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40021000 	.word	0x40021000

080047d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047de:	4b6a      	ldr	r3, [pc, #424]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0303 	and.w	r3, r3, #3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d018      	beq.n	800481c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047ea:	4b67      	ldr	r3, [pc, #412]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f003 0203 	and.w	r2, r3, #3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d10d      	bne.n	8004816 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
       ||
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004802:	4b61      	ldr	r3, [pc, #388]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	091b      	lsrs	r3, r3, #4
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
       ||
 8004812:	429a      	cmp	r2, r3
 8004814:	d047      	beq.n	80048a6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	73fb      	strb	r3, [r7, #15]
 800481a:	e044      	b.n	80048a6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b03      	cmp	r3, #3
 8004822:	d018      	beq.n	8004856 <RCCEx_PLLSAI2_Config+0x86>
 8004824:	2b03      	cmp	r3, #3
 8004826:	d825      	bhi.n	8004874 <RCCEx_PLLSAI2_Config+0xa4>
 8004828:	2b01      	cmp	r3, #1
 800482a:	d002      	beq.n	8004832 <RCCEx_PLLSAI2_Config+0x62>
 800482c:	2b02      	cmp	r3, #2
 800482e:	d009      	beq.n	8004844 <RCCEx_PLLSAI2_Config+0x74>
 8004830:	e020      	b.n	8004874 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004832:	4b55      	ldr	r3, [pc, #340]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d11d      	bne.n	800487a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004842:	e01a      	b.n	800487a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004844:	4b50      	ldr	r3, [pc, #320]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484c:	2b00      	cmp	r3, #0
 800484e:	d116      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004854:	e013      	b.n	800487e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004856:	4b4c      	ldr	r3, [pc, #304]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10f      	bne.n	8004882 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004862:	4b49      	ldr	r3, [pc, #292]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d109      	bne.n	8004882 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004872:	e006      	b.n	8004882 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	73fb      	strb	r3, [r7, #15]
      break;
 8004878:	e004      	b.n	8004884 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487a:	bf00      	nop
 800487c:	e002      	b.n	8004884 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487e:	bf00      	nop
 8004880:	e000      	b.n	8004884 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004882:	bf00      	nop
    }

    if(status == HAL_OK)
 8004884:	7bfb      	ldrb	r3, [r7, #15]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10d      	bne.n	80048a6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800488a:	4b3f      	ldr	r3, [pc, #252]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6819      	ldr	r1, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	3b01      	subs	r3, #1
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	430b      	orrs	r3, r1
 80048a0:	4939      	ldr	r1, [pc, #228]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048a6:	7bfb      	ldrb	r3, [r7, #15]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d167      	bne.n	800497c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048ac:	4b36      	ldr	r3, [pc, #216]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a35      	ldr	r2, [pc, #212]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b8:	f7fc fafe 	bl	8000eb8 <HAL_GetTick>
 80048bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048be:	e009      	b.n	80048d4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048c0:	f7fc fafa 	bl	8000eb8 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d902      	bls.n	80048d4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	73fb      	strb	r3, [r7, #15]
        break;
 80048d2:	e005      	b.n	80048e0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1ef      	bne.n	80048c0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d14a      	bne.n	800497c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d111      	bne.n	8004910 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048ec:	4b26      	ldr	r3, [pc, #152]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6892      	ldr	r2, [r2, #8]
 80048fc:	0211      	lsls	r1, r2, #8
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68d2      	ldr	r2, [r2, #12]
 8004902:	0912      	lsrs	r2, r2, #4
 8004904:	0452      	lsls	r2, r2, #17
 8004906:	430a      	orrs	r2, r1
 8004908:	491f      	ldr	r1, [pc, #124]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 800490a:	4313      	orrs	r3, r2
 800490c:	614b      	str	r3, [r1, #20]
 800490e:	e011      	b.n	8004934 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004910:	4b1d      	ldr	r3, [pc, #116]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004918:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6892      	ldr	r2, [r2, #8]
 8004920:	0211      	lsls	r1, r2, #8
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6912      	ldr	r2, [r2, #16]
 8004926:	0852      	lsrs	r2, r2, #1
 8004928:	3a01      	subs	r2, #1
 800492a:	0652      	lsls	r2, r2, #25
 800492c:	430a      	orrs	r2, r1
 800492e:	4916      	ldr	r1, [pc, #88]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004930:	4313      	orrs	r3, r2
 8004932:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004934:	4b14      	ldr	r3, [pc, #80]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a13      	ldr	r2, [pc, #76]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fc faba 	bl	8000eb8 <HAL_GetTick>
 8004944:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004946:	e009      	b.n	800495c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004948:	f7fc fab6 	bl	8000eb8 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d902      	bls.n	800495c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	73fb      	strb	r3, [r7, #15]
          break;
 800495a:	e005      	b.n	8004968 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800495c:	4b0a      	ldr	r3, [pc, #40]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0ef      	beq.n	8004948 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004968:	7bfb      	ldrb	r3, [r7, #15]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800496e:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004970:	695a      	ldr	r2, [r3, #20]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	4904      	ldr	r1, [pc, #16]	@ (8004988 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004978:	4313      	orrs	r3, r2
 800497a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800497c:	7bfb      	ldrb	r3, [r7, #15]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	40021000 	.word	0x40021000

0800498c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e040      	b.n	8004a20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d106      	bne.n	80049b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fc f8a8 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2224      	movs	r2, #36	@ 0x24
 80049b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0201 	bic.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fe90 	bl	80056f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 fbd5 	bl	8005188 <UART_SetConfig>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e01b      	b.n	8004a20 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 ff0f 	bl	800583c <UART_CheckIdleState>
 8004a1e:	4603      	mov	r3, r0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08a      	sub	sp, #40	@ 0x28
 8004a2c:	af02      	add	r7, sp, #8
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	603b      	str	r3, [r7, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a3c:	2b20      	cmp	r3, #32
 8004a3e:	d177      	bne.n	8004b30 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_UART_Transmit+0x24>
 8004a46:	88fb      	ldrh	r3, [r7, #6]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e070      	b.n	8004b32 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2221      	movs	r2, #33	@ 0x21
 8004a5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a5e:	f7fc fa2b 	bl	8000eb8 <HAL_GetTick>
 8004a62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	88fa      	ldrh	r2, [r7, #6]
 8004a68:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	88fa      	ldrh	r2, [r7, #6]
 8004a70:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7c:	d108      	bne.n	8004a90 <HAL_UART_Transmit+0x68>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d104      	bne.n	8004a90 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	e003      	b.n	8004a98 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a94:	2300      	movs	r3, #0
 8004a96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a98:	e02f      	b.n	8004afa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	9300      	str	r3, [sp, #0]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2180      	movs	r1, #128	@ 0x80
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f000 ff71 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d004      	beq.n	8004aba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e03b      	b.n	8004b32 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10b      	bne.n	8004ad8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	881a      	ldrh	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004acc:	b292      	uxth	r2, r2
 8004ace:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	3302      	adds	r3, #2
 8004ad4:	61bb      	str	r3, [r7, #24]
 8004ad6:	e007      	b.n	8004ae8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	781a      	ldrb	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1c9      	bne.n	8004a9a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2140      	movs	r1, #64	@ 0x40
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 ff3b 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d004      	beq.n	8004b26 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e005      	b.n	8004b32 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	e000      	b.n	8004b32 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004b30:	2302      	movs	r3, #2
  }
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
	...

08004b3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b0ba      	sub	sp, #232	@ 0xe8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004b62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004b66:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004b70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d115      	bne.n	8004ba4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b7c:	f003 0320 	and.w	r3, r3, #32
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00f      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b88:	f003 0320 	and.w	r3, r3, #32
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d009      	beq.n	8004ba4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 82ca 	beq.w	800512e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	4798      	blx	r3
      }
      return;
 8004ba2:	e2c4      	b.n	800512e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004ba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 8117 	beq.w	8004ddc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004bae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004bba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004bbe:	4b85      	ldr	r3, [pc, #532]	@ (8004dd4 <HAL_UART_IRQHandler+0x298>)
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 810a 	beq.w	8004ddc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d011      	beq.n	8004bf8 <HAL_UART_IRQHandler+0xbc>
 8004bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00b      	beq.n	8004bf8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2201      	movs	r2, #1
 8004be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bee:	f043 0201 	orr.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d011      	beq.n	8004c28 <HAL_UART_IRQHandler+0xec>
 8004c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00b      	beq.n	8004c28 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2202      	movs	r2, #2
 8004c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c1e:	f043 0204 	orr.w	r2, r3, #4
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d011      	beq.n	8004c58 <HAL_UART_IRQHandler+0x11c>
 8004c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00b      	beq.n	8004c58 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2204      	movs	r2, #4
 8004c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c4e:	f043 0202 	orr.w	r2, r3, #2
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d017      	beq.n	8004c94 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c68:	f003 0320 	and.w	r3, r3, #32
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d105      	bne.n	8004c7c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c74:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00b      	beq.n	8004c94 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2208      	movs	r2, #8
 8004c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c8a:	f043 0208 	orr.w	r2, r3, #8
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d012      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x18a>
 8004ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00c      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cbc:	f043 0220 	orr.w	r2, r3, #32
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8230 	beq.w	8005132 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00d      	beq.n	8004cfa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d007      	beq.n	8004cfa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d003      	beq.n	8004cfa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0e:	2b40      	cmp	r3, #64	@ 0x40
 8004d10:	d005      	beq.n	8004d1e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d04f      	beq.n	8004dbe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 fea1 	bl	8005a66 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2e:	2b40      	cmp	r3, #64	@ 0x40
 8004d30:	d141      	bne.n	8004db6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	3308      	adds	r3, #8
 8004d38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d40:	e853 3f00 	ldrex	r3, [r3]
 8004d44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3308      	adds	r3, #8
 8004d5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d6e:	e841 2300 	strex	r3, r2, [r1]
 8004d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1d9      	bne.n	8004d32 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d013      	beq.n	8004dae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d8a:	4a13      	ldr	r2, [pc, #76]	@ (8004dd8 <HAL_UART_IRQHandler+0x29c>)
 8004d8c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7fe f8d7 	bl	8002f46 <HAL_DMA_Abort_IT>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d017      	beq.n	8004dce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004da8:	4610      	mov	r0, r2
 8004daa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dac:	e00f      	b.n	8004dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f9d4 	bl	800515c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db4:	e00b      	b.n	8004dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f9d0 	bl	800515c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dbc:	e007      	b.n	8004dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f9cc 	bl	800515c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004dcc:	e1b1      	b.n	8005132 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dce:	bf00      	nop
    return;
 8004dd0:	e1af      	b.n	8005132 <HAL_UART_IRQHandler+0x5f6>
 8004dd2:	bf00      	nop
 8004dd4:	04000120 	.word	0x04000120
 8004dd8:	08005b2f 	.word	0x08005b2f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	f040 816a 	bne.w	80050ba <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 8163 	beq.w	80050ba <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004df8:	f003 0310 	and.w	r3, r3, #16
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 815c 	beq.w	80050ba <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2210      	movs	r2, #16
 8004e08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e14:	2b40      	cmp	r3, #64	@ 0x40
 8004e16:	f040 80d4 	bne.w	8004fc2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 80ad 	beq.w	8004f8a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	f080 80a5 	bcs.w	8004f8a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0320 	and.w	r3, r3, #32
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f040 8086 	bne.w	8004f68 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	461a      	mov	r2, r3
 8004e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e96:	e841 2300 	strex	r3, r2, [r1]
 8004e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1da      	bne.n	8004e5c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3308      	adds	r3, #8
 8004eac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eb0:	e853 3f00 	ldrex	r3, [r3]
 8004eb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004eb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004eb8:	f023 0301 	bic.w	r3, r3, #1
 8004ebc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3308      	adds	r3, #8
 8004ec6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004eca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004ed2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ed6:	e841 2300 	strex	r3, r2, [r1]
 8004eda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004edc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1e1      	bne.n	8004ea6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004eec:	e853 3f00 	ldrex	r3, [r3]
 8004ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ef8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3308      	adds	r3, #8
 8004f02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e3      	bne.n	8004ee2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f30:	e853 3f00 	ldrex	r3, [r3]
 8004f34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f38:	f023 0310 	bic.w	r3, r3, #16
 8004f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	461a      	mov	r2, r3
 8004f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1e4      	bne.n	8004f28 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fd ffb1 	bl	8002eca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	4619      	mov	r1, r3
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f8f4 	bl	8005170 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004f88:	e0d5      	b.n	8005136 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f94:	429a      	cmp	r2, r3
 8004f96:	f040 80ce 	bne.w	8005136 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0320 	and.w	r3, r3, #32
 8004fa6:	2b20      	cmp	r3, #32
 8004fa8:	f040 80c5 	bne.w	8005136 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fb8:	4619      	mov	r1, r3
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f8d8 	bl	8005170 <HAL_UARTEx_RxEventCallback>
      return;
 8004fc0:	e0b9      	b.n	8005136 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 80ab 	beq.w	800513a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004fe4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 80a6 	beq.w	800513a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff6:	e853 3f00 	ldrex	r3, [r3]
 8004ffa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ffe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005002:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005010:	647b      	str	r3, [r7, #68]	@ 0x44
 8005012:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005014:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005018:	e841 2300 	strex	r3, r2, [r1]
 800501c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800501e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1e4      	bne.n	8004fee <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3308      	adds	r3, #8
 800502a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502e:	e853 3f00 	ldrex	r3, [r3]
 8005032:	623b      	str	r3, [r7, #32]
   return(result);
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	f023 0301 	bic.w	r3, r3, #1
 800503a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	3308      	adds	r3, #8
 8005044:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005048:	633a      	str	r2, [r7, #48]	@ 0x30
 800504a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800504e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e3      	bne.n	8005024 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2220      	movs	r2, #32
 8005060:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	e853 3f00 	ldrex	r3, [r3]
 800507c:	60fb      	str	r3, [r7, #12]
   return(result);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f023 0310 	bic.w	r3, r3, #16
 8005084:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005092:	61fb      	str	r3, [r7, #28]
 8005094:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005096:	69b9      	ldr	r1, [r7, #24]
 8005098:	69fa      	ldr	r2, [r7, #28]
 800509a:	e841 2300 	strex	r3, r2, [r1]
 800509e:	617b      	str	r3, [r7, #20]
   return(result);
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1e4      	bne.n	8005070 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2202      	movs	r2, #2
 80050aa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050b0:	4619      	mov	r1, r3
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f85c 	bl	8005170 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050b8:	e03f      	b.n	800513a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80050ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00e      	beq.n	80050e4 <HAL_UART_IRQHandler+0x5a8>
 80050c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d008      	beq.n	80050e4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80050da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fd66 	bl	8005bae <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050e2:	e02d      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80050e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00e      	beq.n	800510e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d008      	beq.n	800510e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01c      	beq.n	800513e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	4798      	blx	r3
    }
    return;
 800510c:	e017      	b.n	800513e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800510e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d012      	beq.n	8005140 <HAL_UART_IRQHandler+0x604>
 800511a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800511e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00c      	beq.n	8005140 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fd17 	bl	8005b5a <UART_EndTransmit_IT>
    return;
 800512c:	e008      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
      return;
 800512e:	bf00      	nop
 8005130:	e006      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
    return;
 8005132:	bf00      	nop
 8005134:	e004      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
      return;
 8005136:	bf00      	nop
 8005138:	e002      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
      return;
 800513a:	bf00      	nop
 800513c:	e000      	b.n	8005140 <HAL_UART_IRQHandler+0x604>
    return;
 800513e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005140:	37e8      	adds	r7, #232	@ 0xe8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop

08005148 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005164:	bf00      	nop
 8005166:	370c      	adds	r7, #12
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	460b      	mov	r3, r1
 800517a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800518c:	b08a      	sub	sp, #40	@ 0x28
 800518e:	af00      	add	r7, sp, #0
 8005190:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	431a      	orrs	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	431a      	orrs	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	4ba4      	ldr	r3, [pc, #656]	@ (8005448 <UART_SetConfig+0x2c0>)
 80051b8:	4013      	ands	r3, r2
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	6812      	ldr	r2, [r2, #0]
 80051be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051c0:	430b      	orrs	r3, r1
 80051c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a99      	ldr	r2, [pc, #612]	@ (800544c <UART_SetConfig+0x2c4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d004      	beq.n	80051f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f0:	4313      	orrs	r3, r2
 80051f2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005204:	430a      	orrs	r2, r1
 8005206:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a90      	ldr	r2, [pc, #576]	@ (8005450 <UART_SetConfig+0x2c8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d126      	bne.n	8005260 <UART_SetConfig+0xd8>
 8005212:	4b90      	ldr	r3, [pc, #576]	@ (8005454 <UART_SetConfig+0x2cc>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	f003 0303 	and.w	r3, r3, #3
 800521c:	2b03      	cmp	r3, #3
 800521e:	d81b      	bhi.n	8005258 <UART_SetConfig+0xd0>
 8005220:	a201      	add	r2, pc, #4	@ (adr r2, 8005228 <UART_SetConfig+0xa0>)
 8005222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005226:	bf00      	nop
 8005228:	08005239 	.word	0x08005239
 800522c:	08005249 	.word	0x08005249
 8005230:	08005241 	.word	0x08005241
 8005234:	08005251 	.word	0x08005251
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523e:	e116      	b.n	800546e <UART_SetConfig+0x2e6>
 8005240:	2302      	movs	r3, #2
 8005242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005246:	e112      	b.n	800546e <UART_SetConfig+0x2e6>
 8005248:	2304      	movs	r3, #4
 800524a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524e:	e10e      	b.n	800546e <UART_SetConfig+0x2e6>
 8005250:	2308      	movs	r3, #8
 8005252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005256:	e10a      	b.n	800546e <UART_SetConfig+0x2e6>
 8005258:	2310      	movs	r3, #16
 800525a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525e:	e106      	b.n	800546e <UART_SetConfig+0x2e6>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a7c      	ldr	r2, [pc, #496]	@ (8005458 <UART_SetConfig+0x2d0>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d138      	bne.n	80052dc <UART_SetConfig+0x154>
 800526a:	4b7a      	ldr	r3, [pc, #488]	@ (8005454 <UART_SetConfig+0x2cc>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	f003 030c 	and.w	r3, r3, #12
 8005274:	2b0c      	cmp	r3, #12
 8005276:	d82d      	bhi.n	80052d4 <UART_SetConfig+0x14c>
 8005278:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <UART_SetConfig+0xf8>)
 800527a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800527e:	bf00      	nop
 8005280:	080052b5 	.word	0x080052b5
 8005284:	080052d5 	.word	0x080052d5
 8005288:	080052d5 	.word	0x080052d5
 800528c:	080052d5 	.word	0x080052d5
 8005290:	080052c5 	.word	0x080052c5
 8005294:	080052d5 	.word	0x080052d5
 8005298:	080052d5 	.word	0x080052d5
 800529c:	080052d5 	.word	0x080052d5
 80052a0:	080052bd 	.word	0x080052bd
 80052a4:	080052d5 	.word	0x080052d5
 80052a8:	080052d5 	.word	0x080052d5
 80052ac:	080052d5 	.word	0x080052d5
 80052b0:	080052cd 	.word	0x080052cd
 80052b4:	2300      	movs	r3, #0
 80052b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ba:	e0d8      	b.n	800546e <UART_SetConfig+0x2e6>
 80052bc:	2302      	movs	r3, #2
 80052be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c2:	e0d4      	b.n	800546e <UART_SetConfig+0x2e6>
 80052c4:	2304      	movs	r3, #4
 80052c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ca:	e0d0      	b.n	800546e <UART_SetConfig+0x2e6>
 80052cc:	2308      	movs	r3, #8
 80052ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d2:	e0cc      	b.n	800546e <UART_SetConfig+0x2e6>
 80052d4:	2310      	movs	r3, #16
 80052d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052da:	e0c8      	b.n	800546e <UART_SetConfig+0x2e6>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a5e      	ldr	r2, [pc, #376]	@ (800545c <UART_SetConfig+0x2d4>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d125      	bne.n	8005332 <UART_SetConfig+0x1aa>
 80052e6:	4b5b      	ldr	r3, [pc, #364]	@ (8005454 <UART_SetConfig+0x2cc>)
 80052e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80052f0:	2b30      	cmp	r3, #48	@ 0x30
 80052f2:	d016      	beq.n	8005322 <UART_SetConfig+0x19a>
 80052f4:	2b30      	cmp	r3, #48	@ 0x30
 80052f6:	d818      	bhi.n	800532a <UART_SetConfig+0x1a2>
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d00a      	beq.n	8005312 <UART_SetConfig+0x18a>
 80052fc:	2b20      	cmp	r3, #32
 80052fe:	d814      	bhi.n	800532a <UART_SetConfig+0x1a2>
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <UART_SetConfig+0x182>
 8005304:	2b10      	cmp	r3, #16
 8005306:	d008      	beq.n	800531a <UART_SetConfig+0x192>
 8005308:	e00f      	b.n	800532a <UART_SetConfig+0x1a2>
 800530a:	2300      	movs	r3, #0
 800530c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005310:	e0ad      	b.n	800546e <UART_SetConfig+0x2e6>
 8005312:	2302      	movs	r3, #2
 8005314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005318:	e0a9      	b.n	800546e <UART_SetConfig+0x2e6>
 800531a:	2304      	movs	r3, #4
 800531c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005320:	e0a5      	b.n	800546e <UART_SetConfig+0x2e6>
 8005322:	2308      	movs	r3, #8
 8005324:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005328:	e0a1      	b.n	800546e <UART_SetConfig+0x2e6>
 800532a:	2310      	movs	r3, #16
 800532c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005330:	e09d      	b.n	800546e <UART_SetConfig+0x2e6>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a4a      	ldr	r2, [pc, #296]	@ (8005460 <UART_SetConfig+0x2d8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d125      	bne.n	8005388 <UART_SetConfig+0x200>
 800533c:	4b45      	ldr	r3, [pc, #276]	@ (8005454 <UART_SetConfig+0x2cc>)
 800533e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005342:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005346:	2bc0      	cmp	r3, #192	@ 0xc0
 8005348:	d016      	beq.n	8005378 <UART_SetConfig+0x1f0>
 800534a:	2bc0      	cmp	r3, #192	@ 0xc0
 800534c:	d818      	bhi.n	8005380 <UART_SetConfig+0x1f8>
 800534e:	2b80      	cmp	r3, #128	@ 0x80
 8005350:	d00a      	beq.n	8005368 <UART_SetConfig+0x1e0>
 8005352:	2b80      	cmp	r3, #128	@ 0x80
 8005354:	d814      	bhi.n	8005380 <UART_SetConfig+0x1f8>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <UART_SetConfig+0x1d8>
 800535a:	2b40      	cmp	r3, #64	@ 0x40
 800535c:	d008      	beq.n	8005370 <UART_SetConfig+0x1e8>
 800535e:	e00f      	b.n	8005380 <UART_SetConfig+0x1f8>
 8005360:	2300      	movs	r3, #0
 8005362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005366:	e082      	b.n	800546e <UART_SetConfig+0x2e6>
 8005368:	2302      	movs	r3, #2
 800536a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536e:	e07e      	b.n	800546e <UART_SetConfig+0x2e6>
 8005370:	2304      	movs	r3, #4
 8005372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005376:	e07a      	b.n	800546e <UART_SetConfig+0x2e6>
 8005378:	2308      	movs	r3, #8
 800537a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800537e:	e076      	b.n	800546e <UART_SetConfig+0x2e6>
 8005380:	2310      	movs	r3, #16
 8005382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005386:	e072      	b.n	800546e <UART_SetConfig+0x2e6>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a35      	ldr	r2, [pc, #212]	@ (8005464 <UART_SetConfig+0x2dc>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d12a      	bne.n	80053e8 <UART_SetConfig+0x260>
 8005392:	4b30      	ldr	r3, [pc, #192]	@ (8005454 <UART_SetConfig+0x2cc>)
 8005394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005398:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053a0:	d01a      	beq.n	80053d8 <UART_SetConfig+0x250>
 80053a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053a6:	d81b      	bhi.n	80053e0 <UART_SetConfig+0x258>
 80053a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ac:	d00c      	beq.n	80053c8 <UART_SetConfig+0x240>
 80053ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053b2:	d815      	bhi.n	80053e0 <UART_SetConfig+0x258>
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d003      	beq.n	80053c0 <UART_SetConfig+0x238>
 80053b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053bc:	d008      	beq.n	80053d0 <UART_SetConfig+0x248>
 80053be:	e00f      	b.n	80053e0 <UART_SetConfig+0x258>
 80053c0:	2300      	movs	r3, #0
 80053c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053c6:	e052      	b.n	800546e <UART_SetConfig+0x2e6>
 80053c8:	2302      	movs	r3, #2
 80053ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ce:	e04e      	b.n	800546e <UART_SetConfig+0x2e6>
 80053d0:	2304      	movs	r3, #4
 80053d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053d6:	e04a      	b.n	800546e <UART_SetConfig+0x2e6>
 80053d8:	2308      	movs	r3, #8
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053de:	e046      	b.n	800546e <UART_SetConfig+0x2e6>
 80053e0:	2310      	movs	r3, #16
 80053e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e6:	e042      	b.n	800546e <UART_SetConfig+0x2e6>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a17      	ldr	r2, [pc, #92]	@ (800544c <UART_SetConfig+0x2c4>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d13a      	bne.n	8005468 <UART_SetConfig+0x2e0>
 80053f2:	4b18      	ldr	r3, [pc, #96]	@ (8005454 <UART_SetConfig+0x2cc>)
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005400:	d01a      	beq.n	8005438 <UART_SetConfig+0x2b0>
 8005402:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005406:	d81b      	bhi.n	8005440 <UART_SetConfig+0x2b8>
 8005408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540c:	d00c      	beq.n	8005428 <UART_SetConfig+0x2a0>
 800540e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005412:	d815      	bhi.n	8005440 <UART_SetConfig+0x2b8>
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <UART_SetConfig+0x298>
 8005418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800541c:	d008      	beq.n	8005430 <UART_SetConfig+0x2a8>
 800541e:	e00f      	b.n	8005440 <UART_SetConfig+0x2b8>
 8005420:	2300      	movs	r3, #0
 8005422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005426:	e022      	b.n	800546e <UART_SetConfig+0x2e6>
 8005428:	2302      	movs	r3, #2
 800542a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800542e:	e01e      	b.n	800546e <UART_SetConfig+0x2e6>
 8005430:	2304      	movs	r3, #4
 8005432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005436:	e01a      	b.n	800546e <UART_SetConfig+0x2e6>
 8005438:	2308      	movs	r3, #8
 800543a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800543e:	e016      	b.n	800546e <UART_SetConfig+0x2e6>
 8005440:	2310      	movs	r3, #16
 8005442:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005446:	e012      	b.n	800546e <UART_SetConfig+0x2e6>
 8005448:	efff69f3 	.word	0xefff69f3
 800544c:	40008000 	.word	0x40008000
 8005450:	40013800 	.word	0x40013800
 8005454:	40021000 	.word	0x40021000
 8005458:	40004400 	.word	0x40004400
 800545c:	40004800 	.word	0x40004800
 8005460:	40004c00 	.word	0x40004c00
 8005464:	40005000 	.word	0x40005000
 8005468:	2310      	movs	r3, #16
 800546a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a9f      	ldr	r2, [pc, #636]	@ (80056f0 <UART_SetConfig+0x568>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d17a      	bne.n	800556e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005478:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800547c:	2b08      	cmp	r3, #8
 800547e:	d824      	bhi.n	80054ca <UART_SetConfig+0x342>
 8005480:	a201      	add	r2, pc, #4	@ (adr r2, 8005488 <UART_SetConfig+0x300>)
 8005482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005486:	bf00      	nop
 8005488:	080054ad 	.word	0x080054ad
 800548c:	080054cb 	.word	0x080054cb
 8005490:	080054b5 	.word	0x080054b5
 8005494:	080054cb 	.word	0x080054cb
 8005498:	080054bb 	.word	0x080054bb
 800549c:	080054cb 	.word	0x080054cb
 80054a0:	080054cb 	.word	0x080054cb
 80054a4:	080054cb 	.word	0x080054cb
 80054a8:	080054c3 	.word	0x080054c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ac:	f7fe fd26 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 80054b0:	61f8      	str	r0, [r7, #28]
        break;
 80054b2:	e010      	b.n	80054d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054b4:	4b8f      	ldr	r3, [pc, #572]	@ (80056f4 <UART_SetConfig+0x56c>)
 80054b6:	61fb      	str	r3, [r7, #28]
        break;
 80054b8:	e00d      	b.n	80054d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ba:	f7fe fc87 	bl	8003dcc <HAL_RCC_GetSysClockFreq>
 80054be:	61f8      	str	r0, [r7, #28]
        break;
 80054c0:	e009      	b.n	80054d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054c6:	61fb      	str	r3, [r7, #28]
        break;
 80054c8:	e005      	b.n	80054d6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 80fb 	beq.w	80056d4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	4413      	add	r3, r2
 80054e8:	69fa      	ldr	r2, [r7, #28]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d305      	bcc.n	80054fa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d903      	bls.n	8005502 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005500:	e0e8      	b.n	80056d4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	2200      	movs	r2, #0
 8005506:	461c      	mov	r4, r3
 8005508:	4615      	mov	r5, r2
 800550a:	f04f 0200 	mov.w	r2, #0
 800550e:	f04f 0300 	mov.w	r3, #0
 8005512:	022b      	lsls	r3, r5, #8
 8005514:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005518:	0222      	lsls	r2, r4, #8
 800551a:	68f9      	ldr	r1, [r7, #12]
 800551c:	6849      	ldr	r1, [r1, #4]
 800551e:	0849      	lsrs	r1, r1, #1
 8005520:	2000      	movs	r0, #0
 8005522:	4688      	mov	r8, r1
 8005524:	4681      	mov	r9, r0
 8005526:	eb12 0a08 	adds.w	sl, r2, r8
 800552a:	eb43 0b09 	adc.w	fp, r3, r9
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	607a      	str	r2, [r7, #4]
 8005538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800553c:	4650      	mov	r0, sl
 800553e:	4659      	mov	r1, fp
 8005540:	f7fa fe9e 	bl	8000280 <__aeabi_uldivmod>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4613      	mov	r3, r2
 800554a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005552:	d308      	bcc.n	8005566 <UART_SetConfig+0x3de>
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800555a:	d204      	bcs.n	8005566 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	60da      	str	r2, [r3, #12]
 8005564:	e0b6      	b.n	80056d4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800556c:	e0b2      	b.n	80056d4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005576:	d15e      	bne.n	8005636 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005578:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800557c:	2b08      	cmp	r3, #8
 800557e:	d828      	bhi.n	80055d2 <UART_SetConfig+0x44a>
 8005580:	a201      	add	r2, pc, #4	@ (adr r2, 8005588 <UART_SetConfig+0x400>)
 8005582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005586:	bf00      	nop
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055b5 	.word	0x080055b5
 8005590:	080055bd 	.word	0x080055bd
 8005594:	080055d3 	.word	0x080055d3
 8005598:	080055c3 	.word	0x080055c3
 800559c:	080055d3 	.word	0x080055d3
 80055a0:	080055d3 	.word	0x080055d3
 80055a4:	080055d3 	.word	0x080055d3
 80055a8:	080055cb 	.word	0x080055cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055ac:	f7fe fca6 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 80055b0:	61f8      	str	r0, [r7, #28]
        break;
 80055b2:	e014      	b.n	80055de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055b4:	f7fe fcb8 	bl	8003f28 <HAL_RCC_GetPCLK2Freq>
 80055b8:	61f8      	str	r0, [r7, #28]
        break;
 80055ba:	e010      	b.n	80055de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055bc:	4b4d      	ldr	r3, [pc, #308]	@ (80056f4 <UART_SetConfig+0x56c>)
 80055be:	61fb      	str	r3, [r7, #28]
        break;
 80055c0:	e00d      	b.n	80055de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055c2:	f7fe fc03 	bl	8003dcc <HAL_RCC_GetSysClockFreq>
 80055c6:	61f8      	str	r0, [r7, #28]
        break;
 80055c8:	e009      	b.n	80055de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ce:	61fb      	str	r3, [r7, #28]
        break;
 80055d0:	e005      	b.n	80055de <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d077      	beq.n	80056d4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	005a      	lsls	r2, r3, #1
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	085b      	lsrs	r3, r3, #1
 80055ee:	441a      	add	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	2b0f      	cmp	r3, #15
 80055fe:	d916      	bls.n	800562e <UART_SetConfig+0x4a6>
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005606:	d212      	bcs.n	800562e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	b29b      	uxth	r3, r3
 800560c:	f023 030f 	bic.w	r3, r3, #15
 8005610:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	085b      	lsrs	r3, r3, #1
 8005616:	b29b      	uxth	r3, r3
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	b29a      	uxth	r2, r3
 800561e:	8afb      	ldrh	r3, [r7, #22]
 8005620:	4313      	orrs	r3, r2
 8005622:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	8afa      	ldrh	r2, [r7, #22]
 800562a:	60da      	str	r2, [r3, #12]
 800562c:	e052      	b.n	80056d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005634:	e04e      	b.n	80056d4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005636:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800563a:	2b08      	cmp	r3, #8
 800563c:	d827      	bhi.n	800568e <UART_SetConfig+0x506>
 800563e:	a201      	add	r2, pc, #4	@ (adr r2, 8005644 <UART_SetConfig+0x4bc>)
 8005640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005644:	08005669 	.word	0x08005669
 8005648:	08005671 	.word	0x08005671
 800564c:	08005679 	.word	0x08005679
 8005650:	0800568f 	.word	0x0800568f
 8005654:	0800567f 	.word	0x0800567f
 8005658:	0800568f 	.word	0x0800568f
 800565c:	0800568f 	.word	0x0800568f
 8005660:	0800568f 	.word	0x0800568f
 8005664:	08005687 	.word	0x08005687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005668:	f7fe fc48 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 800566c:	61f8      	str	r0, [r7, #28]
        break;
 800566e:	e014      	b.n	800569a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005670:	f7fe fc5a 	bl	8003f28 <HAL_RCC_GetPCLK2Freq>
 8005674:	61f8      	str	r0, [r7, #28]
        break;
 8005676:	e010      	b.n	800569a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005678:	4b1e      	ldr	r3, [pc, #120]	@ (80056f4 <UART_SetConfig+0x56c>)
 800567a:	61fb      	str	r3, [r7, #28]
        break;
 800567c:	e00d      	b.n	800569a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800567e:	f7fe fba5 	bl	8003dcc <HAL_RCC_GetSysClockFreq>
 8005682:	61f8      	str	r0, [r7, #28]
        break;
 8005684:	e009      	b.n	800569a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800568a:	61fb      	str	r3, [r7, #28]
        break;
 800568c:	e005      	b.n	800569a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005698:	bf00      	nop
    }

    if (pclk != 0U)
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d019      	beq.n	80056d4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	085a      	lsrs	r2, r3, #1
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	441a      	add	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d909      	bls.n	80056ce <UART_SetConfig+0x546>
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056c0:	d205      	bcs.n	80056ce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60da      	str	r2, [r3, #12]
 80056cc:	e002      	b.n	80056d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80056e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3728      	adds	r7, #40	@ 0x28
 80056e8:	46bd      	mov	sp, r7
 80056ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ee:	bf00      	nop
 80056f0:	40008000 	.word	0x40008000
 80056f4:	00f42400 	.word	0x00f42400

080056f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00a      	beq.n	8005722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00a      	beq.n	8005744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00a      	beq.n	8005766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578c:	f003 0310 	and.w	r3, r3, #16
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00a      	beq.n	80057aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d01a      	beq.n	800580e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	430a      	orrs	r2, r1
 80057ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057f6:	d10a      	bne.n	800580e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	605a      	str	r2, [r3, #4]
  }
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b098      	sub	sp, #96	@ 0x60
 8005840:	af02      	add	r7, sp, #8
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800584c:	f7fb fb34 	bl	8000eb8 <HAL_GetTick>
 8005850:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0308 	and.w	r3, r3, #8
 800585c:	2b08      	cmp	r3, #8
 800585e:	d12e      	bne.n	80058be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005868:	2200      	movs	r2, #0
 800586a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f88c 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d021      	beq.n	80058be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005882:	e853 3f00 	ldrex	r3, [r3]
 8005886:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800588a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800588e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	461a      	mov	r2, r3
 8005896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005898:	647b      	str	r3, [r7, #68]	@ 0x44
 800589a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800589e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058a0:	e841 2300 	strex	r3, r2, [r1]
 80058a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1e6      	bne.n	800587a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e062      	b.n	8005984 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b04      	cmp	r3, #4
 80058ca:	d149      	bne.n	8005960 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058d4:	2200      	movs	r2, #0
 80058d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f856 	bl	800598c <UART_WaitOnFlagUntilTimeout>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d03c      	beq.n	8005960 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	623b      	str	r3, [r7, #32]
   return(result);
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	461a      	mov	r2, r3
 8005902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005904:	633b      	str	r3, [r7, #48]	@ 0x30
 8005906:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800590a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e6      	bne.n	80058e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	3308      	adds	r3, #8
 800591e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	60fb      	str	r3, [r7, #12]
   return(result);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0301 	bic.w	r3, r3, #1
 800592e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3308      	adds	r3, #8
 8005936:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005938:	61fa      	str	r2, [r7, #28]
 800593a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	69b9      	ldr	r1, [r7, #24]
 800593e:	69fa      	ldr	r2, [r7, #28]
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	617b      	str	r3, [r7, #20]
   return(result);
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e5      	bne.n	8005918 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e011      	b.n	8005984 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2220      	movs	r2, #32
 8005964:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2220      	movs	r2, #32
 800596a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3758      	adds	r7, #88	@ 0x58
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	4613      	mov	r3, r2
 800599a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800599c:	e04f      	b.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059a4:	d04b      	beq.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a6:	f7fb fa87 	bl	8000eb8 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d302      	bcc.n	80059bc <UART_WaitOnFlagUntilTimeout+0x30>
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e04e      	b.n	8005a5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0304 	and.w	r3, r3, #4
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d037      	beq.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	2b80      	cmp	r3, #128	@ 0x80
 80059d2:	d034      	beq.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	2b40      	cmp	r3, #64	@ 0x40
 80059d8:	d031      	beq.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	f003 0308 	and.w	r3, r3, #8
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d110      	bne.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2208      	movs	r2, #8
 80059ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 f838 	bl	8005a66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2208      	movs	r2, #8
 80059fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e029      	b.n	8005a5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a18:	d111      	bne.n	8005a3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 f81e 	bl	8005a66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e00f      	b.n	8005a5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69da      	ldr	r2, [r3, #28]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	4013      	ands	r3, r2
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	bf0c      	ite	eq
 8005a4e:	2301      	moveq	r3, #1
 8005a50:	2300      	movne	r3, #0
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	461a      	mov	r2, r3
 8005a56:	79fb      	ldrb	r3, [r7, #7]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d0a0      	beq.n	800599e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b095      	sub	sp, #84	@ 0x54
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a76:	e853 3f00 	ldrex	r3, [r3]
 8005a7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a94:	e841 2300 	strex	r3, r2, [r1]
 8005a98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1e6      	bne.n	8005a6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	3308      	adds	r3, #8
 8005aa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	e853 3f00 	ldrex	r3, [r3]
 8005aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	f023 0301 	bic.w	r3, r3, #1
 8005ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3308      	adds	r3, #8
 8005abe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ac0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ac8:	e841 2300 	strex	r3, r2, [r1]
 8005acc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e5      	bne.n	8005aa0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d118      	bne.n	8005b0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	e853 3f00 	ldrex	r3, [r3]
 8005ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	f023 0310 	bic.w	r3, r3, #16
 8005af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	461a      	mov	r2, r3
 8005af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005afa:	61bb      	str	r3, [r7, #24]
 8005afc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afe:	6979      	ldr	r1, [r7, #20]
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	e841 2300 	strex	r3, r2, [r1]
 8005b06:	613b      	str	r3, [r7, #16]
   return(result);
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1e6      	bne.n	8005adc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b22:	bf00      	nop
 8005b24:	3754      	adds	r7, #84	@ 0x54
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f7ff fb05 	bl	800515c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b52:	bf00      	nop
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b088      	sub	sp, #32
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	e853 3f00 	ldrex	r3, [r3]
 8005b6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b76:	61fb      	str	r3, [r7, #28]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	6979      	ldr	r1, [r7, #20]
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	e841 2300 	strex	r3, r2, [r1]
 8005b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1e6      	bne.n	8005b62 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f7ff fad1 	bl	8005148 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ba6:	bf00      	nop
 8005ba8:	3720      	adds	r7, #32
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <siprintf>:
 8005bc4:	b40e      	push	{r1, r2, r3}
 8005bc6:	b500      	push	{lr}
 8005bc8:	b09c      	sub	sp, #112	@ 0x70
 8005bca:	ab1d      	add	r3, sp, #116	@ 0x74
 8005bcc:	9002      	str	r0, [sp, #8]
 8005bce:	9006      	str	r0, [sp, #24]
 8005bd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005bd4:	4809      	ldr	r0, [pc, #36]	@ (8005bfc <siprintf+0x38>)
 8005bd6:	9107      	str	r1, [sp, #28]
 8005bd8:	9104      	str	r1, [sp, #16]
 8005bda:	4909      	ldr	r1, [pc, #36]	@ (8005c00 <siprintf+0x3c>)
 8005bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005be0:	9105      	str	r1, [sp, #20]
 8005be2:	6800      	ldr	r0, [r0, #0]
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	a902      	add	r1, sp, #8
 8005be8:	f000 f89c 	bl	8005d24 <_svfiprintf_r>
 8005bec:	9b02      	ldr	r3, [sp, #8]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	701a      	strb	r2, [r3, #0]
 8005bf2:	b01c      	add	sp, #112	@ 0x70
 8005bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bf8:	b003      	add	sp, #12
 8005bfa:	4770      	bx	lr
 8005bfc:	2000000c 	.word	0x2000000c
 8005c00:	ffff0208 	.word	0xffff0208

08005c04 <memset>:
 8005c04:	4402      	add	r2, r0
 8005c06:	4603      	mov	r3, r0
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d100      	bne.n	8005c0e <memset+0xa>
 8005c0c:	4770      	bx	lr
 8005c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c12:	e7f9      	b.n	8005c08 <memset+0x4>

08005c14 <__errno>:
 8005c14:	4b01      	ldr	r3, [pc, #4]	@ (8005c1c <__errno+0x8>)
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	2000000c 	.word	0x2000000c

08005c20 <__libc_init_array>:
 8005c20:	b570      	push	{r4, r5, r6, lr}
 8005c22:	4d0d      	ldr	r5, [pc, #52]	@ (8005c58 <__libc_init_array+0x38>)
 8005c24:	4c0d      	ldr	r4, [pc, #52]	@ (8005c5c <__libc_init_array+0x3c>)
 8005c26:	1b64      	subs	r4, r4, r5
 8005c28:	10a4      	asrs	r4, r4, #2
 8005c2a:	2600      	movs	r6, #0
 8005c2c:	42a6      	cmp	r6, r4
 8005c2e:	d109      	bne.n	8005c44 <__libc_init_array+0x24>
 8005c30:	4d0b      	ldr	r5, [pc, #44]	@ (8005c60 <__libc_init_array+0x40>)
 8005c32:	4c0c      	ldr	r4, [pc, #48]	@ (8005c64 <__libc_init_array+0x44>)
 8005c34:	f000 fc66 	bl	8006504 <_init>
 8005c38:	1b64      	subs	r4, r4, r5
 8005c3a:	10a4      	asrs	r4, r4, #2
 8005c3c:	2600      	movs	r6, #0
 8005c3e:	42a6      	cmp	r6, r4
 8005c40:	d105      	bne.n	8005c4e <__libc_init_array+0x2e>
 8005c42:	bd70      	pop	{r4, r5, r6, pc}
 8005c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c48:	4798      	blx	r3
 8005c4a:	3601      	adds	r6, #1
 8005c4c:	e7ee      	b.n	8005c2c <__libc_init_array+0xc>
 8005c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c52:	4798      	blx	r3
 8005c54:	3601      	adds	r6, #1
 8005c56:	e7f2      	b.n	8005c3e <__libc_init_array+0x1e>
 8005c58:	080065f8 	.word	0x080065f8
 8005c5c:	080065f8 	.word	0x080065f8
 8005c60:	080065f8 	.word	0x080065f8
 8005c64:	080065fc 	.word	0x080065fc

08005c68 <__retarget_lock_acquire_recursive>:
 8005c68:	4770      	bx	lr

08005c6a <__retarget_lock_release_recursive>:
 8005c6a:	4770      	bx	lr

08005c6c <__ssputs_r>:
 8005c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c70:	688e      	ldr	r6, [r1, #8]
 8005c72:	461f      	mov	r7, r3
 8005c74:	42be      	cmp	r6, r7
 8005c76:	680b      	ldr	r3, [r1, #0]
 8005c78:	4682      	mov	sl, r0
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	4690      	mov	r8, r2
 8005c7e:	d82d      	bhi.n	8005cdc <__ssputs_r+0x70>
 8005c80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c88:	d026      	beq.n	8005cd8 <__ssputs_r+0x6c>
 8005c8a:	6965      	ldr	r5, [r4, #20]
 8005c8c:	6909      	ldr	r1, [r1, #16]
 8005c8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c92:	eba3 0901 	sub.w	r9, r3, r1
 8005c96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c9a:	1c7b      	adds	r3, r7, #1
 8005c9c:	444b      	add	r3, r9
 8005c9e:	106d      	asrs	r5, r5, #1
 8005ca0:	429d      	cmp	r5, r3
 8005ca2:	bf38      	it	cc
 8005ca4:	461d      	movcc	r5, r3
 8005ca6:	0553      	lsls	r3, r2, #21
 8005ca8:	d527      	bpl.n	8005cfa <__ssputs_r+0x8e>
 8005caa:	4629      	mov	r1, r5
 8005cac:	f000 f958 	bl	8005f60 <_malloc_r>
 8005cb0:	4606      	mov	r6, r0
 8005cb2:	b360      	cbz	r0, 8005d0e <__ssputs_r+0xa2>
 8005cb4:	6921      	ldr	r1, [r4, #16]
 8005cb6:	464a      	mov	r2, r9
 8005cb8:	f000 fbc4 	bl	8006444 <memcpy>
 8005cbc:	89a3      	ldrh	r3, [r4, #12]
 8005cbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005cc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cc6:	81a3      	strh	r3, [r4, #12]
 8005cc8:	6126      	str	r6, [r4, #16]
 8005cca:	6165      	str	r5, [r4, #20]
 8005ccc:	444e      	add	r6, r9
 8005cce:	eba5 0509 	sub.w	r5, r5, r9
 8005cd2:	6026      	str	r6, [r4, #0]
 8005cd4:	60a5      	str	r5, [r4, #8]
 8005cd6:	463e      	mov	r6, r7
 8005cd8:	42be      	cmp	r6, r7
 8005cda:	d900      	bls.n	8005cde <__ssputs_r+0x72>
 8005cdc:	463e      	mov	r6, r7
 8005cde:	6820      	ldr	r0, [r4, #0]
 8005ce0:	4632      	mov	r2, r6
 8005ce2:	4641      	mov	r1, r8
 8005ce4:	f000 fb84 	bl	80063f0 <memmove>
 8005ce8:	68a3      	ldr	r3, [r4, #8]
 8005cea:	1b9b      	subs	r3, r3, r6
 8005cec:	60a3      	str	r3, [r4, #8]
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	4433      	add	r3, r6
 8005cf2:	6023      	str	r3, [r4, #0]
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cfa:	462a      	mov	r2, r5
 8005cfc:	f000 fb4a 	bl	8006394 <_realloc_r>
 8005d00:	4606      	mov	r6, r0
 8005d02:	2800      	cmp	r0, #0
 8005d04:	d1e0      	bne.n	8005cc8 <__ssputs_r+0x5c>
 8005d06:	6921      	ldr	r1, [r4, #16]
 8005d08:	4650      	mov	r0, sl
 8005d0a:	f000 fba9 	bl	8006460 <_free_r>
 8005d0e:	230c      	movs	r3, #12
 8005d10:	f8ca 3000 	str.w	r3, [sl]
 8005d14:	89a3      	ldrh	r3, [r4, #12]
 8005d16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d1a:	81a3      	strh	r3, [r4, #12]
 8005d1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d20:	e7e9      	b.n	8005cf6 <__ssputs_r+0x8a>
	...

08005d24 <_svfiprintf_r>:
 8005d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d28:	4698      	mov	r8, r3
 8005d2a:	898b      	ldrh	r3, [r1, #12]
 8005d2c:	061b      	lsls	r3, r3, #24
 8005d2e:	b09d      	sub	sp, #116	@ 0x74
 8005d30:	4607      	mov	r7, r0
 8005d32:	460d      	mov	r5, r1
 8005d34:	4614      	mov	r4, r2
 8005d36:	d510      	bpl.n	8005d5a <_svfiprintf_r+0x36>
 8005d38:	690b      	ldr	r3, [r1, #16]
 8005d3a:	b973      	cbnz	r3, 8005d5a <_svfiprintf_r+0x36>
 8005d3c:	2140      	movs	r1, #64	@ 0x40
 8005d3e:	f000 f90f 	bl	8005f60 <_malloc_r>
 8005d42:	6028      	str	r0, [r5, #0]
 8005d44:	6128      	str	r0, [r5, #16]
 8005d46:	b930      	cbnz	r0, 8005d56 <_svfiprintf_r+0x32>
 8005d48:	230c      	movs	r3, #12
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d50:	b01d      	add	sp, #116	@ 0x74
 8005d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d56:	2340      	movs	r3, #64	@ 0x40
 8005d58:	616b      	str	r3, [r5, #20]
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d5e:	2320      	movs	r3, #32
 8005d60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d64:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d68:	2330      	movs	r3, #48	@ 0x30
 8005d6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f08 <_svfiprintf_r+0x1e4>
 8005d6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d72:	f04f 0901 	mov.w	r9, #1
 8005d76:	4623      	mov	r3, r4
 8005d78:	469a      	mov	sl, r3
 8005d7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d7e:	b10a      	cbz	r2, 8005d84 <_svfiprintf_r+0x60>
 8005d80:	2a25      	cmp	r2, #37	@ 0x25
 8005d82:	d1f9      	bne.n	8005d78 <_svfiprintf_r+0x54>
 8005d84:	ebba 0b04 	subs.w	fp, sl, r4
 8005d88:	d00b      	beq.n	8005da2 <_svfiprintf_r+0x7e>
 8005d8a:	465b      	mov	r3, fp
 8005d8c:	4622      	mov	r2, r4
 8005d8e:	4629      	mov	r1, r5
 8005d90:	4638      	mov	r0, r7
 8005d92:	f7ff ff6b 	bl	8005c6c <__ssputs_r>
 8005d96:	3001      	adds	r0, #1
 8005d98:	f000 80a7 	beq.w	8005eea <_svfiprintf_r+0x1c6>
 8005d9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d9e:	445a      	add	r2, fp
 8005da0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005da2:	f89a 3000 	ldrb.w	r3, [sl]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f000 809f 	beq.w	8005eea <_svfiprintf_r+0x1c6>
 8005dac:	2300      	movs	r3, #0
 8005dae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005db2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005db6:	f10a 0a01 	add.w	sl, sl, #1
 8005dba:	9304      	str	r3, [sp, #16]
 8005dbc:	9307      	str	r3, [sp, #28]
 8005dbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005dc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005dc4:	4654      	mov	r4, sl
 8005dc6:	2205      	movs	r2, #5
 8005dc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dcc:	484e      	ldr	r0, [pc, #312]	@ (8005f08 <_svfiprintf_r+0x1e4>)
 8005dce:	f7fa fa07 	bl	80001e0 <memchr>
 8005dd2:	9a04      	ldr	r2, [sp, #16]
 8005dd4:	b9d8      	cbnz	r0, 8005e0e <_svfiprintf_r+0xea>
 8005dd6:	06d0      	lsls	r0, r2, #27
 8005dd8:	bf44      	itt	mi
 8005dda:	2320      	movmi	r3, #32
 8005ddc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005de0:	0711      	lsls	r1, r2, #28
 8005de2:	bf44      	itt	mi
 8005de4:	232b      	movmi	r3, #43	@ 0x2b
 8005de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005dea:	f89a 3000 	ldrb.w	r3, [sl]
 8005dee:	2b2a      	cmp	r3, #42	@ 0x2a
 8005df0:	d015      	beq.n	8005e1e <_svfiprintf_r+0xfa>
 8005df2:	9a07      	ldr	r2, [sp, #28]
 8005df4:	4654      	mov	r4, sl
 8005df6:	2000      	movs	r0, #0
 8005df8:	f04f 0c0a 	mov.w	ip, #10
 8005dfc:	4621      	mov	r1, r4
 8005dfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e02:	3b30      	subs	r3, #48	@ 0x30
 8005e04:	2b09      	cmp	r3, #9
 8005e06:	d94b      	bls.n	8005ea0 <_svfiprintf_r+0x17c>
 8005e08:	b1b0      	cbz	r0, 8005e38 <_svfiprintf_r+0x114>
 8005e0a:	9207      	str	r2, [sp, #28]
 8005e0c:	e014      	b.n	8005e38 <_svfiprintf_r+0x114>
 8005e0e:	eba0 0308 	sub.w	r3, r0, r8
 8005e12:	fa09 f303 	lsl.w	r3, r9, r3
 8005e16:	4313      	orrs	r3, r2
 8005e18:	9304      	str	r3, [sp, #16]
 8005e1a:	46a2      	mov	sl, r4
 8005e1c:	e7d2      	b.n	8005dc4 <_svfiprintf_r+0xa0>
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	1d19      	adds	r1, r3, #4
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	9103      	str	r1, [sp, #12]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	bfbb      	ittet	lt
 8005e2a:	425b      	neglt	r3, r3
 8005e2c:	f042 0202 	orrlt.w	r2, r2, #2
 8005e30:	9307      	strge	r3, [sp, #28]
 8005e32:	9307      	strlt	r3, [sp, #28]
 8005e34:	bfb8      	it	lt
 8005e36:	9204      	strlt	r2, [sp, #16]
 8005e38:	7823      	ldrb	r3, [r4, #0]
 8005e3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e3c:	d10a      	bne.n	8005e54 <_svfiprintf_r+0x130>
 8005e3e:	7863      	ldrb	r3, [r4, #1]
 8005e40:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e42:	d132      	bne.n	8005eaa <_svfiprintf_r+0x186>
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	1d1a      	adds	r2, r3, #4
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	9203      	str	r2, [sp, #12]
 8005e4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e50:	3402      	adds	r4, #2
 8005e52:	9305      	str	r3, [sp, #20]
 8005e54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005f18 <_svfiprintf_r+0x1f4>
 8005e58:	7821      	ldrb	r1, [r4, #0]
 8005e5a:	2203      	movs	r2, #3
 8005e5c:	4650      	mov	r0, sl
 8005e5e:	f7fa f9bf 	bl	80001e0 <memchr>
 8005e62:	b138      	cbz	r0, 8005e74 <_svfiprintf_r+0x150>
 8005e64:	9b04      	ldr	r3, [sp, #16]
 8005e66:	eba0 000a 	sub.w	r0, r0, sl
 8005e6a:	2240      	movs	r2, #64	@ 0x40
 8005e6c:	4082      	lsls	r2, r0
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	3401      	adds	r4, #1
 8005e72:	9304      	str	r3, [sp, #16]
 8005e74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e78:	4824      	ldr	r0, [pc, #144]	@ (8005f0c <_svfiprintf_r+0x1e8>)
 8005e7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e7e:	2206      	movs	r2, #6
 8005e80:	f7fa f9ae 	bl	80001e0 <memchr>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	d036      	beq.n	8005ef6 <_svfiprintf_r+0x1d2>
 8005e88:	4b21      	ldr	r3, [pc, #132]	@ (8005f10 <_svfiprintf_r+0x1ec>)
 8005e8a:	bb1b      	cbnz	r3, 8005ed4 <_svfiprintf_r+0x1b0>
 8005e8c:	9b03      	ldr	r3, [sp, #12]
 8005e8e:	3307      	adds	r3, #7
 8005e90:	f023 0307 	bic.w	r3, r3, #7
 8005e94:	3308      	adds	r3, #8
 8005e96:	9303      	str	r3, [sp, #12]
 8005e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e9a:	4433      	add	r3, r6
 8005e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e9e:	e76a      	b.n	8005d76 <_svfiprintf_r+0x52>
 8005ea0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ea4:	460c      	mov	r4, r1
 8005ea6:	2001      	movs	r0, #1
 8005ea8:	e7a8      	b.n	8005dfc <_svfiprintf_r+0xd8>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	3401      	adds	r4, #1
 8005eae:	9305      	str	r3, [sp, #20]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f04f 0c0a 	mov.w	ip, #10
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ebc:	3a30      	subs	r2, #48	@ 0x30
 8005ebe:	2a09      	cmp	r2, #9
 8005ec0:	d903      	bls.n	8005eca <_svfiprintf_r+0x1a6>
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d0c6      	beq.n	8005e54 <_svfiprintf_r+0x130>
 8005ec6:	9105      	str	r1, [sp, #20]
 8005ec8:	e7c4      	b.n	8005e54 <_svfiprintf_r+0x130>
 8005eca:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ece:	4604      	mov	r4, r0
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e7f0      	b.n	8005eb6 <_svfiprintf_r+0x192>
 8005ed4:	ab03      	add	r3, sp, #12
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	462a      	mov	r2, r5
 8005eda:	4b0e      	ldr	r3, [pc, #56]	@ (8005f14 <_svfiprintf_r+0x1f0>)
 8005edc:	a904      	add	r1, sp, #16
 8005ede:	4638      	mov	r0, r7
 8005ee0:	f3af 8000 	nop.w
 8005ee4:	1c42      	adds	r2, r0, #1
 8005ee6:	4606      	mov	r6, r0
 8005ee8:	d1d6      	bne.n	8005e98 <_svfiprintf_r+0x174>
 8005eea:	89ab      	ldrh	r3, [r5, #12]
 8005eec:	065b      	lsls	r3, r3, #25
 8005eee:	f53f af2d 	bmi.w	8005d4c <_svfiprintf_r+0x28>
 8005ef2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ef4:	e72c      	b.n	8005d50 <_svfiprintf_r+0x2c>
 8005ef6:	ab03      	add	r3, sp, #12
 8005ef8:	9300      	str	r3, [sp, #0]
 8005efa:	462a      	mov	r2, r5
 8005efc:	4b05      	ldr	r3, [pc, #20]	@ (8005f14 <_svfiprintf_r+0x1f0>)
 8005efe:	a904      	add	r1, sp, #16
 8005f00:	4638      	mov	r0, r7
 8005f02:	f000 f91b 	bl	800613c <_printf_i>
 8005f06:	e7ed      	b.n	8005ee4 <_svfiprintf_r+0x1c0>
 8005f08:	080065bc 	.word	0x080065bc
 8005f0c:	080065c6 	.word	0x080065c6
 8005f10:	00000000 	.word	0x00000000
 8005f14:	08005c6d 	.word	0x08005c6d
 8005f18:	080065c2 	.word	0x080065c2

08005f1c <sbrk_aligned>:
 8005f1c:	b570      	push	{r4, r5, r6, lr}
 8005f1e:	4e0f      	ldr	r6, [pc, #60]	@ (8005f5c <sbrk_aligned+0x40>)
 8005f20:	460c      	mov	r4, r1
 8005f22:	6831      	ldr	r1, [r6, #0]
 8005f24:	4605      	mov	r5, r0
 8005f26:	b911      	cbnz	r1, 8005f2e <sbrk_aligned+0x12>
 8005f28:	f000 fa7c 	bl	8006424 <_sbrk_r>
 8005f2c:	6030      	str	r0, [r6, #0]
 8005f2e:	4621      	mov	r1, r4
 8005f30:	4628      	mov	r0, r5
 8005f32:	f000 fa77 	bl	8006424 <_sbrk_r>
 8005f36:	1c43      	adds	r3, r0, #1
 8005f38:	d103      	bne.n	8005f42 <sbrk_aligned+0x26>
 8005f3a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005f3e:	4620      	mov	r0, r4
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
 8005f42:	1cc4      	adds	r4, r0, #3
 8005f44:	f024 0403 	bic.w	r4, r4, #3
 8005f48:	42a0      	cmp	r0, r4
 8005f4a:	d0f8      	beq.n	8005f3e <sbrk_aligned+0x22>
 8005f4c:	1a21      	subs	r1, r4, r0
 8005f4e:	4628      	mov	r0, r5
 8005f50:	f000 fa68 	bl	8006424 <_sbrk_r>
 8005f54:	3001      	adds	r0, #1
 8005f56:	d1f2      	bne.n	8005f3e <sbrk_aligned+0x22>
 8005f58:	e7ef      	b.n	8005f3a <sbrk_aligned+0x1e>
 8005f5a:	bf00      	nop
 8005f5c:	20000330 	.word	0x20000330

08005f60 <_malloc_r>:
 8005f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f64:	1ccd      	adds	r5, r1, #3
 8005f66:	f025 0503 	bic.w	r5, r5, #3
 8005f6a:	3508      	adds	r5, #8
 8005f6c:	2d0c      	cmp	r5, #12
 8005f6e:	bf38      	it	cc
 8005f70:	250c      	movcc	r5, #12
 8005f72:	2d00      	cmp	r5, #0
 8005f74:	4606      	mov	r6, r0
 8005f76:	db01      	blt.n	8005f7c <_malloc_r+0x1c>
 8005f78:	42a9      	cmp	r1, r5
 8005f7a:	d904      	bls.n	8005f86 <_malloc_r+0x26>
 8005f7c:	230c      	movs	r3, #12
 8005f7e:	6033      	str	r3, [r6, #0]
 8005f80:	2000      	movs	r0, #0
 8005f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800605c <_malloc_r+0xfc>
 8005f8a:	f000 f9f7 	bl	800637c <__malloc_lock>
 8005f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f92:	461c      	mov	r4, r3
 8005f94:	bb44      	cbnz	r4, 8005fe8 <_malloc_r+0x88>
 8005f96:	4629      	mov	r1, r5
 8005f98:	4630      	mov	r0, r6
 8005f9a:	f7ff ffbf 	bl	8005f1c <sbrk_aligned>
 8005f9e:	1c43      	adds	r3, r0, #1
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	d158      	bne.n	8006056 <_malloc_r+0xf6>
 8005fa4:	f8d8 4000 	ldr.w	r4, [r8]
 8005fa8:	4627      	mov	r7, r4
 8005faa:	2f00      	cmp	r7, #0
 8005fac:	d143      	bne.n	8006036 <_malloc_r+0xd6>
 8005fae:	2c00      	cmp	r4, #0
 8005fb0:	d04b      	beq.n	800604a <_malloc_r+0xea>
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	4630      	mov	r0, r6
 8005fb8:	eb04 0903 	add.w	r9, r4, r3
 8005fbc:	f000 fa32 	bl	8006424 <_sbrk_r>
 8005fc0:	4581      	cmp	r9, r0
 8005fc2:	d142      	bne.n	800604a <_malloc_r+0xea>
 8005fc4:	6821      	ldr	r1, [r4, #0]
 8005fc6:	1a6d      	subs	r5, r5, r1
 8005fc8:	4629      	mov	r1, r5
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f7ff ffa6 	bl	8005f1c <sbrk_aligned>
 8005fd0:	3001      	adds	r0, #1
 8005fd2:	d03a      	beq.n	800604a <_malloc_r+0xea>
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	442b      	add	r3, r5
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	f8d8 3000 	ldr.w	r3, [r8]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	bb62      	cbnz	r2, 800603c <_malloc_r+0xdc>
 8005fe2:	f8c8 7000 	str.w	r7, [r8]
 8005fe6:	e00f      	b.n	8006008 <_malloc_r+0xa8>
 8005fe8:	6822      	ldr	r2, [r4, #0]
 8005fea:	1b52      	subs	r2, r2, r5
 8005fec:	d420      	bmi.n	8006030 <_malloc_r+0xd0>
 8005fee:	2a0b      	cmp	r2, #11
 8005ff0:	d917      	bls.n	8006022 <_malloc_r+0xc2>
 8005ff2:	1961      	adds	r1, r4, r5
 8005ff4:	42a3      	cmp	r3, r4
 8005ff6:	6025      	str	r5, [r4, #0]
 8005ff8:	bf18      	it	ne
 8005ffa:	6059      	strne	r1, [r3, #4]
 8005ffc:	6863      	ldr	r3, [r4, #4]
 8005ffe:	bf08      	it	eq
 8006000:	f8c8 1000 	streq.w	r1, [r8]
 8006004:	5162      	str	r2, [r4, r5]
 8006006:	604b      	str	r3, [r1, #4]
 8006008:	4630      	mov	r0, r6
 800600a:	f000 f9bd 	bl	8006388 <__malloc_unlock>
 800600e:	f104 000b 	add.w	r0, r4, #11
 8006012:	1d23      	adds	r3, r4, #4
 8006014:	f020 0007 	bic.w	r0, r0, #7
 8006018:	1ac2      	subs	r2, r0, r3
 800601a:	bf1c      	itt	ne
 800601c:	1a1b      	subne	r3, r3, r0
 800601e:	50a3      	strne	r3, [r4, r2]
 8006020:	e7af      	b.n	8005f82 <_malloc_r+0x22>
 8006022:	6862      	ldr	r2, [r4, #4]
 8006024:	42a3      	cmp	r3, r4
 8006026:	bf0c      	ite	eq
 8006028:	f8c8 2000 	streq.w	r2, [r8]
 800602c:	605a      	strne	r2, [r3, #4]
 800602e:	e7eb      	b.n	8006008 <_malloc_r+0xa8>
 8006030:	4623      	mov	r3, r4
 8006032:	6864      	ldr	r4, [r4, #4]
 8006034:	e7ae      	b.n	8005f94 <_malloc_r+0x34>
 8006036:	463c      	mov	r4, r7
 8006038:	687f      	ldr	r7, [r7, #4]
 800603a:	e7b6      	b.n	8005faa <_malloc_r+0x4a>
 800603c:	461a      	mov	r2, r3
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	42a3      	cmp	r3, r4
 8006042:	d1fb      	bne.n	800603c <_malloc_r+0xdc>
 8006044:	2300      	movs	r3, #0
 8006046:	6053      	str	r3, [r2, #4]
 8006048:	e7de      	b.n	8006008 <_malloc_r+0xa8>
 800604a:	230c      	movs	r3, #12
 800604c:	6033      	str	r3, [r6, #0]
 800604e:	4630      	mov	r0, r6
 8006050:	f000 f99a 	bl	8006388 <__malloc_unlock>
 8006054:	e794      	b.n	8005f80 <_malloc_r+0x20>
 8006056:	6005      	str	r5, [r0, #0]
 8006058:	e7d6      	b.n	8006008 <_malloc_r+0xa8>
 800605a:	bf00      	nop
 800605c:	20000334 	.word	0x20000334

08006060 <_printf_common>:
 8006060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006064:	4616      	mov	r6, r2
 8006066:	4698      	mov	r8, r3
 8006068:	688a      	ldr	r2, [r1, #8]
 800606a:	690b      	ldr	r3, [r1, #16]
 800606c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006070:	4293      	cmp	r3, r2
 8006072:	bfb8      	it	lt
 8006074:	4613      	movlt	r3, r2
 8006076:	6033      	str	r3, [r6, #0]
 8006078:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800607c:	4607      	mov	r7, r0
 800607e:	460c      	mov	r4, r1
 8006080:	b10a      	cbz	r2, 8006086 <_printf_common+0x26>
 8006082:	3301      	adds	r3, #1
 8006084:	6033      	str	r3, [r6, #0]
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	0699      	lsls	r1, r3, #26
 800608a:	bf42      	ittt	mi
 800608c:	6833      	ldrmi	r3, [r6, #0]
 800608e:	3302      	addmi	r3, #2
 8006090:	6033      	strmi	r3, [r6, #0]
 8006092:	6825      	ldr	r5, [r4, #0]
 8006094:	f015 0506 	ands.w	r5, r5, #6
 8006098:	d106      	bne.n	80060a8 <_printf_common+0x48>
 800609a:	f104 0a19 	add.w	sl, r4, #25
 800609e:	68e3      	ldr	r3, [r4, #12]
 80060a0:	6832      	ldr	r2, [r6, #0]
 80060a2:	1a9b      	subs	r3, r3, r2
 80060a4:	42ab      	cmp	r3, r5
 80060a6:	dc26      	bgt.n	80060f6 <_printf_common+0x96>
 80060a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060ac:	6822      	ldr	r2, [r4, #0]
 80060ae:	3b00      	subs	r3, #0
 80060b0:	bf18      	it	ne
 80060b2:	2301      	movne	r3, #1
 80060b4:	0692      	lsls	r2, r2, #26
 80060b6:	d42b      	bmi.n	8006110 <_printf_common+0xb0>
 80060b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060bc:	4641      	mov	r1, r8
 80060be:	4638      	mov	r0, r7
 80060c0:	47c8      	blx	r9
 80060c2:	3001      	adds	r0, #1
 80060c4:	d01e      	beq.n	8006104 <_printf_common+0xa4>
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	6922      	ldr	r2, [r4, #16]
 80060ca:	f003 0306 	and.w	r3, r3, #6
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	bf02      	ittt	eq
 80060d2:	68e5      	ldreq	r5, [r4, #12]
 80060d4:	6833      	ldreq	r3, [r6, #0]
 80060d6:	1aed      	subeq	r5, r5, r3
 80060d8:	68a3      	ldr	r3, [r4, #8]
 80060da:	bf0c      	ite	eq
 80060dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060e0:	2500      	movne	r5, #0
 80060e2:	4293      	cmp	r3, r2
 80060e4:	bfc4      	itt	gt
 80060e6:	1a9b      	subgt	r3, r3, r2
 80060e8:	18ed      	addgt	r5, r5, r3
 80060ea:	2600      	movs	r6, #0
 80060ec:	341a      	adds	r4, #26
 80060ee:	42b5      	cmp	r5, r6
 80060f0:	d11a      	bne.n	8006128 <_printf_common+0xc8>
 80060f2:	2000      	movs	r0, #0
 80060f4:	e008      	b.n	8006108 <_printf_common+0xa8>
 80060f6:	2301      	movs	r3, #1
 80060f8:	4652      	mov	r2, sl
 80060fa:	4641      	mov	r1, r8
 80060fc:	4638      	mov	r0, r7
 80060fe:	47c8      	blx	r9
 8006100:	3001      	adds	r0, #1
 8006102:	d103      	bne.n	800610c <_printf_common+0xac>
 8006104:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610c:	3501      	adds	r5, #1
 800610e:	e7c6      	b.n	800609e <_printf_common+0x3e>
 8006110:	18e1      	adds	r1, r4, r3
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	2030      	movs	r0, #48	@ 0x30
 8006116:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800611a:	4422      	add	r2, r4
 800611c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006120:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006124:	3302      	adds	r3, #2
 8006126:	e7c7      	b.n	80060b8 <_printf_common+0x58>
 8006128:	2301      	movs	r3, #1
 800612a:	4622      	mov	r2, r4
 800612c:	4641      	mov	r1, r8
 800612e:	4638      	mov	r0, r7
 8006130:	47c8      	blx	r9
 8006132:	3001      	adds	r0, #1
 8006134:	d0e6      	beq.n	8006104 <_printf_common+0xa4>
 8006136:	3601      	adds	r6, #1
 8006138:	e7d9      	b.n	80060ee <_printf_common+0x8e>
	...

0800613c <_printf_i>:
 800613c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006140:	7e0f      	ldrb	r7, [r1, #24]
 8006142:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006144:	2f78      	cmp	r7, #120	@ 0x78
 8006146:	4691      	mov	r9, r2
 8006148:	4680      	mov	r8, r0
 800614a:	460c      	mov	r4, r1
 800614c:	469a      	mov	sl, r3
 800614e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006152:	d807      	bhi.n	8006164 <_printf_i+0x28>
 8006154:	2f62      	cmp	r7, #98	@ 0x62
 8006156:	d80a      	bhi.n	800616e <_printf_i+0x32>
 8006158:	2f00      	cmp	r7, #0
 800615a:	f000 80d2 	beq.w	8006302 <_printf_i+0x1c6>
 800615e:	2f58      	cmp	r7, #88	@ 0x58
 8006160:	f000 80b9 	beq.w	80062d6 <_printf_i+0x19a>
 8006164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006168:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800616c:	e03a      	b.n	80061e4 <_printf_i+0xa8>
 800616e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006172:	2b15      	cmp	r3, #21
 8006174:	d8f6      	bhi.n	8006164 <_printf_i+0x28>
 8006176:	a101      	add	r1, pc, #4	@ (adr r1, 800617c <_printf_i+0x40>)
 8006178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800617c:	080061d5 	.word	0x080061d5
 8006180:	080061e9 	.word	0x080061e9
 8006184:	08006165 	.word	0x08006165
 8006188:	08006165 	.word	0x08006165
 800618c:	08006165 	.word	0x08006165
 8006190:	08006165 	.word	0x08006165
 8006194:	080061e9 	.word	0x080061e9
 8006198:	08006165 	.word	0x08006165
 800619c:	08006165 	.word	0x08006165
 80061a0:	08006165 	.word	0x08006165
 80061a4:	08006165 	.word	0x08006165
 80061a8:	080062e9 	.word	0x080062e9
 80061ac:	08006213 	.word	0x08006213
 80061b0:	080062a3 	.word	0x080062a3
 80061b4:	08006165 	.word	0x08006165
 80061b8:	08006165 	.word	0x08006165
 80061bc:	0800630b 	.word	0x0800630b
 80061c0:	08006165 	.word	0x08006165
 80061c4:	08006213 	.word	0x08006213
 80061c8:	08006165 	.word	0x08006165
 80061cc:	08006165 	.word	0x08006165
 80061d0:	080062ab 	.word	0x080062ab
 80061d4:	6833      	ldr	r3, [r6, #0]
 80061d6:	1d1a      	adds	r2, r3, #4
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6032      	str	r2, [r6, #0]
 80061dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80061e4:	2301      	movs	r3, #1
 80061e6:	e09d      	b.n	8006324 <_printf_i+0x1e8>
 80061e8:	6833      	ldr	r3, [r6, #0]
 80061ea:	6820      	ldr	r0, [r4, #0]
 80061ec:	1d19      	adds	r1, r3, #4
 80061ee:	6031      	str	r1, [r6, #0]
 80061f0:	0606      	lsls	r6, r0, #24
 80061f2:	d501      	bpl.n	80061f8 <_printf_i+0xbc>
 80061f4:	681d      	ldr	r5, [r3, #0]
 80061f6:	e003      	b.n	8006200 <_printf_i+0xc4>
 80061f8:	0645      	lsls	r5, r0, #25
 80061fa:	d5fb      	bpl.n	80061f4 <_printf_i+0xb8>
 80061fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006200:	2d00      	cmp	r5, #0
 8006202:	da03      	bge.n	800620c <_printf_i+0xd0>
 8006204:	232d      	movs	r3, #45	@ 0x2d
 8006206:	426d      	negs	r5, r5
 8006208:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800620c:	4859      	ldr	r0, [pc, #356]	@ (8006374 <_printf_i+0x238>)
 800620e:	230a      	movs	r3, #10
 8006210:	e011      	b.n	8006236 <_printf_i+0xfa>
 8006212:	6821      	ldr	r1, [r4, #0]
 8006214:	6833      	ldr	r3, [r6, #0]
 8006216:	0608      	lsls	r0, r1, #24
 8006218:	f853 5b04 	ldr.w	r5, [r3], #4
 800621c:	d402      	bmi.n	8006224 <_printf_i+0xe8>
 800621e:	0649      	lsls	r1, r1, #25
 8006220:	bf48      	it	mi
 8006222:	b2ad      	uxthmi	r5, r5
 8006224:	2f6f      	cmp	r7, #111	@ 0x6f
 8006226:	4853      	ldr	r0, [pc, #332]	@ (8006374 <_printf_i+0x238>)
 8006228:	6033      	str	r3, [r6, #0]
 800622a:	bf14      	ite	ne
 800622c:	230a      	movne	r3, #10
 800622e:	2308      	moveq	r3, #8
 8006230:	2100      	movs	r1, #0
 8006232:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006236:	6866      	ldr	r6, [r4, #4]
 8006238:	60a6      	str	r6, [r4, #8]
 800623a:	2e00      	cmp	r6, #0
 800623c:	bfa2      	ittt	ge
 800623e:	6821      	ldrge	r1, [r4, #0]
 8006240:	f021 0104 	bicge.w	r1, r1, #4
 8006244:	6021      	strge	r1, [r4, #0]
 8006246:	b90d      	cbnz	r5, 800624c <_printf_i+0x110>
 8006248:	2e00      	cmp	r6, #0
 800624a:	d04b      	beq.n	80062e4 <_printf_i+0x1a8>
 800624c:	4616      	mov	r6, r2
 800624e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006252:	fb03 5711 	mls	r7, r3, r1, r5
 8006256:	5dc7      	ldrb	r7, [r0, r7]
 8006258:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800625c:	462f      	mov	r7, r5
 800625e:	42bb      	cmp	r3, r7
 8006260:	460d      	mov	r5, r1
 8006262:	d9f4      	bls.n	800624e <_printf_i+0x112>
 8006264:	2b08      	cmp	r3, #8
 8006266:	d10b      	bne.n	8006280 <_printf_i+0x144>
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	07df      	lsls	r7, r3, #31
 800626c:	d508      	bpl.n	8006280 <_printf_i+0x144>
 800626e:	6923      	ldr	r3, [r4, #16]
 8006270:	6861      	ldr	r1, [r4, #4]
 8006272:	4299      	cmp	r1, r3
 8006274:	bfde      	ittt	le
 8006276:	2330      	movle	r3, #48	@ 0x30
 8006278:	f806 3c01 	strble.w	r3, [r6, #-1]
 800627c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006280:	1b92      	subs	r2, r2, r6
 8006282:	6122      	str	r2, [r4, #16]
 8006284:	f8cd a000 	str.w	sl, [sp]
 8006288:	464b      	mov	r3, r9
 800628a:	aa03      	add	r2, sp, #12
 800628c:	4621      	mov	r1, r4
 800628e:	4640      	mov	r0, r8
 8006290:	f7ff fee6 	bl	8006060 <_printf_common>
 8006294:	3001      	adds	r0, #1
 8006296:	d14a      	bne.n	800632e <_printf_i+0x1f2>
 8006298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800629c:	b004      	add	sp, #16
 800629e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	f043 0320 	orr.w	r3, r3, #32
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	4833      	ldr	r0, [pc, #204]	@ (8006378 <_printf_i+0x23c>)
 80062ac:	2778      	movs	r7, #120	@ 0x78
 80062ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	6831      	ldr	r1, [r6, #0]
 80062b6:	061f      	lsls	r7, r3, #24
 80062b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80062bc:	d402      	bmi.n	80062c4 <_printf_i+0x188>
 80062be:	065f      	lsls	r7, r3, #25
 80062c0:	bf48      	it	mi
 80062c2:	b2ad      	uxthmi	r5, r5
 80062c4:	6031      	str	r1, [r6, #0]
 80062c6:	07d9      	lsls	r1, r3, #31
 80062c8:	bf44      	itt	mi
 80062ca:	f043 0320 	orrmi.w	r3, r3, #32
 80062ce:	6023      	strmi	r3, [r4, #0]
 80062d0:	b11d      	cbz	r5, 80062da <_printf_i+0x19e>
 80062d2:	2310      	movs	r3, #16
 80062d4:	e7ac      	b.n	8006230 <_printf_i+0xf4>
 80062d6:	4827      	ldr	r0, [pc, #156]	@ (8006374 <_printf_i+0x238>)
 80062d8:	e7e9      	b.n	80062ae <_printf_i+0x172>
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	f023 0320 	bic.w	r3, r3, #32
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	e7f6      	b.n	80062d2 <_printf_i+0x196>
 80062e4:	4616      	mov	r6, r2
 80062e6:	e7bd      	b.n	8006264 <_printf_i+0x128>
 80062e8:	6833      	ldr	r3, [r6, #0]
 80062ea:	6825      	ldr	r5, [r4, #0]
 80062ec:	6961      	ldr	r1, [r4, #20]
 80062ee:	1d18      	adds	r0, r3, #4
 80062f0:	6030      	str	r0, [r6, #0]
 80062f2:	062e      	lsls	r6, r5, #24
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	d501      	bpl.n	80062fc <_printf_i+0x1c0>
 80062f8:	6019      	str	r1, [r3, #0]
 80062fa:	e002      	b.n	8006302 <_printf_i+0x1c6>
 80062fc:	0668      	lsls	r0, r5, #25
 80062fe:	d5fb      	bpl.n	80062f8 <_printf_i+0x1bc>
 8006300:	8019      	strh	r1, [r3, #0]
 8006302:	2300      	movs	r3, #0
 8006304:	6123      	str	r3, [r4, #16]
 8006306:	4616      	mov	r6, r2
 8006308:	e7bc      	b.n	8006284 <_printf_i+0x148>
 800630a:	6833      	ldr	r3, [r6, #0]
 800630c:	1d1a      	adds	r2, r3, #4
 800630e:	6032      	str	r2, [r6, #0]
 8006310:	681e      	ldr	r6, [r3, #0]
 8006312:	6862      	ldr	r2, [r4, #4]
 8006314:	2100      	movs	r1, #0
 8006316:	4630      	mov	r0, r6
 8006318:	f7f9 ff62 	bl	80001e0 <memchr>
 800631c:	b108      	cbz	r0, 8006322 <_printf_i+0x1e6>
 800631e:	1b80      	subs	r0, r0, r6
 8006320:	6060      	str	r0, [r4, #4]
 8006322:	6863      	ldr	r3, [r4, #4]
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	2300      	movs	r3, #0
 8006328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800632c:	e7aa      	b.n	8006284 <_printf_i+0x148>
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	4632      	mov	r2, r6
 8006332:	4649      	mov	r1, r9
 8006334:	4640      	mov	r0, r8
 8006336:	47d0      	blx	sl
 8006338:	3001      	adds	r0, #1
 800633a:	d0ad      	beq.n	8006298 <_printf_i+0x15c>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	079b      	lsls	r3, r3, #30
 8006340:	d413      	bmi.n	800636a <_printf_i+0x22e>
 8006342:	68e0      	ldr	r0, [r4, #12]
 8006344:	9b03      	ldr	r3, [sp, #12]
 8006346:	4298      	cmp	r0, r3
 8006348:	bfb8      	it	lt
 800634a:	4618      	movlt	r0, r3
 800634c:	e7a6      	b.n	800629c <_printf_i+0x160>
 800634e:	2301      	movs	r3, #1
 8006350:	4632      	mov	r2, r6
 8006352:	4649      	mov	r1, r9
 8006354:	4640      	mov	r0, r8
 8006356:	47d0      	blx	sl
 8006358:	3001      	adds	r0, #1
 800635a:	d09d      	beq.n	8006298 <_printf_i+0x15c>
 800635c:	3501      	adds	r5, #1
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	9903      	ldr	r1, [sp, #12]
 8006362:	1a5b      	subs	r3, r3, r1
 8006364:	42ab      	cmp	r3, r5
 8006366:	dcf2      	bgt.n	800634e <_printf_i+0x212>
 8006368:	e7eb      	b.n	8006342 <_printf_i+0x206>
 800636a:	2500      	movs	r5, #0
 800636c:	f104 0619 	add.w	r6, r4, #25
 8006370:	e7f5      	b.n	800635e <_printf_i+0x222>
 8006372:	bf00      	nop
 8006374:	080065cd 	.word	0x080065cd
 8006378:	080065de 	.word	0x080065de

0800637c <__malloc_lock>:
 800637c:	4801      	ldr	r0, [pc, #4]	@ (8006384 <__malloc_lock+0x8>)
 800637e:	f7ff bc73 	b.w	8005c68 <__retarget_lock_acquire_recursive>
 8006382:	bf00      	nop
 8006384:	2000032c 	.word	0x2000032c

08006388 <__malloc_unlock>:
 8006388:	4801      	ldr	r0, [pc, #4]	@ (8006390 <__malloc_unlock+0x8>)
 800638a:	f7ff bc6e 	b.w	8005c6a <__retarget_lock_release_recursive>
 800638e:	bf00      	nop
 8006390:	2000032c 	.word	0x2000032c

08006394 <_realloc_r>:
 8006394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006398:	4680      	mov	r8, r0
 800639a:	4615      	mov	r5, r2
 800639c:	460c      	mov	r4, r1
 800639e:	b921      	cbnz	r1, 80063aa <_realloc_r+0x16>
 80063a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063a4:	4611      	mov	r1, r2
 80063a6:	f7ff bddb 	b.w	8005f60 <_malloc_r>
 80063aa:	b92a      	cbnz	r2, 80063b8 <_realloc_r+0x24>
 80063ac:	f000 f858 	bl	8006460 <_free_r>
 80063b0:	2400      	movs	r4, #0
 80063b2:	4620      	mov	r0, r4
 80063b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b8:	f000 f89c 	bl	80064f4 <_malloc_usable_size_r>
 80063bc:	4285      	cmp	r5, r0
 80063be:	4606      	mov	r6, r0
 80063c0:	d802      	bhi.n	80063c8 <_realloc_r+0x34>
 80063c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80063c6:	d8f4      	bhi.n	80063b2 <_realloc_r+0x1e>
 80063c8:	4629      	mov	r1, r5
 80063ca:	4640      	mov	r0, r8
 80063cc:	f7ff fdc8 	bl	8005f60 <_malloc_r>
 80063d0:	4607      	mov	r7, r0
 80063d2:	2800      	cmp	r0, #0
 80063d4:	d0ec      	beq.n	80063b0 <_realloc_r+0x1c>
 80063d6:	42b5      	cmp	r5, r6
 80063d8:	462a      	mov	r2, r5
 80063da:	4621      	mov	r1, r4
 80063dc:	bf28      	it	cs
 80063de:	4632      	movcs	r2, r6
 80063e0:	f000 f830 	bl	8006444 <memcpy>
 80063e4:	4621      	mov	r1, r4
 80063e6:	4640      	mov	r0, r8
 80063e8:	f000 f83a 	bl	8006460 <_free_r>
 80063ec:	463c      	mov	r4, r7
 80063ee:	e7e0      	b.n	80063b2 <_realloc_r+0x1e>

080063f0 <memmove>:
 80063f0:	4288      	cmp	r0, r1
 80063f2:	b510      	push	{r4, lr}
 80063f4:	eb01 0402 	add.w	r4, r1, r2
 80063f8:	d902      	bls.n	8006400 <memmove+0x10>
 80063fa:	4284      	cmp	r4, r0
 80063fc:	4623      	mov	r3, r4
 80063fe:	d807      	bhi.n	8006410 <memmove+0x20>
 8006400:	1e43      	subs	r3, r0, #1
 8006402:	42a1      	cmp	r1, r4
 8006404:	d008      	beq.n	8006418 <memmove+0x28>
 8006406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800640a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800640e:	e7f8      	b.n	8006402 <memmove+0x12>
 8006410:	4402      	add	r2, r0
 8006412:	4601      	mov	r1, r0
 8006414:	428a      	cmp	r2, r1
 8006416:	d100      	bne.n	800641a <memmove+0x2a>
 8006418:	bd10      	pop	{r4, pc}
 800641a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800641e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006422:	e7f7      	b.n	8006414 <memmove+0x24>

08006424 <_sbrk_r>:
 8006424:	b538      	push	{r3, r4, r5, lr}
 8006426:	4d06      	ldr	r5, [pc, #24]	@ (8006440 <_sbrk_r+0x1c>)
 8006428:	2300      	movs	r3, #0
 800642a:	4604      	mov	r4, r0
 800642c:	4608      	mov	r0, r1
 800642e:	602b      	str	r3, [r5, #0]
 8006430:	f7fa fc68 	bl	8000d04 <_sbrk>
 8006434:	1c43      	adds	r3, r0, #1
 8006436:	d102      	bne.n	800643e <_sbrk_r+0x1a>
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	b103      	cbz	r3, 800643e <_sbrk_r+0x1a>
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	bd38      	pop	{r3, r4, r5, pc}
 8006440:	20000338 	.word	0x20000338

08006444 <memcpy>:
 8006444:	440a      	add	r2, r1
 8006446:	4291      	cmp	r1, r2
 8006448:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800644c:	d100      	bne.n	8006450 <memcpy+0xc>
 800644e:	4770      	bx	lr
 8006450:	b510      	push	{r4, lr}
 8006452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006456:	f803 4f01 	strb.w	r4, [r3, #1]!
 800645a:	4291      	cmp	r1, r2
 800645c:	d1f9      	bne.n	8006452 <memcpy+0xe>
 800645e:	bd10      	pop	{r4, pc}

08006460 <_free_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4605      	mov	r5, r0
 8006464:	2900      	cmp	r1, #0
 8006466:	d041      	beq.n	80064ec <_free_r+0x8c>
 8006468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800646c:	1f0c      	subs	r4, r1, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	bfb8      	it	lt
 8006472:	18e4      	addlt	r4, r4, r3
 8006474:	f7ff ff82 	bl	800637c <__malloc_lock>
 8006478:	4a1d      	ldr	r2, [pc, #116]	@ (80064f0 <_free_r+0x90>)
 800647a:	6813      	ldr	r3, [r2, #0]
 800647c:	b933      	cbnz	r3, 800648c <_free_r+0x2c>
 800647e:	6063      	str	r3, [r4, #4]
 8006480:	6014      	str	r4, [r2, #0]
 8006482:	4628      	mov	r0, r5
 8006484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006488:	f7ff bf7e 	b.w	8006388 <__malloc_unlock>
 800648c:	42a3      	cmp	r3, r4
 800648e:	d908      	bls.n	80064a2 <_free_r+0x42>
 8006490:	6820      	ldr	r0, [r4, #0]
 8006492:	1821      	adds	r1, r4, r0
 8006494:	428b      	cmp	r3, r1
 8006496:	bf01      	itttt	eq
 8006498:	6819      	ldreq	r1, [r3, #0]
 800649a:	685b      	ldreq	r3, [r3, #4]
 800649c:	1809      	addeq	r1, r1, r0
 800649e:	6021      	streq	r1, [r4, #0]
 80064a0:	e7ed      	b.n	800647e <_free_r+0x1e>
 80064a2:	461a      	mov	r2, r3
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	b10b      	cbz	r3, 80064ac <_free_r+0x4c>
 80064a8:	42a3      	cmp	r3, r4
 80064aa:	d9fa      	bls.n	80064a2 <_free_r+0x42>
 80064ac:	6811      	ldr	r1, [r2, #0]
 80064ae:	1850      	adds	r0, r2, r1
 80064b0:	42a0      	cmp	r0, r4
 80064b2:	d10b      	bne.n	80064cc <_free_r+0x6c>
 80064b4:	6820      	ldr	r0, [r4, #0]
 80064b6:	4401      	add	r1, r0
 80064b8:	1850      	adds	r0, r2, r1
 80064ba:	4283      	cmp	r3, r0
 80064bc:	6011      	str	r1, [r2, #0]
 80064be:	d1e0      	bne.n	8006482 <_free_r+0x22>
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	6053      	str	r3, [r2, #4]
 80064c6:	4408      	add	r0, r1
 80064c8:	6010      	str	r0, [r2, #0]
 80064ca:	e7da      	b.n	8006482 <_free_r+0x22>
 80064cc:	d902      	bls.n	80064d4 <_free_r+0x74>
 80064ce:	230c      	movs	r3, #12
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	e7d6      	b.n	8006482 <_free_r+0x22>
 80064d4:	6820      	ldr	r0, [r4, #0]
 80064d6:	1821      	adds	r1, r4, r0
 80064d8:	428b      	cmp	r3, r1
 80064da:	bf04      	itt	eq
 80064dc:	6819      	ldreq	r1, [r3, #0]
 80064de:	685b      	ldreq	r3, [r3, #4]
 80064e0:	6063      	str	r3, [r4, #4]
 80064e2:	bf04      	itt	eq
 80064e4:	1809      	addeq	r1, r1, r0
 80064e6:	6021      	streq	r1, [r4, #0]
 80064e8:	6054      	str	r4, [r2, #4]
 80064ea:	e7ca      	b.n	8006482 <_free_r+0x22>
 80064ec:	bd38      	pop	{r3, r4, r5, pc}
 80064ee:	bf00      	nop
 80064f0:	20000334 	.word	0x20000334

080064f4 <_malloc_usable_size_r>:
 80064f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064f8:	1f18      	subs	r0, r3, #4
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	bfbc      	itt	lt
 80064fe:	580b      	ldrlt	r3, [r1, r0]
 8006500:	18c0      	addlt	r0, r0, r3
 8006502:	4770      	bx	lr

08006504 <_init>:
 8006504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006506:	bf00      	nop
 8006508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800650a:	bc08      	pop	{r3}
 800650c:	469e      	mov	lr, r3
 800650e:	4770      	bx	lr

08006510 <_fini>:
 8006510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006512:	bf00      	nop
 8006514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006516:	bc08      	pop	{r3}
 8006518:	469e      	mov	lr, r3
 800651a:	4770      	bx	lr
