
---------- Begin Simulation Statistics ----------
final_tick                                 4927561000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136599                       # Simulator instruction rate (inst/s)
host_mem_usage                                8737416                       # Number of bytes of host memory used
host_op_rate                                   258578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.52                       # Real time elapsed on the host
host_tick_rate                               79900381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003877                       # Number of seconds simulated
sim_ticks                                  3877013500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7456253                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4499427                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.377710                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.377710                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            807348                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           456738                       # number of floating regfile writes
system.switch_cpus.idleCycles                  571944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       199915                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1395723                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.842698                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2686405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             861262                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1355353                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2043928                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1271                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       994803                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16298585                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1825143                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       340932                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14288333                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        116568                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         156852                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        130747                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          906                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       131023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        68892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17296199                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              14081465                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.586506                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10144323                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.816020                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               14166711                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20129030                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11060503                       # number of integer regfile writes
system.switch_cpus.ipc                       0.725842                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.725842                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       534650      3.65%      3.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10901559     74.52%     78.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        12164      0.08%     78.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         29387      0.20%     78.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        23543      0.16%     78.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1941      0.01%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        12133      0.08%     78.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        96968      0.66%     79.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         3635      0.02%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        91511      0.63%     80.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       116106      0.79%     80.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8676      0.06%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           60      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1726935     11.80%     92.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       826525      5.65%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       178588      1.22%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64822      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14629265                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          656581                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1292919                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       565987                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1082640                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              236049                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016135                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          179228     75.93%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             6      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              5      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           4376      1.85%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             10      0.00%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           2944      1.25%     79.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2669      1.13%     80.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          292      0.12%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15325      6.49%     86.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13177      5.58%     92.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        13135      5.56%     97.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4882      2.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13674083                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35421014                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13515478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20729199                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16296276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          14629265                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5512426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        37271                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      7076608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7182083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.036911                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.442868                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3450967     48.05%     48.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       500717      6.97%     55.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       594410      8.28%     63.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       616964      8.59%     71.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       579275      8.07%     79.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       508468      7.08%     87.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       479022      6.67%     93.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       262816      3.66%     97.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       189444      2.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7182083                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.886667                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        66163                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        63955                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2043928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       994803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5738299                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  7754027                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    8238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          129                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        56501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       113371                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1239                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2243951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2243951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2247086                       # number of overall hits
system.cpu.dcache.overall_hits::total         2247086                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        99093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99093                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        99146                       # number of overall misses
system.cpu.dcache.overall_misses::total         99146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5909692498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5909692498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5909692498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5909692498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2343044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2346232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2346232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.042292                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.042258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59637.840191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59637.840191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59605.959877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59605.959877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191521                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          441                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2804                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.302782                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13996                       # number of writebacks
system.cpu.dcache.writebacks::total             13996                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32510                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1919164498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1919164498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1920402498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1920402498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013856                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59073.026902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59073.026902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59071.131898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59071.131898                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1563778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1563778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5348845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5348845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1654936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1654936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.055082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58676.638364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58676.638364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        66589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1366905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1366905000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55635.353494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55635.353494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    560847498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    560847498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70680.213989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70680.213989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7919                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    552259498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    552259498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69738.539967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69738.539967                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.016625                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016625                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1238000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1238000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.006901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006901                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2494811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.449746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    24.845183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   999.154817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.024263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.975737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4724950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4724950                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1384175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1384175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1384175                       # number of overall hits
system.cpu.icache.overall_hits::total         1384175                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        28347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        28347                       # number of overall misses
system.cpu.icache.overall_misses::total         28347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    983940500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    983940500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    983940500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    983940500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1412522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1412522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1412522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1412522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.020068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.020068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 34710.569020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34710.569020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 34710.569020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34710.569020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2601                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.020000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24003                       # number of writebacks
system.cpu.icache.writebacks::total             24003                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3975                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3975                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3975                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3975                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        24372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        24372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    802369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    802369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    802369000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    802369000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.017254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.017254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 32921.754472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32921.754472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 32921.754472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32921.754472                       # average overall mshr miss latency
system.cpu.icache.replacements                  24003                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1384175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1384175                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        28347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    983940500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    983940500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1412522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1412522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.020068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 34710.569020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34710.569020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3975                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3975                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        24372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    802369000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    802369000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.017254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 32921.754472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32921.754472                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           940.124529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2742116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25047                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.478820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.671501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   741.453028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.194015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.724075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.918090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          702                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2849415                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2849415                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3877013500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        17124                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10964                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28088                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        17124                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10964                       # number of overall hits
system.l2.overall_hits::total                   28088                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7202                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21522                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28724                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7202                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21522                       # number of overall misses
system.l2.overall_misses::total                 28724                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    584430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1754733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2339163500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    584430000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1754733500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2339163500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        24326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        24326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.296062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.662501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.505597                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.296062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.662501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.505597                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81148.292141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81532.083449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81435.855034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81148.292141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81532.083449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81435.855034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6475                       # number of writebacks
system.l2.writebacks::total                      6475                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28721                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    512291500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1539456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2051748000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    512291500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1539456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2051748000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.295980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.662470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.505545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.295980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.662470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.505545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71151.597222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71532.758701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71437.206225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71151.597222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71532.758701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71437.206225                       # average overall mshr miss latency
system.l2.replacements                          27976                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        23962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            23962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        23962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        23962                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            41                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               24                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    527695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     527695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.851969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78432.669441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78432.669441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    460415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    460415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.851969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.851969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68432.669441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68432.669441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        17124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    584430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    584430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        24326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.296062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.296062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81148.292141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81148.292141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    512291500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512291500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.295980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.295980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71151.597222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71151.597222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1227038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1227038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.601651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.601651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82941.631743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82941.631743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1079041500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1079041500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.601610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.601610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72942.709390                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72942.709390                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8062.622146                       # Cycle average of tags in use
system.l2.tags.total_refs                      127097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.514073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     306.098935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.506142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       896.282740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2081.134749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4705.599581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.109410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.254045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.574414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3386                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    935962                       # Number of tag accesses
system.l2.tags.data_accesses                   935962                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570234500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          387                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          387                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6475                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28720                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6475                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.010336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.163539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.190801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             31      8.01%      8.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           190     49.10%     57.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            87     22.48%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           43     11.11%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      3.62%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      2.33%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      1.29%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      1.29%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.653747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.625143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              264     68.22%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.07%     70.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103     26.61%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.33%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1838080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    474.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3876862500                       # Total gap between requests
system.mem_ctrls.avgGap                     110153.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       460736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1375936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       412480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 118837863.216106936336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 354895849.601761758327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 106391169.388499677181                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7199                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6475                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    216104000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    653819500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  92350888500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30018.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30380.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14262685.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       460736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1377344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1838080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       460736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       460736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       414400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       414400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7199                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28720                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6475                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6475                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    118837863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    355259016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        474096879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    118837863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    118837863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    106886396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       106886396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    106886396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    118837863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    355259016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       580983275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28698                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6445                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          464                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               331836000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             143490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          869923500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11563.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30313.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21371                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4280                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   237.047790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   145.930646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.094857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4122     43.49%     43.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2716     28.65%     72.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          791      8.34%     80.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          488      5.15%     85.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          284      3.00%     88.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          190      2.00%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          127      1.34%     91.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          102      1.08%     93.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          659      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9479                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1836672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             412480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              473.733713                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              106.391169                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34629000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18386775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      108199560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17737560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1501166820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    224577120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2210172915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   570.070988                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    568685000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3179108500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33143880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17586030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96704160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15905340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1353265500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    349077600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2171158590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.008004                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    895125750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    129220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2852667750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6475                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20305                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6728                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2252480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2252480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2252480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28720                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87969500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152802750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2114160                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1392918                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       163663                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1002103                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          764951                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     76.334568                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          136504                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          163                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       325205                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        75851                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       249354                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        20032                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5486506                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       155031                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6390015                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.687970                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.541009                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3520367     55.09%     55.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       684805     10.72%     65.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       474168      7.42%     73.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       582007      9.11%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       205892      3.22%     85.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       181855      2.85%     88.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        92225      1.44%     89.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        68770      1.08%     90.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       579926      9.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6390015                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       579926                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1721902                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2608897                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2378405                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        316015                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         156852                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       731681                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         15578                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18170131                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         67287                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1823041                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              861993                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3369                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1262                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1955121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10038255                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2114160                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       977306                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4999997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          344010                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         6627                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        47669                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          634                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1412524                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         51833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7182083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.693842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.441180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4104234     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           136966      1.91%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           148320      2.07%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           157811      2.20%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           361617      5.03%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           211174      2.94%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           175396      2.44%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           206878      2.88%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1679687     23.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7182083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.272653                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.294586                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1421013                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  9951                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              160704                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          753046                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2097                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          906                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         307362                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2823                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2301                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4927561000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         156852                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1898981                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1805342                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16373                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2499451                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        805066                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       17514889                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         25606                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         313704                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          36679                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         410369                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           27                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     19838015                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            43737378                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         25579679                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1146446                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7173034                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1054                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1050                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1069661                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 22067746                       # The number of ROB reads
system.switch_cpus.rob.writes                33341965                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             48960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24003                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7897                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24589                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        72700                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97506                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                170206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3092992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2974848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6067840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           28022                       # Total snoops (count)
system.tol2bus.snoopTraffic                    417344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83480     98.38%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1378      1.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84858                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4927561000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           94684500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          36567478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48746988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
