Archive Project report for arria_v_two_sfp_link
Sat Jun 27 22:21:03 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Sat Jun 27 22:21:03 2020 ;
; Revision Name          ; arria_v_two_sfp_link                  ;
; Top-level Entity Name  ; arria_v_two_sfp_link                  ;
; Family                 ; Arria V                               ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'arria_v_two_sfp_link.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Sat Jun 27 22:21:03 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+---------------------------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+
; arria_v_two_sfp_link.qpf                                                                                                        ;
; arria_v_two_sfp_link.qsf                                                                                                        ;
; c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf                                                                         ;
; qsys_core/low_latency_10g_1ch.qsys                                                                                              ;
; qsys_core/low_latency_10g_1ch.sopcinfo                                                                                          ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch.bsf                                                                           ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch.cmp                                                                           ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch.html                                                                          ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch.xml                                                                           ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch_bb.v                                                                          ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch_generation.rpt                                                                ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch_generation_previous.rpt                                                       ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch_inst.v                                                                        ;
; qsys_core/low_latency_10g_1ch/low_latency_10g_1ch_inst.vhd                                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/low_latency_10g_1ch.debuginfo                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/low_latency_10g_1ch.qip                                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/low_latency_10g_1ch.v                                                                   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_arbiter_acq.sv                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_arbiter.sv                                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_csr_common.sv                                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_csr_common_h.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_csr_pcs8g.sv                                                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_csr_selector.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_m2s.sv                                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_mgmt2dec.sv                                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig.sv                                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_adce.sv                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_analog.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv                                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_basic.sv                                                   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu.v                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex                                                ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_dcd.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_dfe.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_direct.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_h.sv                                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_mif.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_pll.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reconfig_soc.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_reset_counter.sv                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xcvr_resync.sv                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_analog_rmw_av.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_basic_acq.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_cif.sv                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/alt_xreconf_uif.sv                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_data_pattern_checker.sdc                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_data_pattern_checker.v                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_data_pattern_generator.sdc                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_data_pattern_generator.v                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_packets_to_master.v                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_sc_fifo.v                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_clock_crosser.v                                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_idle_inserter.v                                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_idle_remover.v                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_jtag_interface.v                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_pipeline_base.v                                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_jtag_dc_streaming.v                                                   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_jtag_sld_node.v                                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_jtag_streaming.v                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_arbitrator.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_master_agent.sv                                                ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_master_translator.sv                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_reorder_memory.sv                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_slave_agent.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_slave_translator.sv                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_merlin_traffic_limiter.sv                                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_reset_controller.sdc                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_reset_controller.v                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_reset_synchronizer.v                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_std_synchronizer_nocut.v                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_wait_generate.v                                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_xcvr_custom.sv                                                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_xcvr_functions.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/altera_xcvr_reset_control.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv                                                   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_pcs.sv                                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_pcs_ch.sv                                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_pma.sv                                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_reconfig_bundle_to_basic.sv                                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv                                                ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_rx_pma.sv                                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_tx_pma.sv                                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_tx_pma_ch.sv                                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_avmm.sv                                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_avmm_csr.sv                                                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_custom_native.sv                                                     ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_custom_nr.sv                                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_data_adapter.sv                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_h.sv                                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_native.sv                                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_plls.sv                                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig.sdc                                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_basic.sv                                                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_mif.sv                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_pll.sv                                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xrbasic_l2p_addr.sv                                                       ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xrbasic_l2p_ch.sv                                                         ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xrbasic_l2p_rom.sv                                                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xrbasic_lif.sv                                                            ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/av_xrbasic_lif_csr.sv                                                        ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_data_pattern_check_SFP_A.v                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_data_pattern_gen_SFP_A.v                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_master_0.v                                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_master_0_p2b_adapter.sv                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_master_0_timing_adt.sv                                   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0.v                                      ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v                    ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_demux.sv                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_mux.sv                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv                          ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_demux.sv                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv                             ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_pll_0.qip                                                ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_pll_0.v                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_pll_1.qip                                                ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_pll_1.v                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_timing_adapter_SFP_A_rx.sv                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/low_latency_10g_1ch_timing_adapter_SFP_A_tx.sv                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/plain_files.txt                                                              ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/qencrypt_files.txt                                                           ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/sv_reconfig_bundle_merger.sv                                                 ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/sv_reconfig_bundle_to_basic.sv                                               ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/sv_reconfig_bundle_to_ip.sv                                                  ;
; qsys_core/low_latency_10g_1ch/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv                                                ;
; src/arria_v_two_sfp_link.sdc                                                                                                    ;
; src/arria_v_two_sfp_link.v                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+


