
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>arm64: Work around Falkor erratum 1009 - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    arm64: Work around Falkor erratum 1009</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=41311">Christopher Covington</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Dec. 7, 2016, 8:04 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20161207200431.4587-1-cov@codeaurora.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9465141/mbox/"
   >mbox</a>
|
   <a href="/patch/9465141/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9465141/">/patch/9465141/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	1756F60236 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  7 Dec 2016 20:05:02 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E7AC3283BC
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  7 Dec 2016 20:05:01 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id D936628567; Wed,  7 Dec 2016 20:05:01 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 17713283BC
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed,  7 Dec 2016 20:05:01 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932860AbcLGUEx (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 7 Dec 2016 15:04:53 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:42254 &quot;EHLO
	smtp.codeaurora.org&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932243AbcLGUEv (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 7 Dec 2016 15:04:51 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
	id 106A3614EA; Wed,  7 Dec 2016 20:04:50 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
	s=default; t=1481141091;
	bh=1MCOoU7pGL44HQwLu4gzNz52ZaRcbNfu5ynmMNrmtSc=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=jZ9+ewDGnoj5eratDDYcYsFSUS9qLdHaTWvyo/U3WDr1QKrghSnlivaqo8C3Hp32M
	Fnk8AamAaUO6d0NXZZ8/nf8A5r6l1yre4Yq8zL4o2E26sC2ZEUnjMYpzPjoHb9wips
	wTzD6BmB9LtLVTASNBBu4LH++T9BPdafp0i0FyfU=
Received: from illium.qualcomm.com (global_nat1_iad_fw.qualcomm.com
	[129.46.232.65])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
	(No client certificate requested)
	(Authenticated sender: cov@smtp.codeaurora.org)
	by smtp.codeaurora.org (Postfix) with ESMTPSA id B633F6120C;
	Wed,  7 Dec 2016 20:04:48 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
	s=default; t=1481141089;
	bh=1MCOoU7pGL44HQwLu4gzNz52ZaRcbNfu5ynmMNrmtSc=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=l57cpGs+4Zq/drm5I0PqKgxhgPsNp/rZ+Po3LTvy9fOMXJ5W09c63E0IUf9PV9Qid
	58AaUt0NHln7HVM+rv9VRCxHHgCzOjkhfcp1+uGN0+ikhT43yMcREx6Ud1e0zBQT0R
	t/8SxqE6P9RmNR2z3rTFK/UK7NJHEX2oXBV8opE8=
DMARC-Filter: OpenDMARC Filter v1.3.1 smtp.codeaurora.org B633F6120C
Authentication-Results: pdx-caf-mail.web.codeaurora.org;
	dmarc=none header.from=codeaurora.org
Authentication-Results: pdx-caf-mail.web.codeaurora.org;
	spf=pass smtp.mailfrom=cov@codeaurora.org
From: Christopher Covington &lt;cov@codeaurora.org&gt;
To: Catalin Marinas &lt;catalin.marinas@arm.com&gt;,
	Will Deacon &lt;will.deacon@arm.com&gt;, Paolo Bonzini &lt;pbonzini@redhat.com&gt;,
	=?UTF-8?q?Radim=20Kr=C4=8Dm=C3=A1=C5=99?= &lt;rkrcmar@redhat.com&gt;,
	Christoffer Dall &lt;christoffer.dall@linaro.org&gt;,
	Marc Zyngier &lt;marc.zyngier@arm.com&gt;,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	kvm@vger.kernel.org, kvmarm@lists.cs.columbia.edu
Cc: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;,
	Christopher Covington &lt;cov@codeaurora.org&gt;
Subject: [PATCH] arm64: Work around Falkor erratum 1009
Date: Wed,  7 Dec 2016 15:04:31 -0500
Message-Id: &lt;20161207200431.4587-1-cov@codeaurora.org&gt;
X-Mailer: git-send-email 2.9.3
In-Reply-To: &lt;20161207200028.4420-1-cov@codeaurora.org&gt;
References: &lt;20161207200028.4420-1-cov@codeaurora.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=41311">Christopher Covington</a> - Dec. 7, 2016, 8:04 p.m.</div>
<pre class="content">
<span class="from">From: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>

During a TLB invalidate sequence targeting the inner shareable
domain, Falkor may prematurely complete the DSB before all loads
and stores using the old translation are observed; instruction
fetches are not subject to the conditions of this erratum.
<span class="signed-off-by">
Signed-off-by: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="signed-off-by">Signed-off-by: Christopher Covington &lt;cov@codeaurora.org&gt;</span>
---
 arch/arm64/Kconfig                | 10 +++++++++
 arch/arm64/include/asm/cpucaps.h  |  3 ++-
 arch/arm64/include/asm/tlbflush.h | 43 +++++++++++++++++++++++++++++++++++++++
 arch/arm64/kernel/cpu_errata.c    |  7 +++++++
 arch/arm64/kvm/hyp/tlb.c          | 39 ++++++++++++++++++++++++++++++-----
 5 files changed, 96 insertions(+), 6 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7096">Will Deacon</a> - Dec. 8, 2016, 11:20 a.m.</div>
<pre class="content">
On Wed, Dec 07, 2016 at 03:04:31PM -0500, Christopher Covington wrote:
<span class="quote">&gt; From: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; During a TLB invalidate sequence targeting the inner shareable</span>
<span class="quote">&gt; domain, Falkor may prematurely complete the DSB before all loads</span>
<span class="quote">&gt; and stores using the old translation are observed; instruction</span>
<span class="quote">&gt; fetches are not subject to the conditions of this erratum.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt; Signed-off-by: Christopher Covington &lt;cov@codeaurora.org&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;  arch/arm64/Kconfig                | 10 +++++++++</span>
<span class="quote">&gt;  arch/arm64/include/asm/cpucaps.h  |  3 ++-</span>
<span class="quote">&gt;  arch/arm64/include/asm/tlbflush.h | 43 +++++++++++++++++++++++++++++++++++++++</span>
<span class="quote">&gt;  arch/arm64/kernel/cpu_errata.c    |  7 +++++++</span>
<span class="quote">&gt;  arch/arm64/kvm/hyp/tlb.c          | 39 ++++++++++++++++++++++++++++++-----</span>
<span class="quote">&gt;  5 files changed, 96 insertions(+), 6 deletions(-)</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig</span>
<span class="quote">&gt; index 1004a3d..125440f 100644</span>
<span class="quote">&gt; --- a/arch/arm64/Kconfig</span>
<span class="quote">&gt; +++ b/arch/arm64/Kconfig</span>
<span class="quote">&gt; @@ -485,6 +485,16 @@ config QCOM_FALKOR_ERRATUM_E1003</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  	  If unsure, say Y.</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt; +config QCOM_FALKOR_ERRATUM_E1009</span>
<span class="quote">&gt; +	bool &quot;Falkor E1009: Prematurely complete a DSB after a TLBI&quot;</span>
<span class="quote">&gt; +	default y</span>
<span class="quote">&gt; +	help</span>
<span class="quote">&gt; +	  Falkor CPU may prematurely complete a DSB following a TLBI xxIS</span>
<span class="quote">&gt; +	  invalidate maintenance operations. Repeat the TLBI operation one</span>
<span class="quote">&gt; +	  more time to fix the issue.</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt; +	  If unsure, say Y.</span>

Call me perverse, but I like this workaround. People often tend to screw
up TLBI and DVM sync, but the IPI-based workaround is horribly invasive
and fragile. Simply repeating the operation tends to be enough to make
the chance of failure small enough to be acceptable.
<span class="quote">
&gt; diff --git a/arch/arm64/include/asm/cpucaps.h b/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt; index cb6a8c2..5357d7f 100644</span>
<span class="quote">&gt; --- a/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt; +++ b/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt; @@ -35,7 +35,8 @@</span>
<span class="quote">&gt;  #define ARM64_HYP_OFFSET_LOW			14</span>
<span class="quote">&gt;  #define ARM64_MISMATCHED_CACHE_LINE_SIZE	15</span>
<span class="quote">&gt;  #define ARM64_WORKAROUND_QCOM_FALKOR_E1003	16</span>
<span class="quote">&gt; +#define ARM64_WORKAROUND_QCOM_FALKOR_E1009	17</span>

Could you rename this to something like ARM64_WORKAROUND_REPEAT_TLBI, so
that it could potentially be used by others?
<span class="quote">
&gt;  </span>
<span class="quote">&gt; -#define ARM64_NCAPS				17</span>
<span class="quote">&gt; +#define ARM64_NCAPS				18</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  #endif /* __ASM_CPUCAPS_H */</span>
<span class="quote">&gt; diff --git a/arch/arm64/include/asm/tlbflush.h b/arch/arm64/include/asm/tlbflush.h</span>
<span class="quote">&gt; index deab523..03bafc5 100644</span>
<span class="quote">&gt; --- a/arch/arm64/include/asm/tlbflush.h</span>
<span class="quote">&gt; +++ b/arch/arm64/include/asm/tlbflush.h</span>
<span class="quote">&gt; @@ -23,6 +23,7 @@</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  #include &lt;linux/sched.h&gt;</span>
<span class="quote">&gt;  #include &lt;asm/cputype.h&gt;</span>
<span class="quote">&gt; +#include &lt;asm/alternative.h&gt;</span>
<span class="quote">&gt;  </span>
<span class="quote">&gt;  /*</span>
<span class="quote">&gt;   * Raw TLBI operations.</span>
<span class="quote">&gt; @@ -94,6 +95,13 @@ static inline void flush_tlb_all(void)</span>
<span class="quote">&gt;  	dsb(ishst);</span>
<span class="quote">&gt;  	__tlbi(vmalle1is);</span>
<span class="quote">&gt;  	dsb(ish);</span>
<span class="quote">&gt; +	asm volatile(ALTERNATIVE(</span>
<span class="quote">&gt; +		     &quot;nop \n&quot;</span>
<span class="quote">&gt; +		     &quot;nop \n&quot;,</span>
<span class="quote">&gt; +		     &quot;tlbi vmalle1is \n&quot;</span>
<span class="quote">&gt; +		     &quot;dsb ish \n&quot;,</span>
<span class="quote">&gt; +		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="quote">&gt; +		     : :);</span>

I&#39;d much rather this was part of the __tlbi macro, which would hopefully
restrict this to one place in the code.

Will
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=28962">Marc Zyngier</a> - Dec. 8, 2016, 11:35 a.m.</div>
<pre class="content">
On 08/12/16 11:20, Will Deacon wrote:
<span class="quote">&gt; On Wed, Dec 07, 2016 at 03:04:31PM -0500, Christopher Covington wrote:</span>
<span class="quote">&gt;&gt; From: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; During a TLB invalidate sequence targeting the inner shareable</span>
<span class="quote">&gt;&gt; domain, Falkor may prematurely complete the DSB before all loads</span>
<span class="quote">&gt;&gt; and stores using the old translation are observed; instruction</span>
<span class="quote">&gt;&gt; fetches are not subject to the conditions of this erratum.</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; Signed-off-by: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt;&gt; Signed-off-by: Christopher Covington &lt;cov@codeaurora.org&gt;</span>
<span class="quote">&gt;&gt; ---</span>
<span class="quote">&gt;&gt;  arch/arm64/Kconfig                | 10 +++++++++</span>
<span class="quote">&gt;&gt;  arch/arm64/include/asm/cpucaps.h  |  3 ++-</span>
<span class="quote">&gt;&gt;  arch/arm64/include/asm/tlbflush.h | 43 +++++++++++++++++++++++++++++++++++++++</span>
<span class="quote">&gt;&gt;  arch/arm64/kernel/cpu_errata.c    |  7 +++++++</span>
<span class="quote">&gt;&gt;  arch/arm64/kvm/hyp/tlb.c          | 39 ++++++++++++++++++++++++++++++-----</span>
<span class="quote">&gt;&gt;  5 files changed, 96 insertions(+), 6 deletions(-)</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig</span>
<span class="quote">&gt;&gt; index 1004a3d..125440f 100644</span>
<span class="quote">&gt;&gt; --- a/arch/arm64/Kconfig</span>
<span class="quote">&gt;&gt; +++ b/arch/arm64/Kconfig</span>
<span class="quote">&gt;&gt; @@ -485,6 +485,16 @@ config QCOM_FALKOR_ERRATUM_E1003</span>
<span class="quote">&gt;&gt;  </span>
<span class="quote">&gt;&gt;  	  If unsure, say Y.</span>
<span class="quote">&gt;&gt;  </span>
<span class="quote">&gt;&gt; +config QCOM_FALKOR_ERRATUM_E1009</span>
<span class="quote">&gt;&gt; +	bool &quot;Falkor E1009: Prematurely complete a DSB after a TLBI&quot;</span>
<span class="quote">&gt;&gt; +	default y</span>
<span class="quote">&gt;&gt; +	help</span>
<span class="quote">&gt;&gt; +	  Falkor CPU may prematurely complete a DSB following a TLBI xxIS</span>
<span class="quote">&gt;&gt; +	  invalidate maintenance operations. Repeat the TLBI operation one</span>
<span class="quote">&gt;&gt; +	  more time to fix the issue.</span>
<span class="quote">&gt;&gt; +</span>
<span class="quote">&gt;&gt; +	  If unsure, say Y.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Call me perverse, but I like this workaround. People often tend to screw</span>
<span class="quote">&gt; up TLBI and DVM sync, but the IPI-based workaround is horribly invasive</span>
<span class="quote">&gt; and fragile. Simply repeating the operation tends to be enough to make</span>
<span class="quote">&gt; the chance of failure small enough to be acceptable.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt;&gt; diff --git a/arch/arm64/include/asm/cpucaps.h b/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt;&gt; index cb6a8c2..5357d7f 100644</span>
<span class="quote">&gt;&gt; --- a/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt;&gt; +++ b/arch/arm64/include/asm/cpucaps.h</span>
<span class="quote">&gt;&gt; @@ -35,7 +35,8 @@</span>
<span class="quote">&gt;&gt;  #define ARM64_HYP_OFFSET_LOW			14</span>
<span class="quote">&gt;&gt;  #define ARM64_MISMATCHED_CACHE_LINE_SIZE	15</span>
<span class="quote">&gt;&gt;  #define ARM64_WORKAROUND_QCOM_FALKOR_E1003	16</span>
<span class="quote">&gt;&gt; +#define ARM64_WORKAROUND_QCOM_FALKOR_E1009	17</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Could you rename this to something like ARM64_WORKAROUND_REPEAT_TLBI, so</span>
<span class="quote">&gt; that it could potentially be used by others?</span>

And add a parameter to it so that we can generate multiple TLBIs,
depending on the level of brokenness? ;-)

	M.
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=30282">Mark Rutland</a> - Dec. 8, 2016, 11:45 a.m.</div>
<pre class="content">
On Wed, Dec 07, 2016 at 03:04:31PM -0500, Christopher Covington wrote:
<span class="quote">&gt; From: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; During a TLB invalidate sequence targeting the inner shareable</span>
<span class="quote">&gt; domain, Falkor may prematurely complete the DSB before all loads</span>
<span class="quote">&gt; and stores using the old translation are observed; instruction</span>
<span class="quote">&gt; fetches are not subject to the conditions of this erratum.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Signed-off-by: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="quote">&gt; Signed-off-by: Christopher Covington &lt;cov@codeaurora.org&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;  arch/arm64/Kconfig                | 10 +++++++++</span>
<span class="quote">&gt;  arch/arm64/include/asm/cpucaps.h  |  3 ++-</span>
<span class="quote">&gt;  arch/arm64/include/asm/tlbflush.h | 43 +++++++++++++++++++++++++++++++++++++++</span>
<span class="quote">&gt;  arch/arm64/kernel/cpu_errata.c    |  7 +++++++</span>
<span class="quote">&gt;  arch/arm64/kvm/hyp/tlb.c          | 39 ++++++++++++++++++++++++++++++-----</span>
<span class="quote">&gt;  5 files changed, 96 insertions(+), 6 deletions(-)</span>

Please update Documentation/arm64/silicon-errata.txt respectively.

[...]
<span class="quote">
&gt;  #include &lt;linux/sched.h&gt;</span>
<span class="quote">&gt;  #include &lt;asm/cputype.h&gt;</span>
<span class="quote">&gt; +#include &lt;asm/alternative.h&gt;</span>

Nit: please keep includes (alphabetically) ordered (at least below the
linux/ or asm/ level).

[...]
<span class="quote">
&gt; +	asm volatile(ALTERNATIVE(</span>
<span class="quote">&gt; +		     &quot;nop \n&quot;</span>
<span class="quote">&gt; +		     &quot;nop \n&quot;,</span>
<span class="quote">&gt; +		     &quot;tlbi vmalle1is \n&quot;</span>
<span class="quote">&gt; +		     &quot;dsb ish \n&quot;,</span>

As a general note, perhaps we want a C compatible NOP_ALTERNATIVE() so
that the nop case can be implicitly generated for sequences like this.

Thanks,
Mark.
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=352">Catalin Marinas</a> - Dec. 8, 2016, 1:27 p.m.</div>
<pre class="content">
On Thu, Dec 08, 2016 at 11:45:12AM +0000, Mark Rutland wrote:
<span class="quote">&gt; On Wed, Dec 07, 2016 at 03:04:31PM -0500, Christopher Covington wrote:</span>
<span class="quote">&gt; &gt; +	asm volatile(ALTERNATIVE(</span>
<span class="quote">&gt; &gt; +		     &quot;nop \n&quot;</span>
<span class="quote">&gt; &gt; +		     &quot;nop \n&quot;,</span>
<span class="quote">&gt; &gt; +		     &quot;tlbi vmalle1is \n&quot;</span>
<span class="quote">&gt; &gt; +		     &quot;dsb ish \n&quot;,</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; As a general note, perhaps we want a C compatible NOP_ALTERNATIVE() so</span>
<span class="quote">&gt; that the nop case can be implicitly generated for sequences like this.</span>

It&#39;s also worth checking what cpus_have_const_cap() would generate for
the default (no workaround required) case.
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig</span>
<span class="p_header">index 1004a3d..125440f 100644</span>
<span class="p_header">--- a/arch/arm64/Kconfig</span>
<span class="p_header">+++ b/arch/arm64/Kconfig</span>
<span class="p_chunk">@@ -485,6 +485,16 @@</span> <span class="p_context"> config QCOM_FALKOR_ERRATUM_E1003</span>
 
 	  If unsure, say Y.
 
<span class="p_add">+config QCOM_FALKOR_ERRATUM_E1009</span>
<span class="p_add">+	bool &quot;Falkor E1009: Prematurely complete a DSB after a TLBI&quot;</span>
<span class="p_add">+	default y</span>
<span class="p_add">+	help</span>
<span class="p_add">+	  Falkor CPU may prematurely complete a DSB following a TLBI xxIS</span>
<span class="p_add">+	  invalidate maintenance operations. Repeat the TLBI operation one</span>
<span class="p_add">+	  more time to fix the issue.</span>
<span class="p_add">+</span>
<span class="p_add">+	  If unsure, say Y.</span>
<span class="p_add">+</span>
 endmenu
 
 
<span class="p_header">diff --git a/arch/arm64/include/asm/cpucaps.h b/arch/arm64/include/asm/cpucaps.h</span>
<span class="p_header">index cb6a8c2..5357d7f 100644</span>
<span class="p_header">--- a/arch/arm64/include/asm/cpucaps.h</span>
<span class="p_header">+++ b/arch/arm64/include/asm/cpucaps.h</span>
<span class="p_chunk">@@ -35,7 +35,8 @@</span> <span class="p_context"></span>
 #define ARM64_HYP_OFFSET_LOW			14
 #define ARM64_MISMATCHED_CACHE_LINE_SIZE	15
 #define ARM64_WORKAROUND_QCOM_FALKOR_E1003	16
<span class="p_add">+#define ARM64_WORKAROUND_QCOM_FALKOR_E1009	17</span>
 
<span class="p_del">-#define ARM64_NCAPS				17</span>
<span class="p_add">+#define ARM64_NCAPS				18</span>
 
 #endif /* __ASM_CPUCAPS_H */
<span class="p_header">diff --git a/arch/arm64/include/asm/tlbflush.h b/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_header">index deab523..03bafc5 100644</span>
<span class="p_header">--- a/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/arm64/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -23,6 +23,7 @@</span> <span class="p_context"></span>
 
 #include &lt;linux/sched.h&gt;
 #include &lt;asm/cputype.h&gt;
<span class="p_add">+#include &lt;asm/alternative.h&gt;</span>
 
 /*
  * Raw TLBI operations.
<span class="p_chunk">@@ -94,6 +95,13 @@</span> <span class="p_context"> static inline void flush_tlb_all(void)</span>
 	dsb(ishst);
 	__tlbi(vmalle1is);
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi vmalle1is \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : :);</span>
 	isb();
 }
 
<span class="p_chunk">@@ -104,6 +112,13 @@</span> <span class="p_context"> static inline void flush_tlb_mm(struct mm_struct *mm)</span>
 	dsb(ishst);
 	__tlbi(aside1is, asid);
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi aside1is, %0 \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (asid));</span>
 }
 
 static inline void flush_tlb_page(struct vm_area_struct *vma,
<span class="p_chunk">@@ -114,6 +129,13 @@</span> <span class="p_context"> static inline void flush_tlb_page(struct vm_area_struct *vma,</span>
 	dsb(ishst);
 	__tlbi(vale1is, addr);
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi vale1is, %0 \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (addr));</span>
 }
 
 /*
<span class="p_chunk">@@ -145,6 +167,13 @@</span> <span class="p_context"> static inline void __flush_tlb_range(struct vm_area_struct *vma,</span>
 			__tlbi(vae1is, addr);
 	}
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi vae1is, %0 \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (end));</span>
 }
 
 static inline void flush_tlb_range(struct vm_area_struct *vma,
<span class="p_chunk">@@ -169,6 +198,13 @@</span> <span class="p_context"> static inline void flush_tlb_kernel_range(unsigned long start, unsigned long end</span>
 	for (addr = start; addr &lt; end; addr += 1 &lt;&lt; (PAGE_SHIFT - 12))
 		__tlbi(vaae1is, addr);
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi vaae1is, %0 \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (end));</span>
 	isb();
 }
 
<span class="p_chunk">@@ -183,6 +219,13 @@</span> <span class="p_context"> static inline void __flush_tlb_pgtable(struct mm_struct *mm,</span>
 
 	__tlbi(vae1is, addr);
 	dsb(ish);
<span class="p_add">+	asm volatile(ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;tlbi vae1is, %0 \n&quot;</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (addr));</span>
 }
 
 #endif
<span class="p_header">diff --git a/arch/arm64/kernel/cpu_errata.c b/arch/arm64/kernel/cpu_errata.c</span>
<span class="p_header">index 3789e2f..8013579 100644</span>
<span class="p_header">--- a/arch/arm64/kernel/cpu_errata.c</span>
<span class="p_header">+++ b/arch/arm64/kernel/cpu_errata.c</span>
<span class="p_chunk">@@ -137,6 +137,13 @@</span> <span class="p_context"> const struct arm64_cpu_capabilities arm64_errata[] = {</span>
 		MIDR_RANGE(MIDR_QCOM_FALKOR_V1, 0x00, 0x00),
 	},
 #endif
<span class="p_add">+#ifdef CONFIG_QCOM_FALKOR_ERRATUM_E1009</span>
<span class="p_add">+	{</span>
<span class="p_add">+		.desc = &quot;Qualcomm Falkor erratum E1009&quot;,</span>
<span class="p_add">+		.capability = ARM64_WORKAROUND_QCOM_FALKOR_E1009,</span>
<span class="p_add">+		MIDR_RANGE(MIDR_QCOM_FALKOR_V1, 0x00, 0x00),</span>
<span class="p_add">+	},</span>
<span class="p_add">+#endif</span>
 	{
 	}
 };
<span class="p_header">diff --git a/arch/arm64/kvm/hyp/tlb.c b/arch/arm64/kvm/hyp/tlb.c</span>
<span class="p_header">index 88e2f2b..dfd3a77 100644</span>
<span class="p_header">--- a/arch/arm64/kvm/hyp/tlb.c</span>
<span class="p_header">+++ b/arch/arm64/kvm/hyp/tlb.c</span>
<span class="p_chunk">@@ -16,6 +16,7 @@</span> <span class="p_context"></span>
  */
 
 #include &lt;asm/kvm_hyp.h&gt;
<span class="p_add">+#include &lt;asm/alternative.h&gt;</span>
 
 void __hyp_text __kvm_tlb_flush_vmid_ipa(struct kvm *kvm, phys_addr_t ipa)
 {
<span class="p_chunk">@@ -32,7 +33,14 @@</span> <span class="p_context"> void __hyp_text __kvm_tlb_flush_vmid_ipa(struct kvm *kvm, phys_addr_t ipa)</span>
 	 * whole of Stage-1. Weep...
 	 */
 	ipa &gt;&gt;= 12;
<span class="p_del">-	asm volatile(&quot;tlbi ipas2e1is, %0&quot; : : &quot;r&quot; (ipa));</span>
<span class="p_add">+	asm volatile(&quot;tlbi ipas2e1is, %0 \n&quot;</span>
<span class="p_add">+		     ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;</span>
<span class="p_add">+		     &quot;tlbi ipas2e1is, %0 \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : &quot;r&quot; (ipa));</span>
 
 	/*
 	 * We have to ensure completion of the invalidation at Stage-2,
<span class="p_chunk">@@ -41,7 +49,14 @@</span> <span class="p_context"> void __hyp_text __kvm_tlb_flush_vmid_ipa(struct kvm *kvm, phys_addr_t ipa)</span>
 	 * the Stage-1 invalidation happened first.
 	 */
 	dsb(ish);
<span class="p_del">-	asm volatile(&quot;tlbi vmalle1is&quot; : : );</span>
<span class="p_add">+	asm volatile(&quot;tlbi vmalle1is \n&quot;</span>
<span class="p_add">+		     ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;</span>
<span class="p_add">+		     &quot;tlbi vmalle1is \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : );</span>
 	dsb(ish);
 	isb();
 
<span class="p_chunk">@@ -57,7 +72,14 @@</span> <span class="p_context"> void __hyp_text __kvm_tlb_flush_vmid(struct kvm *kvm)</span>
 	write_sysreg(kvm-&gt;arch.vttbr, vttbr_el2);
 	isb();
 
<span class="p_del">-	asm volatile(&quot;tlbi vmalls12e1is&quot; : : );</span>
<span class="p_add">+	asm volatile(&quot;tlbi vmalls12e1is \n&quot;</span>
<span class="p_add">+		     ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;</span>
<span class="p_add">+		     &quot;tlbi vmalls12e1is \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     : : );</span>
 	dsb(ish);
 	isb();
 
<span class="p_chunk">@@ -82,7 +104,14 @@</span> <span class="p_context"> void __hyp_text __kvm_tlb_flush_local_vmid(struct kvm_vcpu *vcpu)</span>
 void __hyp_text __kvm_flush_vm_context(void)
 {
 	dsb(ishst);
<span class="p_del">-	asm volatile(&quot;tlbi alle1is	\n&quot;</span>
<span class="p_del">-		     &quot;ic ialluis	  &quot;: : );</span>
<span class="p_add">+	asm volatile(&quot;tlbi alle1is \n&quot;</span>
<span class="p_add">+		     ALTERNATIVE(</span>
<span class="p_add">+		     &quot;nop \n&quot;</span>
<span class="p_add">+		     &quot;nop \n&quot;,</span>
<span class="p_add">+		     &quot;dsb ish \n&quot;</span>
<span class="p_add">+		     &quot;tlbi alle1is \n&quot;,</span>
<span class="p_add">+		     ARM64_WORKAROUND_QCOM_FALKOR_E1009)</span>
<span class="p_add">+		     &quot;ic ialluis \n&quot;</span>
<span class="p_add">+		     : : );</span>
 	dsb(ish);
 }

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



