// Seed: 3426214759
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  wire id_4 = id_1;
  wire id_5;
  genvar id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output wand id_2,
    input supply0 id_3,
    input uwire id_4,
    output logic id_5,
    output uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    input wire id_9,
    output uwire id_10,
    inout supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wire id_15
);
  logic [7:0] id_17;
  assign id_17[1'b0] = id_11;
  wire id_18;
  assign id_2 = 1;
  wire id_19;
  always id_5 <= id_13 && 1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
