# Copyright (c) 2021-2024 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: apache-2.0

# AXI signal optionality can be different for the manager interface
# and the subordinate interface. This definition marks as required only
# signals that are required for both sides of the transaction.

# Signal description
# - https://developer.arm.com/documentation/ihi0022/e (version E), pages: 31,101,113
name: AXI3
port_prefix: AXI3
signals:
    required:
        out:
            AWADDR: awaddr
            AWVALID: awvalid

            WDATA: wdata
            WVALID: wvalid

            BREADY: bready

            ARADDR: araddr
            ARVALID: arvalid

            RREADY: rready
        in:
            AWREADY: awready

            WREADY: wready

            BVALID: bvalid

            ARREADY: arready

            RDATA: rdata
            RVALID: rvalid
    optional:
        out:
            AWID: awid
            AWLEN: awlen
            AWSIZE: awsize
            AWBURST: awburst
            AWLOCK: awlock
            AWCACHE: awcache
            AWPROT: awprot
            WLAST: wlast

            WID: wid
            WSTRB: wstrb

            ARID: arid
            ARLEN: arlen
            ARSIZE: arsize
            ARBURST: arburst
            ARLOCK: arlock
            ARCACHE: arcache
            ARPROT: arprot
        in:
            BID: bid
            BRESP: bresp

            RID: rid
            RRESP: rresp
            RLAST: rlast
