###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:38:51 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: VIOLATED Setup Check with Pin U1_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.083
- Setup                         0.416
+ Phase Shift                   5.000
= Required Time                 5.668
- Arrival Time                  6.637
= Slack Time                   -0.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |   -0.969 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.024 |   -0.946 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |   -0.818 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |   -0.706 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |   -0.581 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |   -0.370 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |   -0.180 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    0.046 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    0.244 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    0.334 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    0.618 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    0.837 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    1.056 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    1.405 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    1.561 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    1.661 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    1.793 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    2.497 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    2.744 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    2.992 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    3.092 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    3.208 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    3.498 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    3.739 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    4.037 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    4.240 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    4.331 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    4.406 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    4.542 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    4.689 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    4.799 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    5.233 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    5.330 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    5.524 | 
     | U1_ClkDiv/U59                      | A2 ^ -> Y v  | OAI32X1M    | 0.138 | 0.143 |   6.637 |    5.668 | 
     | U1_ClkDiv/div_clk_reg_reg          | D v          | SDFFRQX2M   | 0.138 | 0.000 |   6.637 |    5.668 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.969 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.993 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    1.043 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    1.391 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    1.487 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    1.607 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    1.711 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    1.816 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    1.934 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    1.979 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    2.018 | 
     | DFT_UART_CLK__L8_I0       | A v -> Y ^ | INVX4M     | 0.034 | 0.034 |   1.083 |    2.052 | 
     | U1_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.034 | 0.000 |   1.083 |    2.052 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D       (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.082
- Setup                         0.329
+ Phase Shift                   5.000
= Required Time                 5.753
- Arrival Time                  6.598
= Slack Time                   -0.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.845 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.821 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.694 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.582 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |   -0.456 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |   -0.245 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |   -0.055 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    0.171 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    0.368 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    0.459 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    0.742 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    0.962 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    1.181 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    1.723 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    1.954 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    2.272 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    2.613 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    2.963 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    3.301 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    3.745 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    3.865 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    3.965 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    4.162 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    4.274 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    4.414 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    4.523 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    4.654 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    4.979 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    5.372 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    5.600 | 
     | U0_ClkDiv/U20                  | B0 v -> Y ^  | OAI32X1M   | 0.414 | 0.153 |   6.598 |    5.753 | 
     | U0_ClkDiv/div_clk_reg_reg      | D ^          | SDFFRQX2M  | 0.414 | 0.000 |   6.598 |    5.753 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.845 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.868 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.918 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    1.266 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    1.363 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    1.482 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    1.586 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    1.691 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    1.809 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    1.855 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    1.894 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.031 | 0.033 |   1.082 |    1.926 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.082 |    1.927 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.082
- Setup                         0.932
+ Phase Shift                   5.000
= Required Time                 5.150
- Arrival Time                  5.847
= Slack Time                   -0.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.697 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |   -0.433 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.079 | 
     | U0_ClkDiv/div_clk_reg_reg | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    5.150 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.697 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.720 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.770 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    1.118 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    1.215 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    1.334 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    1.438 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    1.544 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    1.661 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    1.707 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    1.746 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.031 | 0.033 |   1.082 |    1.779 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.082 |    1.779 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin U1_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[1] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.241
+ Phase Shift                   5.000
= Required Time                 6.794
- Arrival Time                  6.795
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |   -0.001 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.022 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.150 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.262 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.387 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.598 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.788 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.014 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.212 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.302 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.586 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.805 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.024 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.373 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.529 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.629 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.761 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.465 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.712 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    3.960 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.060 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.176 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.466 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.707 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.005 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.208 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.299 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.374 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.510 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.657 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.767 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.201 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.298 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.492 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.572 | 
     | U1_ClkDiv/U10                      | B v -> Y ^   | NOR2BXLM    | 0.314 | 0.222 |   6.795 |    6.794 | 
     | U1_ClkDiv/\counter_reg[1]          | D ^          | SDFFRX4M    | 0.314 | 0.000 |   6.795 |    6.794 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.001 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.025 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.075 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.423 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.687 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.914 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.152 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.409 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.684 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.856 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.904 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    2.034 | 
     | U1_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    2.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U1_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[3] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.270
+ Phase Shift                   5.000
= Required Time                 6.765
- Arrival Time                  6.746
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.019 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.042 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.170 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.282 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.407 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.619 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.809 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.034 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.232 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.322 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.606 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.825 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.044 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.394 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.549 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.649 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.782 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.485 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.732 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    3.980 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.080 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.196 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.486 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.727 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.025 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.228 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.320 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.394 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.530 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.678 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.787 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.221 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.318 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.513 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.592 | 
     | U1_ClkDiv/U20                      | B v -> Y ^   | NOR2BXLM    | 0.227 | 0.172 |   6.746 |    6.765 | 
     | U1_ClkDiv/\counter_reg[3]          | D ^          | SDFFRQX2M   | 0.227 | 0.000 |   6.746 |    6.765 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.019 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.005 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.054 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.402 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.666 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.894 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.131 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.389 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.663 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.836 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.884 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    2.014 | 
     | U1_ClkDiv/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    2.016 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U1_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[0] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.034
- Setup                         0.269
+ Phase Shift                   5.000
= Required Time                 6.765
- Arrival Time                  6.745
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.019 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.043 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.170 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.282 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.408 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.619 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.809 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.035 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.232 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.323 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.606 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.825 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.044 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.394 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.549 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.650 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.782 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.485 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.732 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    3.980 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.080 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.197 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.487 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.728 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.026 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.229 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.320 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.394 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.530 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.678 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.788 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.222 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.319 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.513 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.593 | 
     | U1_ClkDiv/U21                      | B v -> Y ^   | NOR2BXLM    | 0.227 | 0.172 |   6.745 |    6.764 | 
     | U1_ClkDiv/\counter_reg[0]          | D ^          | SDFFRQX2M   | 0.227 | 0.000 |   6.745 |    6.765 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.019 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.004 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.054 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.402 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.666 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.894 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.131 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.388 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.663 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.836 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.884 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    2.013 | 
     | U1_ClkDiv/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.204 | 0.001 |   2.034 |    2.015 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U1_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 6.771
- Arrival Time                  6.725
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.046 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.069 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.197 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.309 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.434 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.646 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.836 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.061 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.259 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.349 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.633 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.852 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.071 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.421 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.576 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.676 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.809 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.512 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.759 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.007 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.107 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.223 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.513 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.754 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.052 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.255 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.347 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.421 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.557 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.705 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.814 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.248 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.345 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.540 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.619 | 
     | U1_ClkDiv/U22                      | B v -> Y ^   | NOR2BXLM    | 0.190 | 0.152 |   6.725 |    6.771 | 
     | U1_ClkDiv/\counter_reg[7]          | D ^          | SDFFRQX2M   | 0.190 | 0.000 |   6.725 |    6.771 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.046 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.022 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.027 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.375 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.639 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.867 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.104 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.362 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.636 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.809 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.857 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.987 | 
     | U1_ClkDiv/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.989 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U1_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.263
+ Phase Shift                   5.000
= Required Time                 6.771
- Arrival Time                  6.725
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.046 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.024 |    0.070 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.197 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.309 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.434 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.646 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.836 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.061 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.259 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.349 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.633 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.852 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.071 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.421 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.576 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.676 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.809 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.512 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.759 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.007 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.107 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.223 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.514 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.754 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.053 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.255 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.347 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.421 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.557 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.705 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.815 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.248 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.346 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.540 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.620 | 
     | U1_ClkDiv/U23                      | B v -> Y ^   | NOR2BXLM    | 0.191 | 0.152 |   6.725 |    6.771 | 
     | U1_ClkDiv/\counter_reg[6]          | D ^          | SDFFRQX2M   | 0.191 | 0.000 |   6.725 |    6.771 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.046 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.023 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.027 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.375 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.639 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.867 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.104 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.362 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.636 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.809 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.857 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.987 | 
     | U1_ClkDiv/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.989 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.324
+ Phase Shift                   5.000
= Required Time                 6.699
- Arrival Time                  6.649
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.051 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.074 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.202 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.314 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.439 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.650 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.840 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.066 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.264 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.354 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.638 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.857 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.076 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.619 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.849 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.167 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.508 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.858 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.196 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.641 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.760 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.861 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.057 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.169 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.310 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.418 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.549 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.874 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.267 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.496 | 
     | U0_ClkDiv/U21                  | B1 v -> Y ^  | OAI32XLM   | 0.614 | 0.204 |   6.648 |    6.699 | 
     | U0_ClkDiv/flag_reg             | D ^          | SDFFRQX2M  | 0.614 | 0.000 |   6.649 |    6.699 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.051 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.027 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.023 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.371 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.635 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.862 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.100 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.357 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.632 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.804 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.852 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.972 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.185 | 0.001 |   2.023 |    1.972 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.261
+ Phase Shift                   5.000
= Required Time                 6.773
- Arrival Time                  6.720
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.053 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.023 |    0.076 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.204 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.316 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.441 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.652 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.842 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.068 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.266 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.356 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.640 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.859 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.078 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.428 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.583 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.683 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.815 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.519 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.766 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.014 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.114 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.230 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.520 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.761 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.059 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.262 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.354 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.428 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.564 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.711 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.821 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.255 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.352 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.547 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.626 | 
     | U1_ClkDiv/U60                      | B1 v -> Y ^  | OAI32X1M    | 0.457 | 0.147 |   6.720 |    6.773 | 
     | U1_ClkDiv/flag_reg                 | D ^          | SDFFRX4M    | 0.457 | 0.000 |   6.720 |    6.773 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.053 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.029 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.020 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.369 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.633 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.860 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.097 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.355 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.630 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.802 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.850 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.980 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    1.982 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U1_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[2] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.261
+ Phase Shift                   5.000
= Required Time                 6.773
- Arrival Time                  6.718
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.055 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.024 |    0.079 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.206 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.318 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.443 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.655 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.845 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.070 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.268 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.358 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.642 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.861 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.080 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.430 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.585 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.685 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.818 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.521 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.768 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.016 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.116 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.232 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.523 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.763 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.062 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.264 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.356 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.430 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.566 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.714 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.824 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.257 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.355 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.549 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.628 | 
     | U1_ClkDiv/U16                      | B v -> Y ^   | NOR2BXLM    | 0.179 | 0.145 |   6.718 |    6.773 | 
     | U1_ClkDiv/\counter_reg[2]          | D ^          | SDFFRQX2M   | 0.179 | 0.000 |   6.718 |    6.773 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.055 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.032 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.018 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.366 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.630 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.858 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.095 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.353 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.627 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.800 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.848 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.978 | 
     | U1_ClkDiv/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.979 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U1_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.260
+ Phase Shift                   5.000
= Required Time                 6.774
- Arrival Time                  6.715
= Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.024 |    0.083 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.211 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.322 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.448 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.659 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.849 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.075 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.272 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.363 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.647 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.866 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.085 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.434 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.590 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.690 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.822 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.526 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.772 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.021 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.121 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.237 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.527 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.768 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.066 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.269 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.360 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.435 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.571 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.718 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.828 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.262 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.359 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.553 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.633 | 
     | U1_ClkDiv/U25                      | B v -> Y ^   | NOR2BXLM    | 0.173 | 0.141 |   6.715 |    6.774 | 
     | U1_ClkDiv/\counter_reg[4]          | D ^          | SDFFRQX2M   | 0.173 | 0.000 |   6.715 |    6.774 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.060 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.036 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.014 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.362 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.626 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.854 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.091 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.348 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.623 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.796 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.844 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.973 | 
     | U1_ClkDiv/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   2.035 |    1.975 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U1_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.035
- Setup                         0.212
+ Phase Shift                   5.000
= Required Time                 6.823
- Arrival Time                  6.705
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                    | A ^ -> Y v   | CLKINVX40M  | 0.020 | 0.023 |   0.024 |    0.141 | 
     | scan_clk__L2_I1                    | A v -> Y v   | BUFX3M      | 0.062 | 0.127 |   0.151 |    0.269 | 
     | scan_clk__L3_I0                    | A v -> Y ^   | INVXLM      | 0.156 | 0.112 |   0.263 |    0.380 | 
     | scan_clk__L4_I0                    | A ^ -> Y v   | INVXLM      | 0.142 | 0.126 |   0.388 |    0.506 | 
     | scan_clk__L5_I0                    | A v -> Y ^   | INVXLM      | 0.294 | 0.211 |   0.600 |    0.717 | 
     | scan_clk__L6_I0                    | A ^ -> Y v   | INVXLM      | 0.204 | 0.190 |   0.790 |    0.907 | 
     | scan_clk__L7_I0                    | A v -> Y ^   | INVXLM      | 0.287 | 0.226 |   1.015 |    1.133 | 
     | scan_clk__L8_I0                    | A ^ -> Y v   | INVXLM      | 0.218 | 0.198 |   1.213 |    1.330 | 
     | scan_clk__L9_I0                    | A v -> Y ^   | INVX2M      | 0.084 | 0.091 |   1.303 |    1.421 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.212 | 0.284 |   1.587 |    1.705 | 
     | DFT_REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   1.806 |    1.924 | 
     | DFT_REF_CLK__L2_I1                 | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   2.025 |    2.143 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.080 | 0.350 |   2.375 |    2.492 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.095 | 0.155 |   2.530 |    2.648 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.099 | 0.100 |   2.630 |    2.748 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.158 | 0.132 |   2.763 |    2.880 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.703 |   3.466 |    3.584 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.294 | 0.247 |   3.713 |    3.830 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.248 |   3.961 |    4.079 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.141 | 0.100 |   4.061 |    4.179 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   4.177 |    4.295 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   4.467 |    4.585 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   4.708 |    4.826 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.143 | 0.298 |   5.006 |    5.124 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.065 | 0.203 |   5.209 |    5.327 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.119 | 0.092 |   5.301 |    5.418 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.066 | 0.074 |   5.375 |    5.493 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.188 | 0.136 |   5.511 |    5.629 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   5.659 |    5.776 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.090 | 0.110 |   5.768 |    5.886 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.157 | 0.434 |   6.202 |    6.320 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.108 | 0.097 |   6.299 |    6.417 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.114 | 0.194 |   6.494 |    6.611 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.077 | 0.080 |   6.573 |    6.691 | 
     | U1_ClkDiv/U24                      | B v -> Y ^   | NOR2BX2M    | 0.156 | 0.132 |   6.705 |    6.823 | 
     | U1_ClkDiv/\counter_reg[5]          | D ^          | SDFFRX4M    | 0.156 | 0.000 |   6.705 |    6.823 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.094 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.044 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.304 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.568 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.796 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.033 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.290 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.565 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.738 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.786 | 
     | DFT_UART_CLK__L8_I3       | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.915 | 
     | U1_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    1.917 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.234
+ Phase Shift                   5.000
= Required Time                 6.789
- Arrival Time                  6.666
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.123 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.146 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.274 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.386 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.511 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.722 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.912 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.138 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.336 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.426 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.710 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.929 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.148 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.691 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.921 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.239 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.580 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.930 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.268 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.713 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.832 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.933 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.129 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.241 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.382 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.490 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.622 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.946 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.339 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.568 | 
     | U0_ClkDiv/U8                   | B v -> Y ^   | NOR2BXLM   | 0.262 | 0.221 |   6.666 |    6.789 | 
     | U0_ClkDiv/\counter_reg[4]      | D ^          | SDFFRX4M   | 0.262 | 0.000 |   6.666 |    6.789 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.123 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.099 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.049 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.299 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.563 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.790 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.028 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.285 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.560 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.732 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.780 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.900 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.901 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.233
+ Phase Shift                   5.000
= Required Time                 6.791
- Arrival Time                  6.661
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.130 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.154 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.281 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.393 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.518 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.730 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.920 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.145 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.343 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.433 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.717 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.936 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.155 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.698 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.928 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.246 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.588 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.937 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.276 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.720 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.839 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.940 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.136 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.249 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.389 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.497 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.629 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.953 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.346 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.575 | 
     | U0_ClkDiv/U9                   | B v -> Y ^   | NOR2BXLM   | 0.253 | 0.216 |   6.661 |    6.791 | 
     | U0_ClkDiv/\counter_reg[5]      | D ^          | SDFFRX4M   | 0.253 | 0.000 |   6.661 |    6.791 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.130 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.107 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.057 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.291 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.555 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.783 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.020 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.278 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.552 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.725 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.773 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.892 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.893 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.228
+ Phase Shift                   5.000
= Required Time                 6.795
- Arrival Time                  6.646
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.150 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.173 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.301 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.412 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.538 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.749 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.939 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.165 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.362 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.453 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.737 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.956 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.175 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.718 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.948 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.266 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.607 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.957 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.295 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.739 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.859 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.960 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.156 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.268 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.408 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.517 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.648 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.973 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.366 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.595 | 
     | U0_ClkDiv/U7                   | B v -> Y ^   | NOR2BXLM   | 0.227 | 0.201 |   6.645 |    6.795 | 
     | U0_ClkDiv/\counter_reg[3]      | D ^          | SDFFRX4M   | 0.227 | 0.000 |   6.646 |    6.795 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.150 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.126 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.076 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.272 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.536 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.763 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    1.001 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.258 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.533 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.705 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.754 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.873 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.874 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.226
+ Phase Shift                   5.000
= Required Time                 6.797
- Arrival Time                  6.639
= Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.158 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.182 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.309 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.421 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.547 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.758 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.948 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.174 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.371 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.462 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.745 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.964 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.183 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.726 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.957 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.275 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.616 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.966 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.304 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.748 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.867 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.968 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.165 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.277 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.417 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.525 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.657 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.981 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.375 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.603 | 
     | U0_ClkDiv/U6                   | B v -> Y ^   | NOR2BXLM   | 0.215 | 0.194 |   6.639 |    6.797 | 
     | U0_ClkDiv/\counter_reg[2]      | D ^          | SDFFRX4M   | 0.215 | 0.000 |   6.639 |    6.797 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.158 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.135 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.085 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.263 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.527 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.755 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.992 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.249 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.524 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.697 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.745 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.864 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.865 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.225
+ Phase Shift                   5.000
= Required Time                 6.798
- Arrival Time                  6.635
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.164 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.187 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.315 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.426 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.552 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.763 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    0.953 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.179 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.376 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.467 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.751 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    1.970 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.189 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.731 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    2.962 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.280 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.621 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    3.971 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.309 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.753 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.873 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    4.974 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.170 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.282 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.422 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.531 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.662 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    5.987 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.380 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.608 | 
     | U0_ClkDiv/U28                  | B v -> Y ^   | NOR2BXLM   | 0.209 | 0.190 |   6.635 |    6.798 | 
     | U0_ClkDiv/\counter_reg[7]      | D ^          | SDFFRX4M   | 0.209 | 0.000 |   6.635 |    6.798 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.164 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.140 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.090 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.258 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.522 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.750 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.987 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.244 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.519 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.692 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.740 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.859 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.860 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q         (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.050
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.661
- Arrival Time                  6.465
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.196 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.219 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.347 | 
     | scan_clk__L3_I0                         | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.459 | 
     | scan_clk__L4_I0                         | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.584 | 
     | scan_clk__L5_I0                         | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.795 | 
     | scan_clk__L6_I0                         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    0.985 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.211 | 
     | scan_clk__L8_I0                         | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.409 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.303 |    1.499 | 
     | u_ref_clk_mux/U1                        | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.783 | 
     | DFT_REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.002 | 
     | DFT_REF_CLK__L2_I1                      | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.221 | 
     | U0_RegFile/\Reg_File_reg[2][2]          | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.591 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_       | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.544 |    2.740 | 
     | U0_UART/u_rx/u_RX_FSM/U8                | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   2.821 |    3.017 | 
     | U0_UART/u_rx/u_RX_FSM/U68               | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.074 |    3.270 | 
     | U0_UART/u_rx/u_RX_FSM/U69               | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.327 |    3.523 | 
     | U0_UART/u_rx/u_RX_FSM/U70               | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   3.595 |    3.791 | 
     | U0_UART/u_rx/u_RX_FSM/U72               | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   3.736 |    3.931 | 
     | U0_UART/u_rx/u_RX_FSM/U73               | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   3.913 |    4.109 | 
     | U0_UART/u_rx/u_RX_FSM/U76               | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   4.031 |    4.226 | 
     | U0_UART/u_rx/u_RX_FSM/U61               | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   4.251 |    4.447 | 
     | U0_UART/u_rx/u_RX_FSM/U29               | A v -> Y ^  | NOR4X1M    | 0.844 | 0.515 |   4.766 |    4.962 | 
     | U0_UART/u_rx/u_RX_FSM/U18               | A ^ -> Y v  | INVX2M     | 0.255 | 0.239 |   5.006 |    5.201 | 
     | U0_UART/u_rx/u_RX_FSM/U19               | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   5.180 |    5.376 | 
     | U0_UART/u_rx/u_RX_FSM/U39               | A ^ -> Y v  | NAND4X2M   | 0.313 | 0.225 |   5.405 |    5.601 | 
     | U0_UART/u_rx/u_data_sampling/U66        | B v -> Y ^  | NAND3X1M   | 0.178 | 0.187 |   5.592 |    5.788 | 
     | U0_UART/u_rx/u_data_sampling/U5         | B0 ^ -> Y v | OAI31X1M   | 0.369 | 0.271 |   5.864 |    6.059 | 
     | U0_UART/u_rx/u_parity_check/U11         | A v -> Y v  | XNOR2X2M   | 0.231 | 0.216 |   6.080 |    6.275 | 
     | U0_UART/u_rx/u_parity_check/U6          | C v -> Y ^  | XOR3XLM    | 0.161 | 0.310 |   6.389 |    6.585 | 
     | U0_UART/u_rx/u_parity_check/U5          | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.075 |   6.465 |    6.661 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   6.465 |    6.661 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.196 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.172 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.045 | 
     | scan_clk__L3_I0                         | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.067 | 
     | scan_clk__L4_I0                         | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.193 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.404 | 
     | scan_clk__L6_I0                         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.594 | 
     | scan_clk__L7_I0                         | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.819 | 
     | scan_clk__L8_I0                         | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    1.017 | 
     | scan_clk__L9_I1                         | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.287 | 
     | scan_clk__L10_I0                        | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.403 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.666 | 
     | DFT_UART_RX_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.855 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.000 |   2.050 |    1.855 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.051
- Setup                         0.390
+ Phase Shift                   5.000
= Required Time                 6.662
- Arrival Time                  6.465
= Slack Time                    0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.197 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.220 | 
     | scan_clk__L2_I1                              | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.348 | 
     | scan_clk__L3_I0                              | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.459 | 
     | scan_clk__L4_I0                              | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.585 | 
     | scan_clk__L5_I0                              | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.796 | 
     | scan_clk__L6_I0                              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    0.986 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.212 | 
     | scan_clk__L8_I0                              | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.409 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.303 |    1.500 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.784 | 
     | DFT_REF_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.003 | 
     | DFT_REF_CLK__L2_I1                           | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.222 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.591 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.544 |    2.741 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   2.821 |    3.018 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.074 |    3.271 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.327 |    3.524 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   3.595 |    3.792 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   3.736 |    3.932 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   3.913 |    4.109 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   4.031 |    4.227 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   4.251 |    4.448 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.844 | 0.515 |   4.766 |    4.963 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.255 | 0.239 |   5.006 |    5.202 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   5.180 |    5.376 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.313 | 0.225 |   5.405 |    5.602 | 
     | U0_UART/u_rx/u_data_sampling/U66             | B v -> Y ^  | NAND3X1M   | 0.178 | 0.187 |   5.592 |    5.789 | 
     | U0_UART/u_rx/u_data_sampling/U5              | B0 ^ -> Y v | OAI31X1M   | 0.369 | 0.271 |   5.864 |    6.060 | 
     | U0_UART/u_rx/u_parity_check/U11              | A v -> Y v  | XNOR2X2M   | 0.231 | 0.216 |   6.080 |    6.276 | 
     | U0_UART/u_rx/u_parity_check/U6               | C v -> Y ^  | XOR3XLM    | 0.161 | 0.310 |   6.389 |    6.586 | 
     | U0_UART/u_rx/u_parity_check/U5               | B ^ -> Y v  | NOR2BX2M   | 0.068 | 0.075 |   6.465 |    6.661 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | D v         | SDFFRQX2M  | 0.068 | 0.000 |   6.465 |    6.662 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.197 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.173 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.046 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.066 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.192 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.403 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.593 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.819 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    1.016 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.287 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.402 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.665 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.854 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.855 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.209 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.985 | 
     | U0_ClkDiv/\counter_reg[0] | RN ^       | SDFFRX4M  | 9.898 | 0.073 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.209 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.136 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.704 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.941 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.646 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.694 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.814 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.985 | 
     | U0_ClkDiv/\counter_reg[1] | RN ^       | SDFFRX4M  | 9.898 | 0.073 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.136 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.704 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.941 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.646 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.694 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.814 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[7] | RN ^       | SDFFRX4M  | 9.898 | 0.072 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.214
+ Phase Shift                   5.000
= Required Time                 6.809
- Arrival Time                  6.598
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.210 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.234 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.361 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.473 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.599 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.810 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.000 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.225 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.423 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.514 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.797 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.016 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.235 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.778 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    3.009 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.327 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.668 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    4.017 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.356 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.800 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.919 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    5.020 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.217 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.329 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.469 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.577 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.709 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    6.033 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.427 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.655 | 
     | U0_ClkDiv/U5                   | B v -> Y ^   | NOR2BX1M   | 0.152 | 0.153 |   6.598 |    6.809 | 
     | U0_ClkDiv/\counter_reg[1]      | D ^          | SDFFRX4M   | 0.152 | 0.000 |   6.598 |    6.809 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[5] | RN ^       | SDFFRX4M  | 9.898 | 0.072 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[2] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[3] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.702 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.644 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.692 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.475 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.987 | 
     | U0_ClkDiv/\counter_reg[6] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.138 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.210 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.474 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.702 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.939 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.471 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.644 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.692 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.845
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.213 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.476 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.988 | 
     | U0_ClkDiv/\counter_reg[4] | RN ^       | SDFFRX4M  | 9.898 | 0.070 |   5.845 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.213 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.189 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.139 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.209 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.473 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.700 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.938 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.195 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.470 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.642 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.691 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.810 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.811 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.400
+ Phase Shift                   5.000
= Required Time                 6.652
- Arrival Time                  6.431
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.221 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.244 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.372 | 
     | scan_clk__L3_I0                                 | A v -> Y ^  | INVXLM     | 0.156 | 0.112 |   0.263 |    0.484 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v  | INVXLM     | 0.142 | 0.126 |   0.388 |    0.609 | 
     | scan_clk__L5_I0                                 | A v -> Y ^  | INVXLM     | 0.294 | 0.211 |   0.600 |    0.820 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.790 |    1.010 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | INVXLM     | 0.287 | 0.226 |   1.015 |    1.236 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v  | INVXLM     | 0.218 | 0.198 |   1.213 |    1.434 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | INVX2M     | 0.084 | 0.091 |   1.303 |    1.524 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.808 | 
     | DFT_REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.027 | 
     | DFT_REF_CLK__L2_I1                              | A v -> Y ^  | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.246 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.370 |   2.395 |    2.616 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.084 | 0.150 |   2.544 |    2.765 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   2.821 |    3.042 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.074 |    3.295 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   3.327 |    3.548 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   3.595 |    3.816 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   3.736 |    3.956 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   3.913 |    4.134 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   4.031 |    4.251 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   4.251 |    4.472 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.844 | 0.515 |   4.766 |    4.987 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.255 | 0.239 |   5.006 |    5.227 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.175 | 0.174 |   5.180 |    5.401 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.313 | 0.225 |   5.405 |    5.626 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.109 | 0.116 |   5.521 |    5.742 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X2M   | 0.174 | 0.132 |   5.653 |    5.874 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.159 | 0.143 |   5.796 |    6.017 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.143 | 0.065 |   5.861 |    6.082 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX6M     | 0.074 | 0.163 |   6.024 |    6.245 | 
     | U0_UART/u_rx/u_edge_bit_counter/U19             | B0 v -> Y ^ | AOI21X2M   | 0.206 | 0.149 |   6.173 |    6.394 | 
     | U0_UART/u_rx/u_edge_bit_counter/U27             | B0 ^ -> Y ^ | OA21X2M    | 0.078 | 0.170 |   6.343 |    6.564 | 
     | U0_UART/u_rx/u_edge_bit_counter/U26             | B0 ^ -> Y v | OAI32X1M   | 0.120 | 0.088 |   6.431 |    6.652 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | D v         | SDFFRQX2M  | 0.120 | 0.000 |   6.431 |    6.652 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.221 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.197 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.070 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.042 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.167 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.379 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.569 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.794 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.992 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.262 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.378 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.641 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.829 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.052 |    1.831 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.212
+ Phase Shift                   5.000
= Required Time                 6.812
- Arrival Time                  6.589
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.222 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.246 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.373 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.485 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.611 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.822 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.012 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.238 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.435 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.526 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.809 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.029 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.248 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.790 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    3.021 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.339 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.680 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    4.030 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.368 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.812 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.932 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    5.032 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.229 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.341 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.481 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.590 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.721 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    6.046 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.439 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.667 | 
     | U0_ClkDiv/U10                  | B v -> Y ^   | NOR2BX1M   | 0.137 | 0.144 |   6.589 |    6.812 | 
     | U0_ClkDiv/\counter_reg[6]      | D ^          | SDFFRX4M   | 0.137 | 0.000 |   6.589 |    6.812 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.222 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.199 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.149 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.199 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.463 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.691 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.928 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.185 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.460 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.633 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.681 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.800 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.801 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.023
- Setup                         0.211
+ Phase Shift                   5.000
= Required Time                 6.812
- Arrival Time                  6.585
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.228 | 
     | scan_clk__L1_I0                | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.023 |   0.023 |    0.251 | 
     | scan_clk__L2_I1                | A v -> Y v   | BUFX3M     | 0.062 | 0.127 |   0.151 |    0.379 | 
     | scan_clk__L3_I0                | A v -> Y ^   | INVXLM     | 0.156 | 0.112 |   0.263 |    0.491 | 
     | scan_clk__L4_I0                | A ^ -> Y v   | INVXLM     | 0.142 | 0.126 |   0.388 |    0.616 | 
     | scan_clk__L5_I0                | A v -> Y ^   | INVXLM     | 0.294 | 0.211 |   0.600 |    0.827 | 
     | scan_clk__L6_I0                | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.790 |    1.017 | 
     | scan_clk__L7_I0                | A v -> Y ^   | INVXLM     | 0.287 | 0.226 |   1.015 |    1.243 | 
     | scan_clk__L8_I0                | A ^ -> Y v   | INVXLM     | 0.218 | 0.198 |   1.213 |    1.441 | 
     | scan_clk__L9_I0                | A v -> Y ^   | INVX2M     | 0.084 | 0.091 |   1.303 |    1.531 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.212 | 0.284 |   1.587 |    1.815 | 
     | DFT_REF_CLK__L1_I0             | A ^ -> Y v   | CLKINVX8M  | 0.260 | 0.219 |   1.806 |    2.034 | 
     | DFT_REF_CLK__L2_I1             | A v -> Y ^   | CLKINVX40M | 0.281 | 0.219 |   2.025 |    2.253 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.271 | 0.543 |   2.568 |    2.796 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   2.798 |    3.026 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   3.116 |    3.344 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   3.457 |    3.685 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |   3.807 |    4.035 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |   4.146 |    4.373 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.219 | 0.444 |   4.590 |    4.818 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   4.709 |    4.937 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   4.810 |    5.038 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.196 |   5.006 |    5.234 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   5.119 |    5.346 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   5.259 |    5.487 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   5.367 |    5.595 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   5.499 |    5.727 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   5.823 |    6.051 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   6.216 |    6.444 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.226 | 0.228 |   6.445 |    6.673 | 
     | U0_ClkDiv/U29                  | B v -> Y ^   | NOR2BX2M   | 0.133 | 0.140 |   6.585 |    6.812 | 
     | U0_ClkDiv/\counter_reg[0]      | D ^          | SDFFRX4M   | 0.133 | 0.000 |   6.585 |    6.812 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.228 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.204 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.154 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.194 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.458 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.685 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.923 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.180 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.455 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.627 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.675 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.795 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.795 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.847
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.254 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.518 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.030 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | RN ^       | SDFFRX1M  | 9.898 | 0.071 |   5.847 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.254 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.231 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.103 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.009 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.134 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.346 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.536 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.761 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.959 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.229 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.345 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.608 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.796 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.520 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.032 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | RN ^       | SDFFRX1M  | 9.898 | 0.069 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.233 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.132 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.343 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.533 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.759 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.227 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.605 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.794 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.520 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.032 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | RN ^       | SDFFRX1M  | 9.898 | 0.068 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.233 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.132 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.343 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.533 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.759 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.227 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.605 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.794 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.521 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.033 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | RN ^       | SDFFRX1M  | 9.898 | 0.068 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.234 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.131 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.342 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.532 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.758 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.226 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.604 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.793 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.842
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.259 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.522 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.034 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | RN ^       | SDFFRX1M  | 9.898 | 0.066 |   5.842 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.259 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.235 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.108 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.004 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.130 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.341 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.531 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.757 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.954 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.225 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.340 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.603 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.792 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.053 |    1.795 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.100
- Arrival Time                  5.841
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.259 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.523 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.035 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | RN ^       | SDFFRX1M  | 9.898 | 0.065 |   5.841 |    6.100 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.259 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.236 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.108 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.004 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.129 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.340 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.530 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.756 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.954 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.224 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.340 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.602 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.791 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.053 |    1.794 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.099
- Arrival Time                  5.839
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.260 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.524 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.036 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | RN ^       | SDFFRX1M  | 9.898 | 0.063 |   5.839 |    6.099 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.260 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.237 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.109 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.003 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.128 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.339 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.529 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.755 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.953 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.223 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.339 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.601 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.790 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M   | 0.103 | 0.002 |   2.052 |    1.792 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.099
- Arrival Time                  5.837
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.262 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.525 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.037 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | RN ^       | SDFFRX1M  | 9.898 | 0.061 |   5.837 |    6.099 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.262 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.238 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.111 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.001 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.127 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.338 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.528 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.753 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.951 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.221 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.337 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.600 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.789 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M   | 0.103 | 0.001 |   2.052 |    1.790 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.035
- Setup                         0.959
+ Phase Shift                   5.000
= Required Time                 6.076
- Arrival Time                  5.813
= Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |    0.263 | 
     | u_uart_rst_mux/U1       | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.527 | 
     | DFT_UART_RST__Exclude_0 | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.039 | 
     | U1_ClkDiv/flag_reg      | RN ^       | SDFFRX4M  | 9.898 | 0.037 |   5.813 |    6.076 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.263 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.240 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.190 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.158 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.422 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.650 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.887 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.144 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.419 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.592 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.640 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.769 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    1.771 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.876
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.848
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |    0.299 | 
     | u_uart_rst_mux/U1       | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.563 | 
     | DFT_UART_RST__Exclude_0 | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.075 | 
     | U0_ClkDiv/flag_reg      | RN ^       | SDFFRQX2M | 9.898 | 0.073 |   5.848 |    6.148 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.299 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.276 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.226 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.122 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.386 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.614 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.851 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.109 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.383 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.556 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.604 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.723 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.185 | 0.001 |   2.023 |    1.724 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[7] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.847
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.301 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.564 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.076 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.301 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.277 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.150 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.038 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.088 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.299 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.489 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.715 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.912 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.183 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.298 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.561 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.750 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.753 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[5] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.847
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.301 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.564 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.076 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.301 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.277 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.150 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.038 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.088 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.299 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.489 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.714 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.912 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.182 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.298 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.561 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.750 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.752 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.838 |    6.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.044 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.906 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.292 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stop_error_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stop_error_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | RN ^       | SDFFRQX4M | 9.898 | 0.063 |   5.838 |    6.146 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | CK ^       | SDFFRQX4M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                      | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | RN ^       | SDFFRQX2M | 9.898 | 0.062 |   5.838 |    6.146 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[6] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.840
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | RN ^       | SDFFRQX2M | 9.898 | 0.064 |   5.840 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.308 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.157 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.707 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.175 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.745 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stp_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stp_err_reg/RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0               | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | RN ^       | SDFFRQX2M | 9.898 | 0.062 |   5.838 |    6.146 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.308 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.157 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.707 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                       | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.175 | 
     | scan_clk__L10_I0                      | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.743 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[3] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.839
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.839 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.309 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.285 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.158 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.046 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.291 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.481 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.706 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.904 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.174 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.290 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.553 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 

