INFO: [VRFC 10-2263] Analyzing Verilog file "D:/general/University/VHDL/project/UnvProject/VHDL/project_1.sim/sim_1/synth/func/xsim/main_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
