# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_11.srcs/sources_1/new/ALU_64.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v" \
"../../../../Lab_11.srcs/sources_1/new/CU_mux.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v" \
"../../../../Lab_11.srcs/sources_1/imports/Pipelined-Processor/EXMEM.v" \
"../../../../Lab_11.srcs/sources_1/new/ForwardingUnit.v" \
"../../../../Lab_11.srcs/sources_1/new/HazardDetection.v" \
"../../../../Lab_11.srcs/sources_1/imports/Pipelined-Processor/IDEX.v" \
"../../../../Lab_11.srcs/sources_1/imports/Pipelined-Processor/IFID.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../Lab_11.srcs/sources_1/imports/Pipelined-Processor/MEMWB.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v" \
"../../../../Lab_11.srcs/sources_1/new/PuraProcessor.v" \
"../../../../Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v" \
"../../../../Lab_11.srcs/sim_1/new/TASK2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
