{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687188440364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687188440365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 12:27:20 2023 " "Processing started: Mon Jun 19 12:27:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687188440365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188440365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188440365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687188440689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687188440689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsum.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullsum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullsum " "Found entity 1: fullsum" {  } { { "fullsum.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/fullsum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculadora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188447748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687188447775 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 576 3560 3728 592 "E\[3..0\]" "" } { 568 4920 5096 584 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447778 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 576 3560 3728 592 "E\[3..0\]" "" } { 448 4632 4648 465 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "E " "Converted elements in bus name \"E\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "E\[3..0\] E3..0 " "Converted element name(s) from \"E\[3..0\]\" to \"E3..0\"" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 576 3560 3728 592 "E\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1687188447778 ""}  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 576 3560 3728 592 "E\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1687188447778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "calculadora.bdf" "inst1" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 368 4520 4632 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst4 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst4\"" {  } { { "calculadora.bdf" "inst4" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 520 3872 4008 616 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 memoria:inst4\|decoder2to4:inst35 " "Elaborating entity \"decoder2to4\" for hierarchy \"memoria:inst4\|decoder2to4:inst35\"" {  } { { "memoria.bdf" "inst35" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/memoria.bdf" { { 1280 2472 2568 1408 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/9368848/Documents/LSD/calculadora/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687188447800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687188447800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst5 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst5\"" {  } { { "calculadora.bdf" "inst5" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 280 3872 4064 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/9368848/Documents/LSD/calculadora/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687188447801 "|calculadora|debouncer:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst2 " "Elaborating entity \"contador\" for hierarchy \"contador:inst2\"" {  } { { "calculadora.bdf" "inst2" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 400 3888 3984 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento2 complemento2:inst14 " "Elaborating entity \"complemento2\" for hierarchy \"complemento2:inst14\"" {  } { { "calculadora.bdf" "inst14" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 1096 3880 4008 1192 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsum complemento2:inst14\|fullsum:inst3 " "Elaborating entity \"fullsum\" for hierarchy \"complemento2:inst14\|fullsum:inst3\"" {  } { { "complemento2.bdf" "inst3" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/complemento2.bdf" { { 376 1744 1840 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "calculadora.bdf" "inst" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 656 3880 4008 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188447809 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst5\|out_key debouncer:inst5\|out_key~_emulated debouncer:inst5\|out_key~1 " "Register \"debouncer:inst5\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst5\|out_key~_emulated\" and latch \"debouncer:inst5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/9368848/Documents/LSD/calculadora/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687188448285 "|calculadora|debouncer:inst5|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst5\|intermediate debouncer:inst5\|intermediate~_emulated debouncer:inst5\|out_key~1 " "Register \"debouncer:inst5\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst5\|intermediate~_emulated\" and latch \"debouncer:inst5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/9368848/Documents/LSD/calculadora/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687188448285 "|calculadora|debouncer:inst5|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1687188448285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A GND " "Pin \"A\" is stuck at GND" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 488 4920 5096 504 "A" "" } { 384 4632 4648 401 "A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687188448536 "|calculadora|A"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 528 4920 5096 544 "C" "" } { 416 4632 4650 433 "C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687188448536 "|calculadora|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_3 GND " "Pin \"B_3\" is stuck at GND" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 248 4928 5104 264 "B_3" "" } { 232 4632 4672 249 "B_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687188448536 "|calculadora|B_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C_3 GND " "Pin \"C_3\" is stuck at GND" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 264 4928 5104 280 "C_3" "" } { 248 4632 4672 265 "C_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687188448536 "|calculadora|C_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_3 VCC " "Pin \"G_3\" is stuck at VCC" {  } { { "calculadora.bdf" "" { Schematic "C:/Users/9368848/Documents/LSD/calculadora/calculadora.bdf" { { 328 4928 5104 344 "G_3" "" } { 312 4632 4672 329 "G_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687188448536 "|calculadora|G_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687188448536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687188448597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687188449055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687188449055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687188449091 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687188449091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687188449091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687188449091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687188449107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 12:27:29 2023 " "Processing ended: Mon Jun 19 12:27:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687188449107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687188449107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687188449107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687188449107 ""}
