#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x130e20420 .scope module, "tb_mips_32" "tb_mips_32" 2 3;
 .timescale -9 -12;
v0x600003ff4750_0 .var "clk", 0 0;
v0x600003ff47e0_0 .var "reset", 0 0;
v0x600003ff4870_0 .net "result", 31 0, L_0x6000026e3aa0;  1 drivers
S_0x130e24f30 .scope module, "uut" "mips_32" 2 10, 3 4 0, S_0x130e20420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "result";
L_0x6000026e35d0 .functor BUFZ 1, v0x600003fee760_0, C4<0>, C4<0>, C4<0>;
L_0x6000026e3640 .functor BUFZ 5, L_0x600003ce0460, C4<00000>, C4<00000>, C4<00000>;
L_0x6000026e36b0 .functor BUFZ 1, v0x600003fee7f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000026e3aa0 .functor BUFZ 32, L_0x600003ce0500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003fea520_0 .net "Control_Hazard", 0 0, L_0x6000026e36b0;  1 drivers
v0x600003fea5b0_0 .net "Data_Hazard", 0 0, v0x600003fee760_0;  1 drivers
v0x600003fea640_0 .net "Forward_A", 1 0, v0x600003fee2e0_0;  1 drivers
v0x600003fea6d0_0 .net "Forward_B", 1 0, v0x600003fee370_0;  1 drivers
v0x600003fea760_0 .net "alu_in2_out", 31 0, L_0x6000026e3950;  1 drivers
v0x600003fea7f0_0 .net "alu_op", 1 0, L_0x600003ce57c0;  1 drivers
v0x600003fea880_0 .net "alu_result", 31 0, v0x600003fec5a0_0;  1 drivers
v0x600003fea910_0 .net "alu_src", 0 0, L_0x600003ce5a40;  1 drivers
v0x600003fea9a0_0 .net "branch_address", 9 0, L_0x600003ce54a0;  1 drivers
v0x600003feaa30_0 .net "branch_taken", 0 0, L_0x6000026e3790;  1 drivers
v0x600003feaac0_0 .net "clk", 0 0, v0x600003ff4750_0;  1 drivers
v0x600003feab50_0 .net "destination_reg", 4 0, L_0x600003ce59a0;  1 drivers
v0x600003feabe0_0 .net "en", 0 0, L_0x6000026e35d0;  1 drivers
v0x600003feac70_0 .net "ex_mem_alu_in2_out", 31 0, L_0x600003ce7b60;  1 drivers
v0x600003fead00_0 .net "ex_mem_alu_result", 31 0, L_0x600003ce7ac0;  1 drivers
v0x600003fead90_0 .net "ex_mem_destination_reg", 4 0, L_0x600003ce78e0;  1 drivers
v0x600003feae20_0 .net "ex_mem_instr", 31 0, L_0x600003ce7a20;  1 drivers
v0x600003feaeb0_0 .net "ex_mem_mem_read", 0 0, L_0x600003ce7ca0;  1 drivers
v0x600003feaf40_0 .net "ex_mem_mem_to_reg", 0 0, L_0x600003ce7c00;  1 drivers
v0x600003feafd0_0 .net "ex_mem_mem_write", 0 0, L_0x600003ce7d40;  1 drivers
v0x600003feb060_0 .net "ex_mem_q", 104 0, v0x600003fec120_0;  1 drivers
v0x600003feb0f0_0 .net "ex_mem_reg_write", 0 0, L_0x600003ce7de0;  1 drivers
v0x600003feb180_0 .net "flush", 0 0, v0x600003fee7f0_0;  1 drivers
v0x600003feb210_0 .net "id_ex_alu_op", 1 0, L_0x600003ce68a0;  1 drivers
v0x600003feb2a0_0 .net "id_ex_alu_src", 0 0, L_0x600003ce6a80;  1 drivers
v0x600003feb330_0 .net "id_ex_destination_reg", 4 0, L_0x600003ce6760;  1 drivers
v0x600003feb3c0_0 .net "id_ex_imm_value", 31 0, L_0x600003ce66c0;  1 drivers
v0x600003feb450_0 .net "id_ex_instr", 31 0, L_0x600003ce64e0;  1 drivers
v0x600003feb4e0_0 .net "id_ex_mem_read", 0 0, L_0x600003ce6940;  1 drivers
v0x600003feb570_0 .net "id_ex_mem_to_reg", 0 0, L_0x600003ce6800;  1 drivers
v0x600003feb600_0 .net "id_ex_mem_write", 0 0, L_0x600003ce69e0;  1 drivers
v0x600003feb690_0 .net "id_ex_q", 139 0, v0x600003feed00_0;  1 drivers
v0x600003feb720_0 .net "id_ex_reg1", 31 0, L_0x600003ce6580;  1 drivers
v0x600003feb7b0_0 .net "id_ex_reg2", 31 0, L_0x600003ce6620;  1 drivers
v0x600003feb840_0 .net "id_ex_reg_write", 0 0, L_0x600003ce6b20;  1 drivers
v0x600003feb8d0_0 .net "if_id_instr", 31 0, L_0x600003ce4c80;  1 drivers
v0x600003feb960_0 .net "if_id_pc_plus4", 9 0, L_0x600003ce4be0;  1 drivers
v0x600003feb9f0_0 .net "if_id_q", 41 0, v0x600003fea1c0_0;  1 drivers
v0x600003feba80_0 .net "imm_value", 31 0, L_0x6000026e3870;  1 drivers
v0x600003febb10_0 .net "instr", 31 0, L_0x6000026e3720;  1 drivers
v0x600003febba0_0 .net "jump", 0 0, v0x600003feefd0_0;  1 drivers
v0x600003febc30_0 .net "jump_address", 9 0, L_0x600003ce4f00;  1 drivers
v0x600003febcc0_0 .net "mem_read", 0 0, L_0x600003ce5860;  1 drivers
v0x600003febd50_0 .net "mem_read_data", 31 0, L_0x600003ce00a0;  1 drivers
v0x600003febde0_0 .net "mem_to_reg", 0 0, L_0x600003ce5720;  1 drivers
v0x600003febe70_0 .net "mem_wb_alu_result", 31 0, L_0x600003ce01e0;  1 drivers
v0x600003febf00_0 .net "mem_wb_destination_reg", 4 0, L_0x600003ce0460;  1 drivers
v0x600003ff4000_0 .net "mem_wb_mem_read_data", 31 0, L_0x600003ce0280;  1 drivers
v0x600003ff4090_0 .net "mem_wb_mem_to_reg", 0 0, L_0x600003ce0320;  1 drivers
v0x600003ff4120_0 .net "mem_wb_q", 70 0, v0x600003fea400_0;  1 drivers
v0x600003ff41b0_0 .net "mem_wb_reg_write", 0 0, L_0x600003ce03c0;  1 drivers
v0x600003ff4240_0 .net "mem_wb_write_reg_addr", 4 0, L_0x6000026e3640;  1 drivers
v0x600003ff42d0_0 .net "mem_write", 0 0, L_0x600003ce5900;  1 drivers
v0x600003ff4360_0 .net "pc_plus4", 9 0, L_0x600003ce4aa0;  1 drivers
v0x600003ff43f0_0 .net "reg1", 31 0, L_0x600003ce5f40;  1 drivers
v0x600003ff4480_0 .net "reg2", 31 0, L_0x600003ce6260;  1 drivers
v0x600003ff4510_0 .net "reg_write", 0 0, L_0x600003ce5ae0;  1 drivers
v0x600003ff45a0_0 .net "reset", 0 0, v0x600003ff47e0_0;  1 drivers
v0x600003ff4630_0 .net "result", 31 0, L_0x6000026e3aa0;  alias, 1 drivers
v0x600003ff46c0_0 .net "write_back_data", 31 0, L_0x600003ce0500;  1 drivers
L_0x600003ce4960 .concat [ 32 10 0 0], L_0x6000026e3720, L_0x600003ce4aa0;
L_0x600003ce4be0 .part v0x600003fea1c0_0, 32, 10;
L_0x600003ce4c80 .part v0x600003fea1c0_0, 0, 32;
LS_0x600003ce6440_0_0 .concat [ 1 1 1 1], L_0x600003ce5ae0, L_0x600003ce5a40, L_0x600003ce5900, L_0x600003ce5860;
LS_0x600003ce6440_0_4 .concat [ 2 1 5 32], L_0x600003ce57c0, L_0x600003ce5720, L_0x600003ce59a0, L_0x6000026e3870;
LS_0x600003ce6440_0_8 .concat [ 32 32 32 0], L_0x600003ce6260, L_0x600003ce5f40, L_0x600003ce4c80;
L_0x600003ce6440 .concat [ 4 40 96 0], LS_0x600003ce6440_0_0, LS_0x600003ce6440_0_4, LS_0x600003ce6440_0_8;
L_0x600003ce64e0 .part v0x600003feed00_0, 108, 32;
L_0x600003ce6580 .part v0x600003feed00_0, 76, 32;
L_0x600003ce6620 .part v0x600003feed00_0, 44, 32;
L_0x600003ce66c0 .part v0x600003feed00_0, 12, 32;
L_0x600003ce6760 .part v0x600003feed00_0, 7, 5;
L_0x600003ce6800 .part v0x600003feed00_0, 6, 1;
L_0x600003ce68a0 .part v0x600003feed00_0, 4, 2;
L_0x600003ce6940 .part v0x600003feed00_0, 3, 1;
L_0x600003ce69e0 .part v0x600003feed00_0, 2, 1;
L_0x600003ce6a80 .part v0x600003feed00_0, 1, 1;
L_0x600003ce6b20 .part v0x600003feed00_0, 0, 1;
L_0x600003ce6bc0 .part L_0x600003ce4c80, 21, 5;
L_0x600003ce6c60 .part L_0x600003ce4c80, 16, 5;
L_0x600003ce77a0 .part L_0x600003ce64e0, 21, 5;
L_0x600003ce7840 .part L_0x600003ce64e0, 16, 5;
LS_0x600003ce7980_0_0 .concat [ 1 1 1 1], L_0x600003ce6b20, L_0x600003ce69e0, L_0x600003ce6940, L_0x600003ce6800;
LS_0x600003ce7980_0_4 .concat [ 32 32 5 32], L_0x6000026e3950, v0x600003fec5a0_0, L_0x600003ce6760, L_0x600003ce64e0;
L_0x600003ce7980 .concat [ 4 101 0 0], LS_0x600003ce7980_0_0, LS_0x600003ce7980_0_4;
L_0x600003ce7a20 .part v0x600003fec120_0, 73, 32;
L_0x600003ce78e0 .part v0x600003fec120_0, 68, 5;
L_0x600003ce7ac0 .part v0x600003fec120_0, 36, 32;
L_0x600003ce7b60 .part v0x600003fec120_0, 4, 32;
L_0x600003ce7c00 .part v0x600003fec120_0, 3, 1;
L_0x600003ce7ca0 .part v0x600003fec120_0, 2, 1;
L_0x600003ce7d40 .part v0x600003fec120_0, 1, 1;
L_0x600003ce7de0 .part v0x600003fec120_0, 0, 1;
LS_0x600003ce0140_0_0 .concat [ 5 1 1 32], L_0x600003ce78e0, L_0x600003ce7de0, L_0x600003ce7c00, L_0x600003ce00a0;
LS_0x600003ce0140_0_4 .concat [ 32 0 0 0], L_0x600003ce7ac0;
L_0x600003ce0140 .concat [ 39 32 0 0], LS_0x600003ce0140_0_0, LS_0x600003ce0140_0_4;
L_0x600003ce01e0 .part v0x600003fea400_0, 39, 32;
L_0x600003ce0280 .part v0x600003fea400_0, 7, 32;
L_0x600003ce0320 .part v0x600003fea400_0, 6, 1;
L_0x600003ce03c0 .part v0x600003fea400_0, 5, 1;
L_0x600003ce0460 .part v0x600003fea400_0, 0, 5;
L_0x600003ce0500 .functor MUXZ 32, L_0x600003ce01e0, L_0x600003ce0280, L_0x600003ce0320, C4<>;
S_0x130e1e760 .scope module, "IF_unit" "IF_pipe_stage" 3 99, 4 3 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 10 "branch_address";
    .port_info 4 /INPUT 10 "jump_address";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 10 "pc_plus4";
    .port_info 8 /OUTPUT 32 "instr";
v0x600003fe2eb0_0 .net "PC_in", 9 0, L_0x600003ce48c0;  1 drivers
v0x600003fe2f40_0 .net "PC_out", 9 0, v0x600003fe2520_0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x600003fe2fd0_0 .net/2u *"_ivl_0", 9 0, L_0x138088010;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x600003fe3060_0 .net/2u *"_ivl_4", 9 0, L_0x1380880a0;  1 drivers
v0x600003fe30f0_0 .net "branch_address", 9 0, L_0x600003ce54a0;  alias, 1 drivers
v0x600003fe3180_0 .net "branch_taken", 0 0, L_0x6000026e3790;  alias, 1 drivers
v0x600003fe3210_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fe32a0_0 .net "en", 0 0, L_0x6000026e35d0;  alias, 1 drivers
v0x600003fe3330_0 .net "instr", 31 0, L_0x6000026e3720;  alias, 1 drivers
v0x600003fe33c0_0 .net "jump", 0 0, v0x600003feefd0_0;  alias, 1 drivers
v0x600003fe3450_0 .net "jump_address", 9 0, L_0x600003ce4f00;  alias, 1 drivers
v0x600003fe34e0_0 .net "mux1_out", 9 0, L_0x600003ce4500;  1 drivers
v0x600003fe3570_0 .net "pc_plus4", 9 0, L_0x600003ce4aa0;  alias, 1 drivers
v0x600003fe3600_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
L_0x600003ce4aa0 .arith/sum 10, v0x600003fe2520_0, L_0x138088010;
L_0x600003ce45a0 .arith/sum 10, v0x600003fe2520_0, L_0x1380880a0;
S_0x130e27b20 .scope module, "PC" "pipe_reg_en" 4 38, 5 3 0, S_0x130e1e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 10 "d";
    .port_info 5 /OUTPUT 10 "q";
P_0x6000018f1040 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000001010>;
v0x600003fe22e0_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fe2370_0 .net "d", 9 0, L_0x600003ce48c0;  alias, 1 drivers
v0x600003fe2400_0 .net "en", 0 0, L_0x6000026e35d0;  alias, 1 drivers
L_0x1380880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003fe2490_0 .net "flush", 0 0, L_0x1380880e8;  1 drivers
v0x600003fe2520_0 .var "q", 9 0;
v0x600003fe25b0_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
E_0x6000003c2d30 .event posedge, v0x600003fe25b0_0, v0x600003fe22e0_0;
S_0x130e23620 .scope module, "imem" "instruction_mem" 4 19, 6 23 0, S_0x130e1e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "read_addr";
    .port_info 1 /OUTPUT 32 "data";
L_0x6000026e3720 .functor BUFZ 32, L_0x600003ce4b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003fe2640_0 .net *"_ivl_0", 31 0, L_0x600003ce4b40;  1 drivers
v0x600003fe26d0_0 .net *"_ivl_3", 7 0, L_0x600003ce4280;  1 drivers
v0x600003fe2760_0 .net *"_ivl_4", 9 0, L_0x600003ce4320;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fe27f0_0 .net *"_ivl_7", 1 0, L_0x138088058;  1 drivers
v0x600003fe2880_0 .net "data", 31 0, L_0x6000026e3720;  alias, 1 drivers
v0x600003fe2910_0 .net "read_addr", 9 0, v0x600003fe2520_0;  alias, 1 drivers
v0x600003fe29a0 .array "rom", 0 255, 31 0;
L_0x600003ce4b40 .array/port v0x600003fe29a0, L_0x600003ce4320;
L_0x600003ce4280 .part v0x600003fe2520_0, 2, 8;
L_0x600003ce4320 .concat [ 8 2 0 0], L_0x600003ce4280, L_0x138088058;
S_0x130e0a840 .scope module, "m1" "mux2" 4 24, 7 3 0, S_0x130e1e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 10 "y";
P_0x6000018f1140 .param/l "mux_width" 0 7 3, +C4<00000000000000000000000000001010>;
v0x600003fe2a30_0 .net "a", 9 0, L_0x600003ce45a0;  1 drivers
v0x600003fe2ac0_0 .net "b", 9 0, L_0x600003ce54a0;  alias, 1 drivers
v0x600003fe2b50_0 .net "sel", 0 0, L_0x6000026e3790;  alias, 1 drivers
v0x600003fe2be0_0 .net "y", 9 0, L_0x600003ce4500;  alias, 1 drivers
L_0x600003ce4500 .functor MUXZ 10, L_0x600003ce45a0, L_0x600003ce54a0, L_0x6000026e3790, C4<>;
S_0x130e0a9b0 .scope module, "m2" "mux2" 4 31, 7 3 0, S_0x130e1e760;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 10 "y";
P_0x6000018f11c0 .param/l "mux_width" 0 7 3, +C4<00000000000000000000000000001010>;
v0x600003fe2c70_0 .net "a", 9 0, L_0x600003ce4500;  alias, 1 drivers
v0x600003fe2d00_0 .net "b", 9 0, L_0x600003ce4f00;  alias, 1 drivers
v0x600003fe2d90_0 .net "sel", 0 0, v0x600003feefd0_0;  alias, 1 drivers
v0x600003fe2e20_0 .net "y", 9 0, L_0x600003ce48c0;  alias, 1 drivers
L_0x600003ce48c0 .functor MUXZ 10, L_0x600003ce4500, L_0x600003ce4f00, v0x600003feefd0_0, C4<>;
S_0x130e063b0 .scope module, "data_mem" "data_memory" 3 266, 8 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_access_addr";
    .port_info 2 /INPUT 32 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_en";
    .port_info 4 /INPUT 1 "mem_read_en";
    .port_info 5 /OUTPUT 32 "mem_read_data";
L_0x1380885b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000026e3a30 .functor XNOR 1, L_0x600003ce7ca0, L_0x1380885b0, C4<0>, C4<0>;
L_0x1380885f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fe3720_0 .net *"_ivl_11", 1 0, L_0x1380885f8;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fe37b0_0 .net/2u *"_ivl_12", 31 0, L_0x138088640;  1 drivers
v0x600003fe3840_0 .net/2u *"_ivl_2", 0 0, L_0x1380885b0;  1 drivers
v0x600003fe38d0_0 .net *"_ivl_4", 0 0, L_0x6000026e3a30;  1 drivers
v0x600003fe3960_0 .net *"_ivl_6", 31 0, L_0x600003ce7f20;  1 drivers
v0x600003fe39f0_0 .net *"_ivl_8", 9 0, L_0x600003ce0000;  1 drivers
v0x600003fe3a80_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fe3b10_0 .var/i "i", 31 0;
v0x600003fe3ba0_0 .net "mem_access_addr", 31 0, L_0x600003ce7ac0;  alias, 1 drivers
v0x600003fe3c30_0 .net "mem_read_data", 31 0, L_0x600003ce00a0;  alias, 1 drivers
v0x600003fe3cc0_0 .net "mem_read_en", 0 0, L_0x600003ce7ca0;  alias, 1 drivers
v0x600003fe3d50_0 .net "mem_write_data", 31 0, L_0x600003ce7b60;  alias, 1 drivers
v0x600003fe3de0_0 .net "mem_write_en", 0 0, L_0x600003ce7d40;  alias, 1 drivers
v0x600003fe3e70 .array "ram", 0 255, 31 0;
v0x600003fe3f00_0 .net "ram_addr", 7 0, L_0x600003ce7e80;  1 drivers
E_0x6000003c2250 .event posedge, v0x600003fe22e0_0;
L_0x600003ce7e80 .part L_0x600003ce7ac0, 2, 8;
L_0x600003ce7f20 .array/port v0x600003fe3e70, L_0x600003ce0000;
L_0x600003ce0000 .concat [ 8 2 0 0], L_0x600003ce7e80, L_0x1380885f8;
L_0x600003ce00a0 .functor MUXZ 32, L_0x138088640, L_0x600003ce7f20, L_0x6000026e3a30, C4<>;
S_0x130e06520 .scope module, "ex_mem_regs" "pipe_reg" 3 241, 9 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x6000018f1300 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000001101001>;
v0x600003fec000_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fec090_0 .net "d", 104 0, L_0x600003ce7980;  1 drivers
v0x600003fec120_0 .var "q", 104 0;
v0x600003fec1b0_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
S_0x130e04790 .scope module, "ex_pip_stage" "EX_pipe_stage" 3 206, 10 3 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_instr";
    .port_info 1 /INPUT 32 "reg1";
    .port_info 2 /INPUT 32 "reg2";
    .port_info 3 /INPUT 32 "id_ex_imm_value";
    .port_info 4 /INPUT 32 "ex_mem_alu_result";
    .port_info 5 /INPUT 32 "mem_wb_write_back_result";
    .port_info 6 /INPUT 1 "id_ex_alu_src";
    .port_info 7 /INPUT 2 "id_ex_alu_op";
    .port_info 8 /INPUT 2 "Forward_A";
    .port_info 9 /INPUT 2 "Forward_B";
    .port_info 10 /OUTPUT 32 "alu_in2_out";
    .port_info 11 /OUTPUT 32 "alu_result";
L_0x6000026e3950 .functor BUFZ 32, L_0x600003ce73e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003fed9e0_0 .net "Forward_A", 1 0, v0x600003fee2e0_0;  alias, 1 drivers
v0x600003feda70_0 .net "Forward_B", 1 0, v0x600003fee370_0;  alias, 1 drivers
v0x600003fedb00_0 .net "alu_control", 3 0, v0x600003fec900_0;  1 drivers
v0x600003fedb90_0 .net "alu_in2_out", 31 0, L_0x6000026e3950;  alias, 1 drivers
v0x600003fedc20_0 .net "alu_result", 31 0, v0x600003fec5a0_0;  alias, 1 drivers
v0x600003fedcb0_0 .net "ex_mem_alu_result", 31 0, L_0x600003ce7ac0;  alias, 1 drivers
v0x600003fedd40_0 .net "id_ex_alu_op", 1 0, L_0x600003ce68a0;  alias, 1 drivers
v0x600003feddd0_0 .net "id_ex_alu_src", 0 0, L_0x600003ce6a80;  alias, 1 drivers
v0x600003fede60_0 .net "id_ex_imm_value", 31 0, L_0x600003ce66c0;  alias, 1 drivers
v0x600003fedef0_0 .net "id_ex_instr", 31 0, L_0x600003ce64e0;  alias, 1 drivers
v0x600003fedf80_0 .net "m1_out", 31 0, L_0x600003ce7020;  1 drivers
v0x600003fee010_0 .net "m2_out", 31 0, L_0x600003ce73e0;  1 drivers
v0x600003fee0a0_0 .net "m3_out", 31 0, L_0x600003ce7480;  1 drivers
v0x600003fee130_0 .net "mem_wb_write_back_result", 31 0, L_0x600003ce0500;  alias, 1 drivers
v0x600003fee1c0_0 .net "reg1", 31 0, L_0x600003ce6580;  alias, 1 drivers
v0x600003fee250_0 .net "reg2", 31 0, L_0x600003ce6620;  alias, 1 drivers
L_0x600003ce7700 .part L_0x600003ce64e0, 0, 6;
S_0x130e074f0 .scope module, "alu1" "ALU" 10 50, 11 4 0, S_0x130e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "alu_result";
L_0x6000026e39c0 .functor BUFZ 32, L_0x600003ce7020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fec240_0 .net/2u *"_ivl_2", 31 0, L_0x1380884d8;  1 drivers
v0x600003fec2d0_0 .net *"_ivl_4", 0 0, L_0x600003ce7520;  1 drivers
L_0x138088520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003fec360_0 .net/2u *"_ivl_6", 0 0, L_0x138088520;  1 drivers
L_0x138088568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003fec3f0_0 .net/2u *"_ivl_8", 0 0, L_0x138088568;  1 drivers
v0x600003fec480_0 .net "a", 31 0, L_0x600003ce7020;  alias, 1 drivers
v0x600003fec510_0 .net "alu_control", 3 0, v0x600003fec900_0;  alias, 1 drivers
v0x600003fec5a0_0 .var "alu_result", 31 0;
v0x600003fec630_0 .net "b", 31 0, L_0x600003ce7480;  alias, 1 drivers
v0x600003fec6c0_0 .net/s "signed_a", 31 0, L_0x6000026e39c0;  1 drivers
v0x600003fec750_0 .net "zero", 0 0, L_0x600003ce75c0;  1 drivers
E_0x6000003c31e0 .event edge, v0x600003fec510_0, v0x600003fec480_0, v0x600003fec630_0, v0x600003fec6c0_0;
L_0x600003ce7520 .cmp/eq 32, v0x600003fec5a0_0, L_0x1380884d8;
L_0x600003ce75c0 .functor MUXZ 1, L_0x138088568, L_0x138088520, L_0x600003ce7520, C4<>;
S_0x130e07660 .scope module, "alu_control_unit" "ALUControl" 10 57, 12 5 0, S_0x130e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Function";
    .port_info 2 /OUTPUT 4 "ALU_Control";
v0x600003fec7e0_0 .net "ALUControlIn", 7 0, L_0x600003ce7660;  1 drivers
v0x600003fec870_0 .net "ALUOp", 1 0, L_0x600003ce68a0;  alias, 1 drivers
v0x600003fec900_0 .var "ALU_Control", 3 0;
v0x600003fec990_0 .net "Function", 5 0, L_0x600003ce7700;  1 drivers
E_0x6000003c0810 .event edge, v0x600003fec7e0_0;
L_0x600003ce7660 .concat [ 6 2 0 0], L_0x600003ce7700, L_0x600003ce68a0;
S_0x130e04c10 .scope module, "m1" "mux4" 10 25, 13 4 0, S_0x130e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x6000018f1400 .param/l "mux_width" 0 13 4, +C4<00000000000000000000000000100000>;
v0x600003fecab0_0 .net *"_ivl_1", 0 0, L_0x600003ce6d00;  1 drivers
v0x600003fecb40_0 .net *"_ivl_3", 0 0, L_0x600003ce6da0;  1 drivers
v0x600003fecbd0_0 .net *"_ivl_4", 31 0, L_0x600003ce6e40;  1 drivers
v0x600003fecc60_0 .net *"_ivl_7", 0 0, L_0x600003ce6ee0;  1 drivers
v0x600003feccf0_0 .net *"_ivl_8", 31 0, L_0x600003ce6f80;  1 drivers
v0x600003fecd80_0 .net "a", 31 0, L_0x600003ce6580;  alias, 1 drivers
v0x600003fece10_0 .net "b", 31 0, L_0x600003ce0500;  alias, 1 drivers
v0x600003fecea0_0 .net "c", 31 0, L_0x600003ce7ac0;  alias, 1 drivers
L_0x138088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fecf30_0 .net "d", 31 0, L_0x138088448;  1 drivers
v0x600003fecfc0_0 .net "sel", 1 0, v0x600003fee2e0_0;  alias, 1 drivers
v0x600003fed050_0 .net "y", 31 0, L_0x600003ce7020;  alias, 1 drivers
L_0x600003ce6d00 .part v0x600003fee2e0_0, 1, 1;
L_0x600003ce6da0 .part v0x600003fee2e0_0, 0, 1;
L_0x600003ce6e40 .functor MUXZ 32, L_0x600003ce7ac0, L_0x138088448, L_0x600003ce6da0, C4<>;
L_0x600003ce6ee0 .part v0x600003fee2e0_0, 0, 1;
L_0x600003ce6f80 .functor MUXZ 32, L_0x600003ce6580, L_0x600003ce0500, L_0x600003ce6ee0, C4<>;
L_0x600003ce7020 .functor MUXZ 32, L_0x600003ce6f80, L_0x600003ce6e40, L_0x600003ce6d00, C4<>;
S_0x130e04d80 .scope module, "m2" "mux4" 10 34, 13 4 0, S_0x130e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x6000018f1480 .param/l "mux_width" 0 13 4, +C4<00000000000000000000000000100000>;
v0x600003fed170_0 .net *"_ivl_1", 0 0, L_0x600003ce70c0;  1 drivers
v0x600003fed200_0 .net *"_ivl_3", 0 0, L_0x600003ce7160;  1 drivers
v0x600003fed290_0 .net *"_ivl_4", 31 0, L_0x600003ce7200;  1 drivers
v0x600003fed320_0 .net *"_ivl_7", 0 0, L_0x600003ce72a0;  1 drivers
v0x600003fed3b0_0 .net *"_ivl_8", 31 0, L_0x600003ce7340;  1 drivers
v0x600003fed440_0 .net "a", 31 0, L_0x600003ce6620;  alias, 1 drivers
v0x600003fed4d0_0 .net "b", 31 0, L_0x600003ce0500;  alias, 1 drivers
v0x600003fed560_0 .net "c", 31 0, L_0x600003ce7ac0;  alias, 1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fed5f0_0 .net "d", 31 0, L_0x138088490;  1 drivers
v0x600003fed680_0 .net "sel", 1 0, v0x600003fee370_0;  alias, 1 drivers
v0x600003fed710_0 .net "y", 31 0, L_0x600003ce73e0;  alias, 1 drivers
L_0x600003ce70c0 .part v0x600003fee370_0, 1, 1;
L_0x600003ce7160 .part v0x600003fee370_0, 0, 1;
L_0x600003ce7200 .functor MUXZ 32, L_0x600003ce7ac0, L_0x138088490, L_0x600003ce7160, C4<>;
L_0x600003ce72a0 .part v0x600003fee370_0, 0, 1;
L_0x600003ce7340 .functor MUXZ 32, L_0x600003ce6620, L_0x600003ce0500, L_0x600003ce72a0, C4<>;
L_0x600003ce73e0 .functor MUXZ 32, L_0x600003ce7340, L_0x600003ce7200, L_0x600003ce70c0, C4<>;
S_0x130e0a360 .scope module, "m3" "mux2" 10 43, 7 3 0, S_0x130e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x6000018f1580 .param/l "mux_width" 0 7 3, +C4<00000000000000000000000000100000>;
v0x600003fed7a0_0 .net "a", 31 0, L_0x600003ce73e0;  alias, 1 drivers
v0x600003fed830_0 .net "b", 31 0, L_0x600003ce66c0;  alias, 1 drivers
v0x600003fed8c0_0 .net "sel", 0 0, L_0x600003ce6a80;  alias, 1 drivers
v0x600003fed950_0 .net "y", 31 0, L_0x600003ce7480;  alias, 1 drivers
L_0x600003ce7480 .functor MUXZ 32, L_0x600003ce73e0, L_0x600003ce66c0, L_0x600003ce6a80, C4<>;
S_0x130e0a4d0 .scope module, "forwarding_unit" "EX_Forwarding_unit" 3 226, 14 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ex_mem_reg_write";
    .port_info 1 /INPUT 5 "ex_mem_write_reg_addr";
    .port_info 2 /INPUT 5 "id_ex_instr_rs";
    .port_info 3 /INPUT 5 "id_ex_instr_rt";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_write_reg_addr";
    .port_info 6 /OUTPUT 2 "Forward_A";
    .port_info 7 /OUTPUT 2 "Forward_B";
v0x600003fee2e0_0 .var "Forward_A", 1 0;
v0x600003fee370_0 .var "Forward_B", 1 0;
v0x600003fee400_0 .net "ex_mem_reg_write", 0 0, L_0x600003ce7de0;  alias, 1 drivers
v0x600003fee490_0 .net "ex_mem_write_reg_addr", 4 0, L_0x600003ce78e0;  alias, 1 drivers
v0x600003fee520_0 .net "id_ex_instr_rs", 4 0, L_0x600003ce77a0;  1 drivers
v0x600003fee5b0_0 .net "id_ex_instr_rt", 4 0, L_0x600003ce7840;  1 drivers
v0x600003fee640_0 .net "mem_wb_reg_write", 0 0, L_0x600003ce03c0;  alias, 1 drivers
v0x600003fee6d0_0 .net "mem_wb_write_reg_addr", 4 0, L_0x6000026e3640;  alias, 1 drivers
E_0x6000003c3180/0 .event edge, v0x600003fee400_0, v0x600003fee490_0, v0x600003fee520_0, v0x600003fee5b0_0;
E_0x6000003c3180/1 .event edge, v0x600003fee6d0_0;
E_0x6000003c3180 .event/or E_0x6000003c3180/0, E_0x6000003c3180/1;
S_0x130e06e30 .scope module, "hazard_detection_unit" "Hazard_detection" 3 191, 15 3 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "id_ex_mem_read";
    .port_info 1 /INPUT 5 "id_ex_destination_reg";
    .port_info 2 /INPUT 5 "if_id_rs";
    .port_info 3 /INPUT 5 "if_id_rt";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /OUTPUT 1 "Data_Hazard";
    .port_info 7 /OUTPUT 1 "IF_Flush";
v0x600003fee760_0 .var "Data_Hazard", 0 0;
v0x600003fee7f0_0 .var "IF_Flush", 0 0;
v0x600003fee880_0 .net "branch_taken", 0 0, L_0x6000026e3790;  alias, 1 drivers
v0x600003fee910_0 .net "id_ex_destination_reg", 4 0, L_0x600003ce6760;  alias, 1 drivers
v0x600003fee9a0_0 .net "id_ex_mem_read", 0 0, L_0x600003ce6940;  alias, 1 drivers
v0x600003feea30_0 .net "if_id_rs", 4 0, L_0x600003ce6bc0;  1 drivers
v0x600003feeac0_0 .net "if_id_rt", 4 0, L_0x600003ce6c60;  1 drivers
v0x600003feeb50_0 .net "jump", 0 0, v0x600003feefd0_0;  alias, 1 drivers
E_0x6000003c3090/0 .event edge, v0x600003fee9a0_0, v0x600003fee910_0, v0x600003feea30_0, v0x600003feeac0_0;
E_0x6000003c3090/1 .event edge, v0x600003fe2b50_0, v0x600003fe2d90_0;
E_0x6000003c3090 .event/or E_0x6000003c3090/0, E_0x6000003c3090/1;
S_0x130e06fa0 .scope module, "id_ex_regs" "pipe_reg" 3 158, 9 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 140 "d";
    .port_info 3 /OUTPUT 140 "q";
P_0x6000018f1780 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000010001100>;
v0x600003feebe0_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003feec70_0 .net "d", 139 0, L_0x600003ce6440;  1 drivers
v0x600003feed00_0 .var "q", 139 0;
v0x600003feed90_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
S_0x130e1ddd0 .scope module, "id_pipe_stage" "ID_pipe_stage" 3 128, 16 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pc_plus4";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /INPUT 1 "mem_wb_reg_write";
    .port_info 5 /INPUT 5 "mem_wb_write_reg_addr";
    .port_info 6 /INPUT 32 "mem_wb_write_back_data";
    .port_info 7 /INPUT 1 "Data_Hazard";
    .port_info 8 /INPUT 1 "Control_Hazard";
    .port_info 9 /OUTPUT 32 "reg1";
    .port_info 10 /OUTPUT 32 "reg2";
    .port_info 11 /OUTPUT 32 "imm_value";
    .port_info 12 /OUTPUT 10 "branch_address";
    .port_info 13 /OUTPUT 10 "jump_address";
    .port_info 14 /OUTPUT 1 "branch_taken";
    .port_info 15 /OUTPUT 5 "destination_reg";
    .port_info 16 /OUTPUT 1 "mem_to_reg";
    .port_info 17 /OUTPUT 2 "alu_op";
    .port_info 18 /OUTPUT 1 "mem_read";
    .port_info 19 /OUTPUT 1 "mem_write";
    .port_info 20 /OUTPUT 1 "alu_src";
    .port_info 21 /OUTPUT 1 "reg_write";
    .port_info 22 /OUTPUT 1 "jump";
L_0x6000026e3790 .functor AND 1, v0x600003feef40_0, L_0x600003ce4fa0, C4<1>, C4<1>;
L_0x6000026e3870 .functor BUFZ 32, L_0x600003ce5220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000026e3800 .functor NOT 1, v0x600003fee760_0, C4<0>, C4<0>, C4<0>;
L_0x6000026e38e0 .functor OR 1, L_0x6000026e36b0, L_0x6000026e3800, C4<0>, C4<0>;
v0x600003fe87e0_0 .net "Control_Hazard", 0 0, L_0x6000026e36b0;  alias, 1 drivers
v0x600003fe8870_0 .net "Data_Hazard", 0 0, v0x600003fee760_0;  alias, 1 drivers
v0x600003fe8900_0 .net *"_ivl_1", 25 0, L_0x600003ce4d20;  1 drivers
v0x600003fe8990_0 .net *"_ivl_10", 0 0, L_0x600003ce4fa0;  1 drivers
v0x600003fe8a20_0 .net *"_ivl_15", 0 0, L_0x600003ce5040;  1 drivers
v0x600003fe8ab0_0 .net *"_ivl_16", 15 0, L_0x600003ce50e0;  1 drivers
v0x600003fe8b40_0 .net *"_ivl_19", 15 0, L_0x600003ce5180;  1 drivers
v0x600003fe8bd0_0 .net *"_ivl_2", 25 0, L_0x600003ce4e60;  1 drivers
v0x600003fe8c60_0 .net *"_ivl_23", 9 0, L_0x600003ce52c0;  1 drivers
v0x600003fe8cf0_0 .net *"_ivl_24", 9 0, L_0x600003ce5400;  1 drivers
v0x600003fe8d80_0 .net *"_ivl_26", 7 0, L_0x600003ce5360;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fe8e10_0 .net *"_ivl_28", 1 0, L_0x138088178;  1 drivers
v0x600003fe8ea0_0 .net *"_ivl_4", 23 0, L_0x600003ce4dc0;  1 drivers
v0x600003fe8f30_0 .net *"_ivl_51", 0 0, L_0x6000026e3800;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fe8fc0_0 .net *"_ivl_6", 1 0, L_0x138088130;  1 drivers
v0x600003fe9050_0 .net "alu_op", 1 0, L_0x600003ce57c0;  alias, 1 drivers
v0x600003fe90e0_0 .net "alu_src", 0 0, L_0x600003ce5a40;  alias, 1 drivers
v0x600003fe9170_0 .net "branch_address", 9 0, L_0x600003ce54a0;  alias, 1 drivers
v0x600003fe9200_0 .net "branch_taken", 0 0, L_0x6000026e3790;  alias, 1 drivers
v0x600003fe9290_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fe9320_0 .net "ctrl_branch", 0 0, v0x600003feef40_0;  1 drivers
v0x600003fe93b0_0 .net "ctrl_out", 6 0, L_0x600003ce55e0;  1 drivers
v0x600003fe9440_0 .net "destination_reg", 4 0, L_0x600003ce59a0;  alias, 1 drivers
v0x600003fe94d0_0 .net "imm_value", 31 0, L_0x6000026e3870;  alias, 1 drivers
v0x600003fe9560_0 .net "instr", 31 0, L_0x600003ce4c80;  alias, 1 drivers
v0x600003fe95f0_0 .net "jump", 0 0, v0x600003feefd0_0;  alias, 1 drivers
v0x600003fe9680_0 .net "jump_address", 9 0, L_0x600003ce4f00;  alias, 1 drivers
v0x600003fe9710_0 .net "m1_out", 6 0, L_0x600003ce5680;  1 drivers
v0x600003fe97a0_0 .net "mem_read", 0 0, L_0x600003ce5860;  alias, 1 drivers
v0x600003fe9830_0 .net "mem_to_reg", 0 0, L_0x600003ce5720;  alias, 1 drivers
v0x600003fe98c0_0 .net "mem_wb_reg_write", 0 0, L_0x600003ce03c0;  alias, 1 drivers
v0x600003fe9950_0 .net "mem_wb_write_back_data", 31 0, L_0x600003ce0500;  alias, 1 drivers
v0x600003fe99e0_0 .net "mem_wb_write_reg_addr", 4 0, L_0x6000026e3640;  alias, 1 drivers
v0x600003fe9a70_0 .net "mem_write", 0 0, L_0x600003ce5900;  alias, 1 drivers
v0x600003fe9b00_0 .net "pc_plus4", 9 0, L_0x600003ce4be0;  alias, 1 drivers
v0x600003fe9b90_0 .net "reg1", 31 0, L_0x600003ce5f40;  alias, 1 drivers
v0x600003fe9c20_0 .net "reg2", 31 0, L_0x600003ce6260;  alias, 1 drivers
v0x600003fe9cb0_0 .net "reg_dst", 0 0, v0x600003fef2a0_0;  1 drivers
v0x600003fe9d40_0 .net "reg_write", 0 0, L_0x600003ce5ae0;  alias, 1 drivers
v0x600003fe9dd0_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
v0x600003fe9e60_0 .net "sign_extended", 31 0, L_0x600003ce5220;  1 drivers
L_0x600003ce4d20 .part L_0x600003ce4c80, 0, 26;
L_0x600003ce4dc0 .part L_0x600003ce4d20, 0, 24;
L_0x600003ce4e60 .concat [ 2 24 0 0], L_0x138088130, L_0x600003ce4dc0;
L_0x600003ce4f00 .part L_0x600003ce4e60, 0, 10;
L_0x600003ce4fa0 .cmp/eq 32, L_0x600003ce5f40, L_0x600003ce6260;
L_0x600003ce5040 .part L_0x600003ce4c80, 15, 1;
LS_0x600003ce50e0_0_0 .concat [ 1 1 1 1], L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040;
LS_0x600003ce50e0_0_4 .concat [ 1 1 1 1], L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040;
LS_0x600003ce50e0_0_8 .concat [ 1 1 1 1], L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040;
LS_0x600003ce50e0_0_12 .concat [ 1 1 1 1], L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040, L_0x600003ce5040;
L_0x600003ce50e0 .concat [ 4 4 4 4], LS_0x600003ce50e0_0_0, LS_0x600003ce50e0_0_4, LS_0x600003ce50e0_0_8, LS_0x600003ce50e0_0_12;
L_0x600003ce5180 .part L_0x600003ce4c80, 0, 16;
L_0x600003ce5220 .concat [ 16 16 0 0], L_0x600003ce5180, L_0x600003ce50e0;
L_0x600003ce52c0 .part L_0x600003ce5220, 0, 10;
L_0x600003ce5360 .part L_0x600003ce52c0, 0, 8;
L_0x600003ce5400 .concat [ 2 8 0 0], L_0x138088178, L_0x600003ce5360;
L_0x600003ce54a0 .arith/sum 10, L_0x600003ce4be0, L_0x600003ce5400;
L_0x600003ce5540 .part L_0x600003ce4c80, 26, 6;
LS_0x600003ce55e0_0_0 .concat8 [ 1 1 1 1], v0x600003fef330_0, v0x600003feeeb0_0, v0x600003fef180_0, v0x600003fef060_0;
LS_0x600003ce55e0_0_4 .concat8 [ 2 1 0 0], v0x600003feee20_0, v0x600003fef0f0_0;
L_0x600003ce55e0 .concat8 [ 4 3 0 0], LS_0x600003ce55e0_0_0, LS_0x600003ce55e0_0_4;
L_0x600003ce5720 .part L_0x600003ce5680, 6, 1;
L_0x600003ce57c0 .part L_0x600003ce5680, 4, 2;
L_0x600003ce5860 .part L_0x600003ce5680, 3, 1;
L_0x600003ce5900 .part L_0x600003ce5680, 2, 1;
L_0x600003ce5a40 .part L_0x600003ce5680, 1, 1;
L_0x600003ce5ae0 .part L_0x600003ce5680, 0, 1;
L_0x600003ce5b80 .part L_0x600003ce4c80, 16, 5;
L_0x600003ce5c20 .part L_0x600003ce4c80, 11, 5;
L_0x600003ce6300 .part L_0x600003ce4c80, 21, 5;
L_0x600003ce63a0 .part L_0x600003ce4c80, 16, 5;
S_0x130e1df40 .scope module, "ctrl" "control" 16 40, 17 4 0, S_0x130e1ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
v0x600003feee20_0 .var "alu_op", 1 0;
v0x600003feeeb0_0 .var "alu_src", 0 0;
v0x600003feef40_0 .var "branch", 0 0;
v0x600003feefd0_0 .var "jump", 0 0;
v0x600003fef060_0 .var "mem_read", 0 0;
v0x600003fef0f0_0 .var "mem_to_reg", 0 0;
v0x600003fef180_0 .var "mem_write", 0 0;
v0x600003fef210_0 .net "opcode", 5 0, L_0x600003ce5540;  1 drivers
v0x600003fef2a0_0 .var "reg_dst", 0 0;
v0x600003fef330_0 .var "reg_write", 0 0;
v0x600003fef3c0_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
E_0x6000003c3000 .event edge, v0x600003fe25b0_0, v0x600003fef210_0;
S_0x130e26030 .scope module, "m1" "mux2" 16 54, 7 3 0, S_0x130e1ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 7 "y";
P_0x6000018f13c0 .param/l "mux_width" 0 7 3, +C4<00000000000000000000000000000111>;
v0x600003fef450_0 .net "a", 6 0, L_0x600003ce55e0;  alias, 1 drivers
L_0x1380881c0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600003fef4e0_0 .net "b", 6 0, L_0x1380881c0;  1 drivers
v0x600003fef570_0 .net "sel", 0 0, L_0x6000026e38e0;  1 drivers
v0x600003fef600_0 .net "y", 6 0, L_0x600003ce5680;  alias, 1 drivers
L_0x600003ce5680 .functor MUXZ 7, L_0x600003ce55e0, L_0x1380881c0, L_0x6000026e38e0, C4<>;
S_0x130e261a0 .scope module, "m2" "mux2" 16 68, 7 3 0, S_0x130e1ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "y";
P_0x6000018f1a00 .param/l "mux_width" 0 7 3, +C4<00000000000000000000000000000101>;
v0x600003fef690_0 .net "a", 4 0, L_0x600003ce5b80;  1 drivers
v0x600003fef720_0 .net "b", 4 0, L_0x600003ce5c20;  1 drivers
v0x600003fef7b0_0 .net "sel", 0 0, v0x600003fef2a0_0;  alias, 1 drivers
v0x600003fef840_0 .net "y", 4 0, L_0x600003ce59a0;  alias, 1 drivers
L_0x600003ce59a0 .functor MUXZ 5, L_0x600003ce5b80, L_0x600003ce5c20, v0x600003fef2a0_0, C4<>;
S_0x130e26480 .scope module, "registers" "register_file" 16 75, 18 4 0, S_0x130e1ddd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 5 "reg_write_dest";
    .port_info 4 /INPUT 32 "reg_write_data";
    .port_info 5 /INPUT 5 "reg_read_addr_1";
    .port_info 6 /INPUT 5 "reg_read_addr_2";
    .port_info 7 /OUTPUT 32 "reg_read_data_1";
    .port_info 8 /OUTPUT 32 "reg_read_data_2";
v0x600003fef8d0_0 .net *"_ivl_0", 31 0, L_0x600003ce5cc0;  1 drivers
v0x600003fef960_0 .net *"_ivl_10", 31 0, L_0x600003ce5e00;  1 drivers
v0x600003fef9f0_0 .net *"_ivl_12", 6 0, L_0x600003ce5ea0;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fefa80_0 .net *"_ivl_15", 1 0, L_0x1380882e0;  1 drivers
v0x600003fefb10_0 .net *"_ivl_18", 31 0, L_0x600003ce5fe0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fefba0_0 .net *"_ivl_21", 26 0, L_0x138088328;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fefc30_0 .net/2u *"_ivl_22", 31 0, L_0x138088370;  1 drivers
v0x600003fefcc0_0 .net *"_ivl_24", 0 0, L_0x600003ce6080;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fefd50_0 .net/2u *"_ivl_26", 31 0, L_0x1380883b8;  1 drivers
v0x600003fefde0_0 .net *"_ivl_28", 31 0, L_0x600003ce6120;  1 drivers
L_0x138088208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fefe70_0 .net *"_ivl_3", 26 0, L_0x138088208;  1 drivers
v0x600003feff00_0 .net *"_ivl_30", 6 0, L_0x600003ce61c0;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003fe8000_0 .net *"_ivl_33", 1 0, L_0x138088400;  1 drivers
L_0x138088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fe8090_0 .net/2u *"_ivl_4", 31 0, L_0x138088250;  1 drivers
v0x600003fe8120_0 .net *"_ivl_6", 0 0, L_0x600003ce5d60;  1 drivers
L_0x138088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fe81b0_0 .net/2u *"_ivl_8", 31 0, L_0x138088298;  1 drivers
v0x600003fe8240_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fe82d0 .array "reg_array", 0 31, 31 0;
v0x600003fe8360_0 .net "reg_read_addr_1", 4 0, L_0x600003ce6300;  1 drivers
v0x600003fe83f0_0 .net "reg_read_addr_2", 4 0, L_0x600003ce63a0;  1 drivers
v0x600003fe8480_0 .net "reg_read_data_1", 31 0, L_0x600003ce5f40;  alias, 1 drivers
v0x600003fe8510_0 .net "reg_read_data_2", 31 0, L_0x600003ce6260;  alias, 1 drivers
v0x600003fe85a0_0 .net "reg_write_data", 31 0, L_0x600003ce0500;  alias, 1 drivers
v0x600003fe8630_0 .net "reg_write_dest", 4 0, L_0x6000026e3640;  alias, 1 drivers
v0x600003fe86c0_0 .net "reg_write_en", 0 0, L_0x600003ce03c0;  alias, 1 drivers
v0x600003fe8750_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
E_0x6000003c2fd0 .event negedge, v0x600003fe22e0_0;
L_0x600003ce5cc0 .concat [ 5 27 0 0], L_0x600003ce6300, L_0x138088208;
L_0x600003ce5d60 .cmp/eq 32, L_0x600003ce5cc0, L_0x138088250;
L_0x600003ce5e00 .array/port v0x600003fe82d0, L_0x600003ce5ea0;
L_0x600003ce5ea0 .concat [ 5 2 0 0], L_0x600003ce6300, L_0x1380882e0;
L_0x600003ce5f40 .functor MUXZ 32, L_0x600003ce5e00, L_0x138088298, L_0x600003ce5d60, C4<>;
L_0x600003ce5fe0 .concat [ 5 27 0 0], L_0x600003ce63a0, L_0x138088328;
L_0x600003ce6080 .cmp/eq 32, L_0x600003ce5fe0, L_0x138088370;
L_0x600003ce6120 .array/port v0x600003fe82d0, L_0x600003ce61c0;
L_0x600003ce61c0 .concat [ 5 2 0 0], L_0x600003ce63a0, L_0x138088400;
L_0x600003ce6260 .functor MUXZ 32, L_0x600003ce6120, L_0x1380883b8, L_0x600003ce6080, C4<>;
S_0x130e1ea90 .scope module, "if_id_regs" "pipe_reg_en" 3 115, 5 3 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 42 "d";
    .port_info 5 /OUTPUT 42 "q";
P_0x6000018f1740 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000101010>;
v0x600003fe9f80_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fea010_0 .net "d", 41 0, L_0x600003ce4960;  1 drivers
v0x600003fea0a0_0 .net "en", 0 0, L_0x6000026e35d0;  alias, 1 drivers
v0x600003fea130_0 .net "flush", 0 0, v0x600003fee7f0_0;  alias, 1 drivers
v0x600003fea1c0_0 .var "q", 41 0;
v0x600003fea250_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
S_0x130e1ec00 .scope module, "mem_wb_regs" "pipe_reg" 3 279, 9 4 0, S_0x130e24f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 71 "d";
    .port_info 3 /OUTPUT 71 "q";
P_0x6000018f1c00 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000001000111>;
v0x600003fea2e0_0 .net "clk", 0 0, v0x600003ff4750_0;  alias, 1 drivers
v0x600003fea370_0 .net "d", 70 0, L_0x600003ce0140;  1 drivers
v0x600003fea400_0 .var "q", 70 0;
v0x600003fea490_0 .net "reset", 0 0, v0x600003ff47e0_0;  alias, 1 drivers
    .scope S_0x130e23620;
T_0 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349006852, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349072396, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349137936, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349203476, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349269016, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349334556, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349400096, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349465636, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 812384099, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2252839, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2254890, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3225448640, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3223353666, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3233841539, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 4425766, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2265112, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 4298778, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886402092, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886467632, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886533172, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886598712, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886664252, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886729792, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886795332, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886860872, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886926412, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 820711267, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 4939815, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 23226410, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3235935040, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3250616770, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 3250618499, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 4687910, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 4689944, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 15833114, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886402128, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886467668, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886533208, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886598748, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886664288, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886729828, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886795368, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886860908, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886926448, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349531172, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 23224352, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2349662240, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2977824, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886467700, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886598776, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2248736, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2379808, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2445344, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886336636, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 134217792, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2246688, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2377760, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2443296, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2508832, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2574368, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2639904, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %pushi/vec4 2886271104, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003fe29a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x130e27b20;
T_1 ;
    %wait E_0x6000003c2d30;
    %load/vec4 v0x600003fe25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600003fe2520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003fe2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600003fe2520_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600003fe2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600003fe2370_0;
    %assign/vec4 v0x600003fe2520_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x130e1ea90;
T_2 ;
    %wait E_0x6000003c2d30;
    %load/vec4 v0x600003fea250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 42;
    %assign/vec4 v0x600003fea1c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003fea130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 42;
    %assign/vec4 v0x600003fea1c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x600003fea0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x600003fea010_0;
    %assign/vec4 v0x600003fea1c0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x130e1df40;
T_3 ;
    %wait E_0x6000003c3000;
    %load/vec4 v0x600003fef3c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003fef210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 15, 7, 6;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 5, 1, 6;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003feee20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feeeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fef330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003feef40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003feefd0_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x130e26480;
T_4 ;
    %wait E_0x6000003c2fd0;
    %load/vec4 v0x600003fe8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003fe86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600003fe85a0_0;
    %load/vec4 v0x600003fe8630_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe82d0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x130e06fa0;
T_5 ;
    %wait E_0x6000003c2d30;
    %load/vec4 v0x600003feed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 140;
    %assign/vec4 v0x600003feed00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003feec70_0;
    %assign/vec4 v0x600003feed00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x130e06e30;
T_6 ;
    %wait E_0x6000003c3090;
    %load/vec4 v0x600003fee9a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003fee910_0;
    %load/vec4 v0x600003feea30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003fee910_0;
    %load/vec4 v0x600003feeac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003fee760_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003fee760_0, 0, 1;
T_6.1 ;
    %load/vec4 v0x600003fee880_0;
    %load/vec4 v0x600003feeb50_0;
    %or;
    %store/vec4 v0x600003fee7f0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x130e074f0;
T_7 ;
    %wait E_0x6000003c31e0;
    %load/vec4 v0x600003fec510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %add;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %and;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %or;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %add;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %xor;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %mul;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %sub;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x600003fec6c0_0;
    %load/vec4 v0x600003fec630_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %div;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x600003fec480_0;
    %load/vec4 v0x600003fec630_0;
    %or;
    %inv;
    %store/vec4 v0x600003fec5a0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x130e07660;
T_8 ;
    %wait E_0x6000003c0810;
    %load/vec4 v0x600003fec7e0_0;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/x;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 167, 0, 8;
    %cmp/x;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 166, 0, 8;
    %cmp/x;
    %jmp/1 T_8.6, 4;
    %dup/vec4;
    %pushi/vec4 255, 63, 8;
    %cmp/x;
    %jmp/1 T_8.7, 4;
    %dup/vec4;
    %pushi/vec4 152, 0, 8;
    %cmp/x;
    %jmp/1 T_8.8, 4;
    %dup/vec4;
    %pushi/vec4 154, 0, 8;
    %cmp/x;
    %jmp/1 T_8.9, 4;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/x;
    %jmp/1 T_8.10, 4;
    %dup/vec4;
    %pushi/vec4 131, 0, 8;
    %cmp/x;
    %jmp/1 T_8.11, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_8.12, 4;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/x;
    %jmp/1 T_8.13, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_8.14, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.5 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600003fec900_0, 0, 4;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x130e0a4d0;
T_9 ;
    %wait E_0x6000003c3180;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee520_0;
    %load/vec4 v0x600003fee490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003fee2e0_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee5b0_0;
    %load/vec4 v0x600003fee490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003fee370_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee490_0;
    %load/vec4 v0x600003fee520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x600003fee490_0;
    %load/vec4 v0x600003fee520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003fee2e0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee400_0;
    %load/vec4 v0x600003fee490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600003fee490_0;
    %load/vec4 v0x600003fee5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x600003fee6d0_0;
    %load/vec4 v0x600003fee5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003fee370_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003fee2e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003fee370_0, 0, 2;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x130e06520;
T_10 ;
    %wait E_0x6000003c2d30;
    %load/vec4 v0x600003fec1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x600003fec120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003fec090_0;
    %assign/vec4 v0x600003fec120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x130e063b0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003fe3b10_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x600003fe3b10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003fe3b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe3e70, 0, 4;
    %load/vec4 v0x600003fe3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003fe3b10_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x130e063b0;
T_12 ;
    %wait E_0x6000003c2250;
    %load/vec4 v0x600003fe3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600003fe3d50_0;
    %load/vec4 v0x600003fe3f00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003fe3e70, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x130e1ec00;
T_13 ;
    %wait E_0x6000003c2d30;
    %load/vec4 v0x600003fea490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x600003fea400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003fea370_0;
    %assign/vec4 v0x600003fea400_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x130e20420;
T_14 ;
    %delay 10000, 0;
    %load/vec4 v0x600003ff4750_0;
    %inv;
    %store/vec4 v0x600003ff4750_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x130e20420;
T_15 ;
    %vpi_call 2 21 "$dumpfile", "Bin/tb_mips_32.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x130e20420 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ff4750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ff47e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ff47e0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x130e20420;
T_16 ;
    %vpi_call 2 38 "$monitor", "Time=%t, Result=%d", $time, v0x600003ff4870_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "Testbench/tb_mips_32.v";
    "mips_32.v";
    "IF_pipe_stage.v";
    "pipe_reg_en.v";
    "instruction_mem.v";
    "mux.v";
    "data_memory.v";
    "pipe_reg.v";
    "EX_pipe_stage.v";
    "ALU.v";
    "ALUControl.v";
    "mux4.v";
    "EX_Forwarding_unit.v";
    "Hazard_detection.v";
    "ID_pipe_stage.v";
    "control.v";
    "register_file.v";
