arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	1.15	vpr	64.24 MiB		-1	-1	0.08	17200	1	0.02	-1	-1	29792	-1	-1	3	9	0	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	65784	9	8	75	70	1	34	20	5	5	25	clb	auto	25.5 MiB	0.41	125	93	560	148	401	11	64.2 MiB	0.01	0.00	2.74277	2.48207	-28.1976	-2.48207	2.48207	0.01	8.8538e-05	7.9637e-05	0.00273392	0.00252128	-1	-1	-1	-1	24	213	22	151211	75605.7	33517.4	1340.70	0.08	0.0220174	0.0186607	1884	5578	-1	164	10	91	105	3828	2125	2.66325	2.66325	-36.0746	-2.66325	0	0	43252.0	1730.08	0.00	0.01	0.00	-1	-1	0.00	0.00449848	0.00416229	13	18	-1	-1	-1	-1	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.62	vpr	65.27 MiB		-1	-1	0.10	17968	1	0.03	-1	-1	29876	-1	-1	6	19	0	-1	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	66840	19	18	308	249	1	134	43	5	5	25	clb	auto	26.0 MiB	3.50	528	466	1243	264	968	11	65.3 MiB	0.02	0.00	4.6966	4.6966	-97.42	-4.6966	4.6966	0.01	0.000298551	0.000273885	0.00802932	0.00755728	-1	-1	-1	-1	46	753	42	151211	151211	57775.2	2311.01	0.32	0.123675	0.106653	2220	9391	-1	605	16	552	855	27599	13406	5.3134	5.3134	-108.857	-5.3134	0	0	73020.3	2920.81	0.00	0.02	0.01	-1	-1	0.00	0.0168697	0.015577	53	83	-1	-1	-1	-1	
