# Created by Ultra Librarian 8.3.366 Copyright © 1999-2024
# Frank Frank, Accelerated Designs

Grid mil;
Set Wire_Bend 2;


Edit 'ZVW0087A.pac';
Grid Mil;
Layer 1;
Smd 'A1' 9.8425 9.8425 -100 R0 (-98.4252 98.4252);
Layer 1;
Smd 'A2' 9.8425 9.8425 -100 R0 (-78.7402 98.4252);
Layer 1;
Smd 'A3' 9.8425 9.8425 -100 R0 (-59.0551 98.4252);
Layer 1;
Smd 'A4' 9.8425 9.8425 -100 R0 (-39.3701 98.4252);
Layer 1;
Smd 'A5' 9.8425 9.8425 -100 R0 (-19.685 98.4252);
Layer 1;
Smd 'A6' 9.8425 9.8425 -100 R0 (0 98.4252);
Layer 1;
Smd 'A7' 9.8425 9.8425 -100 R0 (19.685 98.4252);
Layer 1;
Smd 'A8' 9.8425 9.8425 -100 R0 (39.3701 98.4252);
Layer 1;
Smd 'A9' 9.8425 9.8425 -100 R0 (59.0551 98.4252);
Layer 1;
Smd 'A10' 9.8425 9.8425 -100 R0 (78.7402 98.4252);
Layer 1;
Smd 'A11' 9.8425 9.8425 -100 R0 (98.4252 98.4252);
Layer 1;
Smd 'B1' 9.8425 9.8425 -100 R0 (-98.4252 78.7402);
Layer 1;
Smd 'B3' 9.8425 9.8425 -100 R0 (-59.0551 78.7402);
Layer 1;
Smd 'B4' 9.8425 9.8425 -100 R0 (-39.3701 78.7402);
Layer 1;
Smd 'B5' 9.8425 9.8425 -100 R0 (-19.685 78.7402);
Layer 1;
Smd 'B6' 9.8425 9.8425 -100 R0 (0 78.7402);
Layer 1;
Smd 'B7' 9.8425 9.8425 -100 R0 (19.685 78.7402);
Layer 1;
Smd 'B8' 9.8425 9.8425 -100 R0 (39.3701 78.7402);
Layer 1;
Smd 'B9' 9.8425 9.8425 -100 R0 (59.0551 78.7402);
Layer 1;
Smd 'B10' 9.8425 9.8425 -100 R0 (78.7402 78.7402);
Layer 1;
Smd 'B11' 9.8425 9.8425 -100 R0 (98.4252 78.7402);
Layer 1;
Smd 'C1' 9.8425 9.8425 -100 R0 (-98.4252 59.0551);
Layer 1;
Smd 'C2' 9.8425 9.8425 -100 R0 (-78.7402 59.0551);
Layer 1;
Smd 'C10' 9.8425 9.8425 -100 R0 (78.7402 59.0551);
Layer 1;
Smd 'C11' 9.8425 9.8425 -100 R0 (98.4252 59.0551);
Layer 1;
Smd 'D1' 9.8425 9.8425 -100 R0 (-98.4252 39.3701);
Layer 1;
Smd 'D2' 9.8425 9.8425 -100 R0 (-78.7402 39.3701);
Layer 1;
Smd 'D4' 9.8425 9.8425 -100 R0 (-39.3701 39.3701);
Layer 1;
Smd 'D5' 9.8425 9.8425 -100 R0 (-19.685 39.3701);
Layer 1;
Smd 'D6' 9.8425 9.8425 -100 R0 (0 39.3701);
Layer 1;
Smd 'D7' 9.8425 9.8425 -100 R0 (19.685 39.3701);
Layer 1;
Smd 'D8' 9.8425 9.8425 -100 R0 (39.3701 39.3701);
Layer 1;
Smd 'D10' 9.8425 9.8425 -100 R0 (78.7402 39.3701);
Layer 1;
Smd 'D11' 9.8425 9.8425 -100 R0 (98.4252 39.3701);
Layer 1;
Smd 'E1' 9.8425 9.8425 -100 R0 (-98.4252 19.685);
Layer 1;
Smd 'E2' 9.8425 9.8425 -100 R0 (-78.7402 19.685);
Layer 1;
Smd 'E4' 9.8425 9.8425 -100 R0 (-39.3701 19.685);
Layer 1;
Smd 'E8' 9.8425 9.8425 -100 R0 (39.3701 19.685);
Layer 1;
Smd 'E10' 9.8425 9.8425 -100 R0 (78.7402 19.685);
Layer 1;
Smd 'E11' 9.8425 9.8425 -100 R0 (98.4252 19.685);
Layer 1;
Smd 'F1' 9.8425 9.8425 -100 R0 (-98.4252 0);
Layer 1;
Smd 'F2' 9.8425 9.8425 -100 R0 (-78.7402 0);
Layer 1;
Smd 'F4' 9.8425 9.8425 -100 R0 (-39.3701 0);
Layer 1;
Smd 'F8' 9.8425 9.8425 -100 R0 (39.3701 0);
Layer 1;
Smd 'F10' 9.8425 9.8425 -100 R0 (78.7402 0);
Layer 1;
Smd 'F11' 9.8425 9.8425 -100 R0 (98.4252 0);
Layer 1;
Smd 'G1' 9.8425 9.8425 -100 R0 (-98.4252 -19.685);
Layer 1;
Smd 'G2' 9.8425 9.8425 -100 R0 (-78.7402 -19.685);
Layer 1;
Smd 'G4' 9.8425 9.8425 -100 R0 (-39.3701 -19.685);
Layer 1;
Smd 'G8' 9.8425 9.8425 -100 R0 (39.3701 -19.685);
Layer 1;
Smd 'G10' 9.8425 9.8425 -100 R0 (78.7402 -19.685);
Layer 1;
Smd 'G11' 9.8425 9.8425 -100 R0 (98.4252 -19.685);
Layer 1;
Smd 'H1' 9.8425 9.8425 -100 R0 (-98.4252 -39.3701);
Layer 1;
Smd 'H2' 9.8425 9.8425 -100 R0 (-78.7402 -39.3701);
Layer 1;
Smd 'H4' 9.8425 9.8425 -100 R0 (-39.3701 -39.3701);
Layer 1;
Smd 'H5' 9.8425 9.8425 -100 R0 (-19.685 -39.3701);
Layer 1;
Smd 'H6' 9.8425 9.8425 -100 R0 (0 -39.3701);
Layer 1;
Smd 'H7' 9.8425 9.8425 -100 R0 (19.685 -39.3701);
Layer 1;
Smd 'H8' 9.8425 9.8425 -100 R0 (39.3701 -39.3701);
Layer 1;
Smd 'H10' 9.8425 9.8425 -100 R0 (78.7402 -39.3701);
Layer 1;
Smd 'H11' 9.8425 9.8425 -100 R0 (98.4252 -39.3701);
Layer 1;
Smd 'J1' 9.8425 9.8425 -100 R0 (-98.4252 -59.0551);
Layer 1;
Smd 'J2' 9.8425 9.8425 -100 R0 (-78.7402 -59.0551);
Layer 1;
Smd 'J10' 9.8425 9.8425 -100 R0 (78.7402 -59.0551);
Layer 1;
Smd 'J11' 9.8425 9.8425 -100 R0 (98.4252 -59.0551);
Layer 1;
Smd 'K1' 9.8425 9.8425 -100 R0 (-98.4252 -78.7402);
Layer 1;
Smd 'K2' 9.8425 9.8425 -100 R0 (-78.7402 -78.7402);
Layer 1;
Smd 'K3' 9.8425 9.8425 -100 R0 (-59.0551 -78.7402);
Layer 1;
Smd 'K4' 9.8425 9.8425 -100 R0 (-39.3701 -78.7402);
Layer 1;
Smd 'K5' 9.8425 9.8425 -100 R0 (-19.685 -78.7402);
Layer 1;
Smd 'K6' 9.8425 9.8425 -100 R0 (0 -78.7402);
Layer 1;
Smd 'K7' 9.8425 9.8425 -100 R0 (19.685 -78.7402);
Layer 1;
Smd 'K8' 9.8425 9.8425 -100 R0 (39.3701 -78.7402);
Layer 1;
Smd 'K9' 9.8425 9.8425 -100 R0 (59.0551 -78.7402);
Layer 1;
Smd 'K10' 9.8425 9.8425 -100 R0 (78.7402 -78.7402);
Layer 1;
Smd 'K11' 9.8425 9.8425 -100 R0 (98.4252 -78.7402);
Layer 1;
Smd 'L1' 9.8425 9.8425 -100 R0 (-98.4252 -98.4252);
Layer 1;
Smd 'L2' 9.8425 9.8425 -100 R0 (-78.7402 -98.4252);
Layer 1;
Smd 'L3' 9.8425 9.8425 -100 R0 (-59.0551 -98.4252);
Layer 1;
Smd 'L4' 9.8425 9.8425 -100 R0 (-39.3701 -98.4252);
Layer 1;
Smd 'L5' 9.8425 9.8425 -100 R0 (-19.685 -98.4252);
Layer 1;
Smd 'L6' 9.8425 9.8425 -100 R0 (0 -98.4252);
Layer 1;
Smd 'L7' 9.8425 9.8425 -100 R0 (19.685 -98.4252);
Layer 1;
Smd 'L8' 9.8425 9.8425 -100 R0 (39.3701 -98.4252);
Layer 1;
Smd 'L9' 9.8425 9.8425 -100 R0 (59.0551 -98.4252);
Layer 1;
Smd 'L10' 9.8425 9.8425 -100 R0 (78.7402 -98.4252);
Layer 1;
Smd 'L11' 9.8425 9.8425 -100 R0 (98.4252 -98.4252);
Layer 51;
Wire 6 (-120 -120) (-120 120);
Layer 51;
Wire 6 (120 -120) (120 120);
Layer 51;
Wire 6 (-120 120) (120 120);
Layer 51;
Wire 6 (-120 -120) (120 -120);
Layer 51;
Wire 4 (-93 98) -180 (-104 98);
Wire 4 (-104 98) -180 (-93 98);
Layer 21;
Wire 8 (100 -120) (120 -120);
Layer 21;
Wire 8 (-120 120) (-81 120);
Layer 21;
Wire 8 (120 -120) (120 -100);
Layer 21;
Wire 8 (-120 81) (-120 120);
Layer 21;
Wire 8 (-120 -120) (-120 -100);
Layer 21;
Wire 8 (-120 -120) (-100 -120);
Layer 21;
Wire 8 (120 100) (120 120);
Layer 21;
Wire 8 (100 120) (120 120);
Layer 21;
Layer 27;
Change Size 50;
Change Ratio 6;
Text '>Value' SR0 (-68 -25);
Change Size 50;
Change Ratio 6;
Text '>Name' SR0 (-129 -25);

Edit 'MSP430FR5994ZVW.sym';
Grid Mil;
Layer 94;
Pin 'DGND_2' Pwr None Long R180 Both 0 (3500 -1600)
Pin 'DVSS2' Pwr None Long R180 Both 0 (3500 -2700)
Pin 'DVCC2' Pwr None Long R0 Both 0 (-3500 2300)
Pin 'P1.3_TA1.2_UCB0STE_A3_C3' I/O None Long R0 Both 0 (-3500 1600)
Pin 'P7.0_UCB2SIMO_UCB2SDA' I/O None Long R0 Both 0 (-3500 -800)
Pin 'P6.2_UCA3CLK' I/O None Long R180 Both 0 (3500 700)
Pin 'P3.3_A15_C15' I/O None Long R0 Both 0 (-3500 700)
Pin 'P3.0_A12_C12' I/O None Long R0 Both 0 (-3500 1000)
Pin 'P1.1_TA0.2_TA1CLK_COUT_A1_C1_VREF+_VeREF+' I/O None Long R0 Both 0 (-3500 1800)
Pin 'P1.0_TA0.1_DMAE0_RTCCLK_A0_C0_VREF-_VeREF-' I/O None Long R0 Both 0 (-3500 1900)
Pin 'AGND_2' Pwr None Long R180 Both 0 (3500 -1300)
Pin 'PJ.0_TDO_TB0OUTH_SRSCG1_C6' I/O None Long R0 Both 0 (-3500 -1700)
Pin 'P1.4_TB0.1_UCA0STE_A4_C4' I/O None Long R0 Both 0 (-3500 1500)
Pin 'P1.5_TB0.2_UCA0CLK_A5_C5' I/O None Long R0 Both 0 (-3500 1400)
Pin 'P7.1_UCB2SOMI_UCB2SCL' I/O None Long R0 Both 0 (-3500 -900)
Pin 'P6.3_UCA3STE' I/O None Long R180 Both 0 (3500 600)
Pin 'P3.2_A14_C14' I/O None Long R0 Both 0 (-3500 800)
Pin 'P3.1_A13_C13' I/O None Long R0 Both 0 (-3500 900)
Pin 'P1.2_TA1.1_TA0CLK_COUT_A2_C2' I/O None Long R0 Both 0 (-3500 1700)
Pin 'AGND' Pwr None Long R180 Both 0 (3500 -1400)
Pin 'AVCC1' Pwr None Long R0 Both 0 (-3500 2700)
Pin 'PJ.1_TDI_TCLK_MCLK_SRSCG0_C7' I/O None Long R0 Both 0 (-3500 -1800)
Pin 'PJ.2_TMS_ACLK_SROSCOFF_C8' I/O None Long R0 Both 0 (-3500 -1900)
Pin 'P6.7_UCB3STE' I/O None Long R180 Both 0 (3500 200)
Pin 'AVSS1' Pwr None Long R180 Both 0 (3500 -2200)
Pin 'P7.2_UCB2CLK' I/O None Long R0 Both 0 (-3500 -1000)
Pin 'PJ.3_TCK_SRCPUOFF_C9' I/O None Long R0 Both 0 (-3500 -2000)
Pin 'P7.3_UCB2STE_TA4.1' I/O None Long R0 Both 0 (-3500 -1100)
Pin 'P8.0' I/O None Long R180 Both 0 (3500 0)
Pin 'P4.7' I/O None Long R180 Both 0 (3500 1100)
Pin 'P6.1_UCA3RXD_UCA3SOMI' I/O None Long R180 Both 0 (3500 800)
Pin 'P6.0_UCA3TXD_UCA3SIMO' I/O None Long R180 Both 0 (3500 900)
Pin 'AVSS2' Pwr None Long R180 Both 0 (3500 -2300)
Pin 'PJ.5_LFXOUT' I/O None Long R0 Both 0 (-3500 -2200)
Pin 'P7.4__TA4.0_A16' I/O None Long R0 Both 0 (-3500 -1200)
Pin 'P7.5_A17' I/O None Long R0 Both 0 (-3500 -1300)
Pin 'P7.6_A18' I/O None Long R0 Both 0 (-3500 -1400)
Pin 'P6.6_UCB3CLK' I/O None Long R180 Both 0 (3500 300)
Pin 'AVSS3' Pwr None Long R180 Both 0 (3500 -2400)
Pin 'PJ.4_LFXIN' I/O None Long R0 Both 0 (-3500 -2100)
Pin 'P4.0_A8' I/O None Long R180 Both 0 (3500 1800)
Pin 'P7.7_A19' I/O None Long R0 Both 0 (-3500 -1500)
Pin 'P4.1_A9' I/O None Long R180 Both 0 (3500 1700)
Pin 'P6.4_UCB3SIMO_UCB3SDA' I/O None Long R180 Both 0 (3500 500)
Pin 'P6.5_UCB3SOMI_UCB3SCL' I/O None Long R180 Both 0 (3500 400)
Pin 'P2.7' I/O None Long R180 Both 0 (3500 2000)
Pin 'P4.2_A10' I/O None Long R180 Both 0 (3500 1600)
Pin 'P4.3_A11' I/O None Long R180 Both 0 (3500 1500)
Pin 'P2.5_TB0.0_UCA1TXD_UCA1SIMO' I/O None Long R180 Both 0 (3500 2200)
Pin 'P5.7_UCA2STE_TA4.1_MCLK' I/O None Long R0 Both 0 (-3500 -600)
Pin 'P5.6_UCA2CLK_TA4.0_SMCLK' I/O None Long R0 Both 0 (-3500 -500)
Pin 'PJ.7_HFXOUT' I/O None Long R0 Both 0 (-3500 -2400)
Pin 'P2.6_TB0.1_UCA1RXD_UCA1SOMI' I/O None Long R180 Both 0 (3500 2100)
Pin 'TEST_SBWTCK' In None Long R180 Both 0 (3500 -600)
Pin 'P8.3' I/O None Long R180 Both 0 (3500 -300)
Pin 'P3.6_TB0.5' I/O None Long R0 Both 0 (-3500 400)
Pin 'P3.7_TB0.6' I/O None Long R0 Both 0 (-3500 300)
Pin 'P4.4_TB0.5' I/O None Long R180 Both 0 (3500 1400)
Pin 'P4.5' I/O None Long R180 Both 0 (3500 1300)
Pin 'P5.5_UCA2RXD_UCA2SOMI_ACLK' I/O None Long R0 Both 0 (-3500 -400)
Pin 'PJ.6_HFXIN' I/O None Long R0 Both 0 (-3500 -2300)
Pin 'DVSS3' Pwr None Long R180 Both 0 (3500 -2800)
Pin 'RST_NMI_SBWTDIO_N' I/O None Long R180 Both 0 (3500 -1000)
Pin 'P5.4_UCA2TXD_UCA2SIMO_TB0OUTH' I/O None Long R0 Both 0 (-3500 -300)
Pin 'P2.3_TA0.0_UCA1STE_A6_C10' I/O None Long R180 Both 0 (3500 2400)
Pin 'DVCC3' Pwr None Long R0 Both 0 (-3500 2100)
Pin 'DGND_3' Pwr None Long R180 Both 0 (3500 -1700)
Pin 'P2.2_TB0.2_UCB0CLK' I/O None Long R180 Both 0 (3500 2500)
Pin 'P8.2' I/O None Long R180 Both 0 (3500 -200)
Pin 'P3.4_TB0.3_SMCLK' I/O None Long R0 Both 0 (-3500 600)
Pin 'P1.7_TB0.4_UCB0SOMI_UCB0SCL_TA1.0' I/O None Long R0 Both 0 (-3500 1200)
Pin 'P5.1_UCB1SOMI_UCB1SCL' I/O None Long R0 Both 0 (-3500 0)
Pin 'P5.2_UCB1CLK_TA4CLK' I/O None Long R0 Both 0 (-3500 -100)
Pin 'P4.6' I/O None Long R180 Both 0 (3500 1200)
Pin 'DGND_4' Pwr None Long R180 Both 0 (3500 -1900)
Pin 'P2.4_TA1.0_UCA1CLK_A7_C11' I/O None Long R180 Both 0 (3500 2300)
Pin 'DGND_5' Pwr None Long R180 Both 0 (3500 -1800)
Pin 'P2.0_TB0.6_UCA0TXD_UCA0SIMO_TB0CLK_ACLK' I/O None Long R180 Both 0 (3500 2700)
Pin 'P2.1_TB0.0_UCA0RXD_UCA0SOMI' I/O None Long R180 Both 0 (3500 2600)
Pin 'P8.1' I/O None Long R180 Both 0 (3500 -100)
Pin 'P3.5_TB0.4_COUT' I/O None Long R0 Both 0 (-3500 500)
Pin 'P1.6_TB0.3_UCB0SIMO_UCB0SDA_TA0.0' I/O None Long R0 Both 0 (-3500 1300)
Pin 'P5.0_UCB1SIMO_UCB1SDA' I/O None Long R0 Both 0 (-3500 100)
Pin 'P5.3_UCB1STE' I/O None Long R0 Both 0 (-3500 -200)
Pin 'DVSS1' Pwr None Long R180 Both 0 (3500 -2600)
Pin 'DVCC1' Pwr None Long R0 Both 0 (-3500 2500)
Pin 'DGND' Pwr None Long R180 Both 0 (3500 -2000)
Wire 8 (-3200 -2900) (3200 -2900);
Wire 8 (3200 -2900) (3200 2900);
Wire 8 (3200 2900) (-3200 2900);
Wire 8 (-3200 2900) (-3200 -2900);
Layer 97;
Layer 95;
Change Size 82;
Change Ratio 6;
Text '>Name' SR0 (-186 59);
Layer 96;
Change Size 82;
Change Ratio 6;
Text '>Value' SR0 (-211 -41);
Layer 96;
Change Size 82;
Change Ratio 6;
Text '>Value' SR0 (-211 -41);

Edit 'MSP430FR5994IZVW.dev';
Prefix 'U';
Description '';
Value Off;
Add MSP430FR5994ZVW 'A' Next  0 (0 0);
Package 'ZVW0087A';
Technology '';
Attribute TYPE 'TYPE';
Attribute RefDes 'RefDes';
Attribute Copyright 'Copyright (C) 2025 Ultra Librarian. All rights reserved.';
Attribute Mfr_Name 'Texas Instruments';
Attribute Manufacturer_Part_Number 'MSP430FR5994IZVW';
Connect 'A.DGND_2' 'A1';
Connect 'A.DVSS2' 'A2';
Connect 'A.DVCC2' 'A3';
Connect 'A.P1.3_TA1.2_UCB0STE_A3_C3' 'A4';
Connect 'A.P7.0_UCB2SIMO_UCB2SDA' 'A5';
Connect 'A.P6.2_UCA3CLK' 'A6';
Connect 'A.P3.3_A15_C15' 'A7';
Connect 'A.P3.0_A12_C12' 'A8';
Connect 'A.P1.1_TA0.2_TA1CLK_COUT_A1_C1_VREF+_VeREF+' 'A9';
Connect 'A.P1.0_TA0.1_DMAE0_RTCCLK_A0_C0_VREF-_VeREF-' 'A10';
Connect 'A.AGND_2' 'A11';
Connect 'A.PJ.0_TDO_TB0OUTH_SRSCG1_C6' 'B1';
Connect 'A.P1.4_TB0.1_UCA0STE_A4_C4' 'B3';
Connect 'A.P1.5_TB0.2_UCA0CLK_A5_C5' 'B4';
Connect 'A.P7.1_UCB2SOMI_UCB2SCL' 'B5';
Connect 'A.P6.3_UCA3STE' 'B6';
Connect 'A.P3.2_A14_C14' 'B7';
Connect 'A.P3.1_A13_C13' 'B8';
Connect 'A.P1.2_TA1.1_TA0CLK_COUT_A2_C2' 'B9';
Connect 'A.AGND' 'B10';
Connect 'A.AVCC1' 'B11';
Connect 'A.PJ.1_TDI_TCLK_MCLK_SRSCG0_C7' 'C1';
Connect 'A.PJ.2_TMS_ACLK_SROSCOFF_C8' 'C2';
Connect 'A.P6.7_UCB3STE' 'C10';
Connect 'A.AVSS1' 'C11';
Connect 'A.P7.2_UCB2CLK' 'D1';
Connect 'A.PJ.3_TCK_SRCPUOFF_C9' 'D2';
Connect 'A.P7.3_UCB2STE_TA4.1' 'D4';
Connect 'A.P8.0' 'D5';
Connect 'A.P4.7' 'D6';
Connect 'A.P6.1_UCA3RXD_UCA3SOMI' 'D7';
Connect 'A.P6.0_UCA3TXD_UCA3SIMO' 'D8';
Connect 'A.AVSS2' 'D10';
Connect 'A.PJ.5_LFXOUT' 'D11';
Connect 'A.P7.4__TA4.0_A16' 'E1';
Connect 'A.P7.5_A17' 'E2';
Connect 'A.P7.6_A18' 'E4';
Connect 'A.P6.6_UCB3CLK' 'E8';
Connect 'A.AVSS3' 'E10';
Connect 'A.PJ.4_LFXIN' 'E11';
Connect 'A.P4.0_A8' 'F1';
Connect 'A.P7.7_A19' 'F2';
Connect 'A.P4.1_A9' 'F4';
Connect 'A.P6.4_UCB3SIMO_UCB3SDA' 'F8';
Connect 'A.P6.5_UCB3SOMI_UCB3SCL' 'F10';
Connect 'A.P2.7' 'F11';
Connect 'A.P4.2_A10' 'G1';
Connect 'A.P4.3_A11' 'G2';
Connect 'A.P2.5_TB0.0_UCA1TXD_UCA1SIMO' 'G4';
Connect 'A.P5.7_UCA2STE_TA4.1_MCLK' 'G8';
Connect 'A.P5.6_UCA2CLK_TA4.0_SMCLK' 'G10';
Connect 'A.PJ.7_HFXOUT' 'G11';
Connect 'A.P2.6_TB0.1_UCA1RXD_UCA1SOMI' 'H1';
Connect 'A.TEST_SBWTCK' 'H2';
Connect 'A.P8.3' 'H4';
Connect 'A.P3.6_TB0.5' 'H5';
Connect 'A.P3.7_TB0.6' 'H6';
Connect 'A.P4.4_TB0.5' 'H7';
Connect 'A.P4.5' 'H8';
Connect 'A.P5.5_UCA2RXD_UCA2SOMI_ACLK' 'H10';
Connect 'A.PJ.6_HFXIN' 'H11';
Connect 'A.DVSS3' 'J1';
Connect 'A.RST_NMI_SBWTDIO_N' 'J2';
Connect 'A.P5.4_UCA2TXD_UCA2SIMO_TB0OUTH' 'J10';
Connect 'A.P2.3_TA0.0_UCA1STE_A6_C10' 'J11';
Connect 'A.DVCC3' 'K1';
Connect 'A.DGND_3' 'K2';
Connect 'A.P2.2_TB0.2_UCB0CLK' 'K3';
Connect 'A.P8.2' 'K4';
Connect 'A.P3.4_TB0.3_SMCLK' 'K5';
Connect 'A.P1.7_TB0.4_UCB0SOMI_UCB0SCL_TA1.0' 'K6';
Connect 'A.P5.1_UCB1SOMI_UCB1SCL' 'K7';
Connect 'A.P5.2_UCB1CLK_TA4CLK' 'K8';
Connect 'A.P4.6' 'K9';
Connect 'A.DGND_4' 'K10';
Connect 'A.P2.4_TA1.0_UCA1CLK_A7_C11' 'K11';
Connect 'A.DGND_5' 'L1';
Connect 'A.P2.0_TB0.6_UCA0TXD_UCA0SIMO_TB0CLK_ACLK' 'L2';
Connect 'A.P2.1_TB0.0_UCA0RXD_UCA0SOMI' 'L3';
Connect 'A.P8.1' 'L4';
Connect 'A.P3.5_TB0.4_COUT' 'L5';
Connect 'A.P1.6_TB0.3_UCB0SIMO_UCB0SDA_TA0.0' 'L6';
Connect 'A.P5.0_UCB1SIMO_UCB1SDA' 'L7';
Connect 'A.P5.3_UCB1STE' 'L8';
Connect 'A.DVSS1' 'L9';
Connect 'A.DVCC1' 'L10';
Connect 'A.DGND' 'L11';
