;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @427, 100
	SLT 701, 0
	MOV -7, <-20
	SLT 701, 0
	JMP 12, <10
	SUB 1, -1
	ADD #18, <1
	SUB 12, @10
	ADD #72, @200
	JMP <127, 106
	SLT 761, 0
	SUB <0, @402
	JMZ -30, 9
	ADD @127, 106
	MOV -1, <-22
	JMN -7, @-20
	SUB 1, -1
	MOV 110, 9
	SLT -28, @92
	SUB -7, <-20
	JMP 12, <10
	JMP 12, <10
	JMZ -30, 9
	SUB 0, 332
	ADD 1, -1
	SLT 761, 0
	SPL 1, @-1
	SUB #0, -33
	JMP 12, <10
	JMZ 18, @101
	SLT 761, 0
	SUB @127, 106
	JMP 1, @-1
	SUB @127, 106
	SPL 0, <332
	JMZ @191, 136
	SPL 0, #-4
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
