<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock Companion Module - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-companion-modules"><a class="header" href="#clock-companion-modules">Clock Companion Modules</a></h1>
<h2 id="tile-ccm"><a class="header" href="#tile-ccm">Tile CCM</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].OUT_SEC_TMIN[0]</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>CELL[0].OUT_SEC_TMIN[1]</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>CELL[0].OUT_SEC_TMIN[2]</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>CELL[0].OUT_SEC_TMIN[3]</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>CELL[1].OUT_SEC_TMIN[0]</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>CELL[1].OUT_SEC_TMIN[1]</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>CELL[1].OUT_SEC_TMIN[2]</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>CELL[1].OUT_SEC_TMIN[3]</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>CELL[2].OUT_SEC_TMIN[0]</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>CELL[2].OUT_SEC_TMIN[1]</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>CELL[2].OUT_SEC_TMIN[2]</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>CELL[2].OUT_SEC_TMIN[3]</td><td>CELL[0].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_SPEC[0]</caption>
<thead>
<tr><th colspan="13">Bits</th><th colspan="4">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-12"><a href="#virtex4-CCM-bit-MAIN[0][21][28]">MAIN[0][21][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-11"><a href="#virtex4-CCM-bit-MAIN[0][21][23]">MAIN[0][21][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-10"><a href="#virtex4-CCM-bit-MAIN[0][21][22]">MAIN[0][21][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-9"><a href="#virtex4-CCM-bit-MAIN[0][21][21]">MAIN[0][21][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-8"><a href="#virtex4-CCM-bit-MAIN[0][21][20]">MAIN[0][21][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-7"><a href="#virtex4-CCM-bit-MAIN[0][21][26]">MAIN[0][21][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-6"><a href="#virtex4-CCM-bit-MAIN[0][21][25]">MAIN[0][21][25]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-5"><a href="#virtex4-CCM-bit-MAIN[0][21][24]">MAIN[0][21][24]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-4"><a href="#virtex4-CCM-bit-MAIN[0][21][27]">MAIN[0][21][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-3"><a href="#virtex4-CCM-bit-MAIN[0][21][17]">MAIN[0][21][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-2"><a href="#virtex4-CCM-bit-MAIN[0][21][19]">MAIN[0][21][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-1"><a href="#virtex4-CCM-bit-MAIN[0][21][18]">MAIN[0][21][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][16]">MAIN[0][21][16]</a></td><td>CELL[0].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-12"><a href="#virtex4-CCM-bit-MAIN[2][21][25]">MAIN[2][21][25]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-11"><a href="#virtex4-CCM-bit-MAIN[2][21][20]">MAIN[2][21][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-10"><a href="#virtex4-CCM-bit-MAIN[2][21][19]">MAIN[2][21][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-9"><a href="#virtex4-CCM-bit-MAIN[2][21][18]">MAIN[2][21][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-8"><a href="#virtex4-CCM-bit-MAIN[2][21][17]">MAIN[2][21][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-7"><a href="#virtex4-CCM-bit-MAIN[2][21][16]">MAIN[2][21][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-6"><a href="#virtex4-CCM-bit-MAIN[2][21][15]">MAIN[2][21][15]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-5"><a href="#virtex4-CCM-bit-MAIN[2][21][14]">MAIN[2][21][14]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-4"><a href="#virtex4-CCM-bit-MAIN[2][21][13]">MAIN[2][21][13]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-3"><a href="#virtex4-CCM-bit-MAIN[2][21][23]">MAIN[2][21][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-2"><a href="#virtex4-CCM-bit-MAIN[2][21][22]">MAIN[2][21][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-1"><a href="#virtex4-CCM-bit-MAIN[2][21][21]">MAIN[2][21][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-0"><a href="#virtex4-CCM-bit-MAIN[2][21][24]">MAIN[2][21][24]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[0]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-12"><a href="#virtex4-CCM-bit-MAIN[1][21][25]">MAIN[1][21][25]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-11"><a href="#virtex4-CCM-bit-MAIN[1][21][20]">MAIN[1][21][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10"><a href="#virtex4-CCM-bit-MAIN[1][21][19]">MAIN[1][21][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9"><a href="#virtex4-CCM-bit-MAIN[1][21][18]">MAIN[1][21][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8"><a href="#virtex4-CCM-bit-MAIN[1][21][17]">MAIN[1][21][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7"><a href="#virtex4-CCM-bit-MAIN[1][21][16]">MAIN[1][21][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6"><a href="#virtex4-CCM-bit-MAIN[1][21][15]">MAIN[1][21][15]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5"><a href="#virtex4-CCM-bit-MAIN[1][21][14]">MAIN[1][21][14]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4"><a href="#virtex4-CCM-bit-MAIN[1][21][13]">MAIN[1][21][13]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3"><a href="#virtex4-CCM-bit-MAIN[1][21][23]">MAIN[1][21][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2"><a href="#virtex4-CCM-bit-MAIN[1][21][22]">MAIN[1][21][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1"><a href="#virtex4-CCM-bit-MAIN[1][21][21]">MAIN[1][21][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0"><a href="#virtex4-CCM-bit-MAIN[1][21][24]">MAIN[1][21][24]</a></td><td>-</td><td>-</td><td>CELL[2].IMUX_SPEC[0]</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-12"><a href="#virtex4-CCM-bit-MAIN[2][21][51]">MAIN[2][21][51]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-11"><a href="#virtex4-CCM-bit-MAIN[2][21][46]">MAIN[2][21][46]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10"><a href="#virtex4-CCM-bit-MAIN[2][21][45]">MAIN[2][21][45]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9"><a href="#virtex4-CCM-bit-MAIN[2][21][44]">MAIN[2][21][44]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8"><a href="#virtex4-CCM-bit-MAIN[2][21][43]">MAIN[2][21][43]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7"><a href="#virtex4-CCM-bit-MAIN[2][21][42]">MAIN[2][21][42]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6"><a href="#virtex4-CCM-bit-MAIN[2][21][41]">MAIN[2][21][41]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5"><a href="#virtex4-CCM-bit-MAIN[2][21][40]">MAIN[2][21][40]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4"><a href="#virtex4-CCM-bit-MAIN[2][21][39]">MAIN[2][21][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3"><a href="#virtex4-CCM-bit-MAIN[2][21][49]">MAIN[2][21][49]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2"><a href="#virtex4-CCM-bit-MAIN[2][21][48]">MAIN[2][21][48]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1"><a href="#virtex4-CCM-bit-MAIN[2][21][47]">MAIN[2][21][47]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0"><a href="#virtex4-CCM-bit-MAIN[2][21][50]">MAIN[2][21][50]</a></td><td>-</td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[0]</td></tr>

<tr><th colspan="13"></th><th colspan="4">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_IMUX[8]</td><td>CELL[2].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[10]</td><td>CELL[2].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[0]</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].IMUX_CLK_OPTINV[1]</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_IMUX[9]</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[2].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[2].IMUX_IMUX[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[2].IMUX_CLK_OPTINV[2]</td><td>CELL[1].IMUX_CLK_OPTINV[2]</td><td>CELL[2].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[2].IMUX_CLK_OPTINV[3]</td><td>CELL[1].IMUX_CLK_OPTINV[3]</td><td>CELL[2].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[4]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[5]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[6]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[7]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[8]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[9]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[10]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[11]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[12]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[13]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[14]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[15]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_DCM[3]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[12]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[13]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[14]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[15]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[16]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[17]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td><td>-</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[18]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[19]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[20]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>-</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[21]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[22]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[23]</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_SPEC[2]</caption>
<thead>
<tr><th colspan="13">Bits</th><th colspan="3">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-12"><a href="#virtex4-CCM-bit-MAIN[1][21][51]">MAIN[1][21][51]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-11"><a href="#virtex4-CCM-bit-MAIN[1][21][46]">MAIN[1][21][46]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-10"><a href="#virtex4-CCM-bit-MAIN[1][21][45]">MAIN[1][21][45]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-9"><a href="#virtex4-CCM-bit-MAIN[1][21][44]">MAIN[1][21][44]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-8"><a href="#virtex4-CCM-bit-MAIN[1][21][43]">MAIN[1][21][43]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-7"><a href="#virtex4-CCM-bit-MAIN[1][21][42]">MAIN[1][21][42]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-6"><a href="#virtex4-CCM-bit-MAIN[1][21][41]">MAIN[1][21][41]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-5"><a href="#virtex4-CCM-bit-MAIN[1][21][40]">MAIN[1][21][40]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-4"><a href="#virtex4-CCM-bit-MAIN[1][21][39]">MAIN[1][21][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-3"><a href="#virtex4-CCM-bit-MAIN[1][21][49]">MAIN[1][21][49]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-2"><a href="#virtex4-CCM-bit-MAIN[1][21][48]">MAIN[1][21][48]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-1"><a href="#virtex4-CCM-bit-MAIN[1][21][47]">MAIN[1][21][47]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-0"><a href="#virtex4-CCM-bit-MAIN[1][21][50]">MAIN[1][21][50]</a></td><td>CELL[0].IMUX_SPEC[2]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-12"><a href="#virtex4-CCM-bit-MAIN[3][21][25]">MAIN[3][21][25]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-11"><a href="#virtex4-CCM-bit-MAIN[3][21][20]">MAIN[3][21][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-10"><a href="#virtex4-CCM-bit-MAIN[3][21][19]">MAIN[3][21][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-9"><a href="#virtex4-CCM-bit-MAIN[3][21][18]">MAIN[3][21][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-8"><a href="#virtex4-CCM-bit-MAIN[3][21][17]">MAIN[3][21][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-7"><a href="#virtex4-CCM-bit-MAIN[3][21][16]">MAIN[3][21][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-6"><a href="#virtex4-CCM-bit-MAIN[3][21][15]">MAIN[3][21][15]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-5"><a href="#virtex4-CCM-bit-MAIN[3][21][14]">MAIN[3][21][14]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-4"><a href="#virtex4-CCM-bit-MAIN[3][21][13]">MAIN[3][21][13]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-3"><a href="#virtex4-CCM-bit-MAIN[3][21][23]">MAIN[3][21][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-2"><a href="#virtex4-CCM-bit-MAIN[3][21][22]">MAIN[3][21][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-1"><a href="#virtex4-CCM-bit-MAIN[3][21][21]">MAIN[3][21][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-0"><a href="#virtex4-CCM-bit-MAIN[3][21][24]">MAIN[3][21][24]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[2]</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-12"><a href="#virtex4-CCM-bit-MAIN[3][21][51]">MAIN[3][21][51]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-11"><a href="#virtex4-CCM-bit-MAIN[3][21][46]">MAIN[3][21][46]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-10"><a href="#virtex4-CCM-bit-MAIN[3][21][45]">MAIN[3][21][45]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-9"><a href="#virtex4-CCM-bit-MAIN[3][21][44]">MAIN[3][21][44]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-8"><a href="#virtex4-CCM-bit-MAIN[3][21][43]">MAIN[3][21][43]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-7"><a href="#virtex4-CCM-bit-MAIN[3][21][42]">MAIN[3][21][42]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-6"><a href="#virtex4-CCM-bit-MAIN[3][21][41]">MAIN[3][21][41]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-5"><a href="#virtex4-CCM-bit-MAIN[3][21][40]">MAIN[3][21][40]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-4"><a href="#virtex4-CCM-bit-MAIN[3][21][39]">MAIN[3][21][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-3"><a href="#virtex4-CCM-bit-MAIN[3][21][49]">MAIN[3][21][49]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-2"><a href="#virtex4-CCM-bit-MAIN[3][21][48]">MAIN[3][21][48]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-1"><a href="#virtex4-CCM-bit-MAIN[3][21][47]">MAIN[3][21][47]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-0"><a href="#virtex4-CCM-bit-MAIN[3][21][50]">MAIN[3][21][50]</a></td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[2]</td></tr>

<tr><th colspan="13"></th><th colspan="3">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[8]</td><td>CELL[3].IMUX_IMUX[10]</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[9]</td><td>CELL[3].IMUX_IMUX[11]</td><td>CELL[3].IMUX_IMUX[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_CLK_OPTINV[0]</td><td>CELL[3].IMUX_CLK_OPTINV[2]</td><td>CELL[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_CLK_OPTINV[1]</td><td>CELL[3].IMUX_CLK_OPTINV[3]</td><td>CELL[3].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_SPEC[3]</caption>
<thead>
<tr><th colspan="13">Bits</th><th colspan="3">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-12"><a href="#virtex4-CCM-bit-MAIN[1][21][38]">MAIN[1][21][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-11"><a href="#virtex4-CCM-bit-MAIN[1][21][33]">MAIN[1][21][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-10"><a href="#virtex4-CCM-bit-MAIN[1][21][32]">MAIN[1][21][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-9"><a href="#virtex4-CCM-bit-MAIN[1][21][31]">MAIN[1][21][31]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-8"><a href="#virtex4-CCM-bit-MAIN[1][21][30]">MAIN[1][21][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-7"><a href="#virtex4-CCM-bit-MAIN[1][21][29]">MAIN[1][21][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-6"><a href="#virtex4-CCM-bit-MAIN[1][21][28]">MAIN[1][21][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-5"><a href="#virtex4-CCM-bit-MAIN[1][21][27]">MAIN[1][21][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-4"><a href="#virtex4-CCM-bit-MAIN[1][21][26]">MAIN[1][21][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-3"><a href="#virtex4-CCM-bit-MAIN[1][21][36]">MAIN[1][21][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-2"><a href="#virtex4-CCM-bit-MAIN[1][21][35]">MAIN[1][21][35]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-1"><a href="#virtex4-CCM-bit-MAIN[1][21][34]">MAIN[1][21][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-0"><a href="#virtex4-CCM-bit-MAIN[1][21][37]">MAIN[1][21][37]</a></td><td>CELL[0].IMUX_SPEC[3]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-12"><a href="#virtex4-CCM-bit-MAIN[3][21][12]">MAIN[3][21][12]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-11"><a href="#virtex4-CCM-bit-MAIN[3][21][7]">MAIN[3][21][7]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-10"><a href="#virtex4-CCM-bit-MAIN[3][21][6]">MAIN[3][21][6]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-9"><a href="#virtex4-CCM-bit-MAIN[3][21][5]">MAIN[3][21][5]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-8"><a href="#virtex4-CCM-bit-MAIN[3][21][4]">MAIN[3][21][4]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-7"><a href="#virtex4-CCM-bit-MAIN[3][21][3]">MAIN[3][21][3]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-6"><a href="#virtex4-CCM-bit-MAIN[3][21][2]">MAIN[3][21][2]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-5"><a href="#virtex4-CCM-bit-MAIN[3][21][1]">MAIN[3][21][1]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-4"><a href="#virtex4-CCM-bit-MAIN[3][21][0]">MAIN[3][21][0]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-3"><a href="#virtex4-CCM-bit-MAIN[3][21][10]">MAIN[3][21][10]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-2"><a href="#virtex4-CCM-bit-MAIN[3][21][9]">MAIN[3][21][9]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-1"><a href="#virtex4-CCM-bit-MAIN[3][21][8]">MAIN[3][21][8]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-0"><a href="#virtex4-CCM-bit-MAIN[3][21][11]">MAIN[3][21][11]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[3]</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-12"><a href="#virtex4-CCM-bit-MAIN[3][21][38]">MAIN[3][21][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-11"><a href="#virtex4-CCM-bit-MAIN[3][21][33]">MAIN[3][21][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-10"><a href="#virtex4-CCM-bit-MAIN[3][21][32]">MAIN[3][21][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-9"><a href="#virtex4-CCM-bit-MAIN[3][21][31]">MAIN[3][21][31]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-8"><a href="#virtex4-CCM-bit-MAIN[3][21][30]">MAIN[3][21][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-7"><a href="#virtex4-CCM-bit-MAIN[3][21][29]">MAIN[3][21][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-6"><a href="#virtex4-CCM-bit-MAIN[3][21][28]">MAIN[3][21][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-5"><a href="#virtex4-CCM-bit-MAIN[3][21][27]">MAIN[3][21][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-4"><a href="#virtex4-CCM-bit-MAIN[3][21][26]">MAIN[3][21][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-3"><a href="#virtex4-CCM-bit-MAIN[3][21][36]">MAIN[3][21][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-2"><a href="#virtex4-CCM-bit-MAIN[3][21][35]">MAIN[3][21][35]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-1"><a href="#virtex4-CCM-bit-MAIN[3][21][34]">MAIN[3][21][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-0"><a href="#virtex4-CCM-bit-MAIN[3][21][37]">MAIN[3][21][37]</a></td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[3]</td></tr>

<tr><th colspan="13"></th><th colspan="3">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[8]</td><td>CELL[3].IMUX_IMUX[10]</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[9]</td><td>CELL[3].IMUX_IMUX[11]</td><td>CELL[3].IMUX_IMUX[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_CLK_OPTINV[0]</td><td>CELL[3].IMUX_CLK_OPTINV[2]</td><td>CELL[3].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_CLK_OPTINV[1]</td><td>CELL[3].IMUX_CLK_OPTINV[3]</td><td>CELL[3].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[0]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-9"><a href="#virtex4-CCM-bit-MAIN[0][20][25]">MAIN[0][20][25]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-8"><a href="#virtex4-CCM-bit-MAIN[0][20][23]">MAIN[0][20][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-7"><a href="#virtex4-CCM-bit-MAIN[0][20][24]">MAIN[0][20][24]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-6"><a href="#virtex4-CCM-bit-MAIN[0][20][22]">MAIN[0][20][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-5"><a href="#virtex4-CCM-bit-MAIN[0][20][18]">MAIN[0][20][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-4"><a href="#virtex4-CCM-bit-MAIN[0][20][16]">MAIN[0][20][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-3"><a href="#virtex4-CCM-bit-MAIN[0][20][17]">MAIN[0][20][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-2"><a href="#virtex4-CCM-bit-MAIN[0][20][20]">MAIN[0][20][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-1"><a href="#virtex4-CCM-bit-MAIN[0][20][19]">MAIN[0][20][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-0"><a href="#virtex4-CCM-bit-MAIN[0][20][21]">MAIN[0][20][21]</a></td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[1]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-9"><a href="#virtex4-CCM-bit-MAIN[0][20][35]">MAIN[0][20][35]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-8"><a href="#virtex4-CCM-bit-MAIN[0][20][33]">MAIN[0][20][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-7"><a href="#virtex4-CCM-bit-MAIN[0][20][34]">MAIN[0][20][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-6"><a href="#virtex4-CCM-bit-MAIN[0][20][32]">MAIN[0][20][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-5"><a href="#virtex4-CCM-bit-MAIN[0][20][28]">MAIN[0][20][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-4"><a href="#virtex4-CCM-bit-MAIN[0][20][26]">MAIN[0][20][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-3"><a href="#virtex4-CCM-bit-MAIN[0][20][27]">MAIN[0][20][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-2"><a href="#virtex4-CCM-bit-MAIN[0][20][30]">MAIN[0][20][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-1"><a href="#virtex4-CCM-bit-MAIN[0][20][29]">MAIN[0][20][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-0"><a href="#virtex4-CCM-bit-MAIN[0][20][31]">MAIN[0][20][31]</a></td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[2]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-9"><a href="#virtex4-CCM-bit-MAIN[0][20][45]">MAIN[0][20][45]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-8"><a href="#virtex4-CCM-bit-MAIN[0][20][43]">MAIN[0][20][43]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-7"><a href="#virtex4-CCM-bit-MAIN[0][20][44]">MAIN[0][20][44]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-6"><a href="#virtex4-CCM-bit-MAIN[0][20][42]">MAIN[0][20][42]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-5"><a href="#virtex4-CCM-bit-MAIN[0][20][38]">MAIN[0][20][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-4"><a href="#virtex4-CCM-bit-MAIN[0][20][36]">MAIN[0][20][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-3"><a href="#virtex4-CCM-bit-MAIN[0][20][37]">MAIN[0][20][37]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-2"><a href="#virtex4-CCM-bit-MAIN[0][20][40]">MAIN[0][20][40]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-1"><a href="#virtex4-CCM-bit-MAIN[0][20][39]">MAIN[0][20][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-0"><a href="#virtex4-CCM-bit-MAIN[0][20][41]">MAIN[0][20][41]</a></td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[3]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-9"><a href="#virtex4-CCM-bit-MAIN[0][20][55]">MAIN[0][20][55]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-8"><a href="#virtex4-CCM-bit-MAIN[0][20][53]">MAIN[0][20][53]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-7"><a href="#virtex4-CCM-bit-MAIN[0][20][54]">MAIN[0][20][54]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-6"><a href="#virtex4-CCM-bit-MAIN[0][20][52]">MAIN[0][20][52]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-5"><a href="#virtex4-CCM-bit-MAIN[0][20][48]">MAIN[0][20][48]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-4"><a href="#virtex4-CCM-bit-MAIN[0][20][46]">MAIN[0][20][46]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-3"><a href="#virtex4-CCM-bit-MAIN[0][20][47]">MAIN[0][20][47]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-2"><a href="#virtex4-CCM-bit-MAIN[0][20][50]">MAIN[0][20][50]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-1"><a href="#virtex4-CCM-bit-MAIN[0][20][49]">MAIN[0][20][49]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-0"><a href="#virtex4-CCM-bit-MAIN[0][20][51]">MAIN[0][20][51]</a></td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[4]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-9"><a href="#virtex4-CCM-bit-MAIN[1][20][9]">MAIN[1][20][9]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-8"><a href="#virtex4-CCM-bit-MAIN[1][20][7]">MAIN[1][20][7]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-7"><a href="#virtex4-CCM-bit-MAIN[1][20][8]">MAIN[1][20][8]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-6"><a href="#virtex4-CCM-bit-MAIN[1][20][6]">MAIN[1][20][6]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-5"><a href="#virtex4-CCM-bit-MAIN[1][20][2]">MAIN[1][20][2]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-4"><a href="#virtex4-CCM-bit-MAIN[1][20][0]">MAIN[1][20][0]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-3"><a href="#virtex4-CCM-bit-MAIN[1][20][1]">MAIN[1][20][1]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-2"><a href="#virtex4-CCM-bit-MAIN[1][20][4]">MAIN[1][20][4]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-1"><a href="#virtex4-CCM-bit-MAIN[1][20][3]">MAIN[1][20][3]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-0"><a href="#virtex4-CCM-bit-MAIN[1][20][5]">MAIN[1][20][5]</a></td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[5]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-9"><a href="#virtex4-CCM-bit-MAIN[1][20][19]">MAIN[1][20][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-8"><a href="#virtex4-CCM-bit-MAIN[1][20][17]">MAIN[1][20][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-7"><a href="#virtex4-CCM-bit-MAIN[1][20][18]">MAIN[1][20][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-6"><a href="#virtex4-CCM-bit-MAIN[1][20][16]">MAIN[1][20][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-5"><a href="#virtex4-CCM-bit-MAIN[1][20][12]">MAIN[1][20][12]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-4"><a href="#virtex4-CCM-bit-MAIN[1][20][10]">MAIN[1][20][10]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-3"><a href="#virtex4-CCM-bit-MAIN[1][20][11]">MAIN[1][20][11]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-2"><a href="#virtex4-CCM-bit-MAIN[1][20][14]">MAIN[1][20][14]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-1"><a href="#virtex4-CCM-bit-MAIN[1][20][13]">MAIN[1][20][13]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-0"><a href="#virtex4-CCM-bit-MAIN[1][20][15]">MAIN[1][20][15]</a></td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[6]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-9"><a href="#virtex4-CCM-bit-MAIN[1][20][29]">MAIN[1][20][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-8"><a href="#virtex4-CCM-bit-MAIN[1][20][27]">MAIN[1][20][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-7"><a href="#virtex4-CCM-bit-MAIN[1][20][28]">MAIN[1][20][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-6"><a href="#virtex4-CCM-bit-MAIN[1][20][26]">MAIN[1][20][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-5"><a href="#virtex4-CCM-bit-MAIN[1][20][22]">MAIN[1][20][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-4"><a href="#virtex4-CCM-bit-MAIN[1][20][20]">MAIN[1][20][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-3"><a href="#virtex4-CCM-bit-MAIN[1][20][21]">MAIN[1][20][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-2"><a href="#virtex4-CCM-bit-MAIN[1][20][24]">MAIN[1][20][24]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-1"><a href="#virtex4-CCM-bit-MAIN[1][20][23]">MAIN[1][20][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-0"><a href="#virtex4-CCM-bit-MAIN[1][20][25]">MAIN[1][20][25]</a></td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[7]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-9"><a href="#virtex4-CCM-bit-MAIN[1][20][39]">MAIN[1][20][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-8"><a href="#virtex4-CCM-bit-MAIN[1][20][37]">MAIN[1][20][37]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-7"><a href="#virtex4-CCM-bit-MAIN[1][20][38]">MAIN[1][20][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-6"><a href="#virtex4-CCM-bit-MAIN[1][20][36]">MAIN[1][20][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-5"><a href="#virtex4-CCM-bit-MAIN[1][20][32]">MAIN[1][20][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-4"><a href="#virtex4-CCM-bit-MAIN[1][20][30]">MAIN[1][20][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-3"><a href="#virtex4-CCM-bit-MAIN[1][20][31]">MAIN[1][20][31]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-2"><a href="#virtex4-CCM-bit-MAIN[1][20][34]">MAIN[1][20][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-1"><a href="#virtex4-CCM-bit-MAIN[1][20][33]">MAIN[1][20][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-0"><a href="#virtex4-CCM-bit-MAIN[1][20][35]">MAIN[1][20][35]</a></td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[8]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-9"><a href="#virtex4-CCM-bit-MAIN[2][20][9]">MAIN[2][20][9]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-8"><a href="#virtex4-CCM-bit-MAIN[2][20][7]">MAIN[2][20][7]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-7"><a href="#virtex4-CCM-bit-MAIN[2][20][8]">MAIN[2][20][8]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-6"><a href="#virtex4-CCM-bit-MAIN[2][20][6]">MAIN[2][20][6]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-5"><a href="#virtex4-CCM-bit-MAIN[2][20][2]">MAIN[2][20][2]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-4"><a href="#virtex4-CCM-bit-MAIN[2][20][0]">MAIN[2][20][0]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-3"><a href="#virtex4-CCM-bit-MAIN[2][20][1]">MAIN[2][20][1]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-2"><a href="#virtex4-CCM-bit-MAIN[2][20][4]">MAIN[2][20][4]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-1"><a href="#virtex4-CCM-bit-MAIN[2][20][3]">MAIN[2][20][3]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-0"><a href="#virtex4-CCM-bit-MAIN[2][20][5]">MAIN[2][20][5]</a></td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[9]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-9"><a href="#virtex4-CCM-bit-MAIN[2][20][19]">MAIN[2][20][19]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-8"><a href="#virtex4-CCM-bit-MAIN[2][20][17]">MAIN[2][20][17]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-7"><a href="#virtex4-CCM-bit-MAIN[2][20][18]">MAIN[2][20][18]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-6"><a href="#virtex4-CCM-bit-MAIN[2][20][16]">MAIN[2][20][16]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-5"><a href="#virtex4-CCM-bit-MAIN[2][20][12]">MAIN[2][20][12]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-4"><a href="#virtex4-CCM-bit-MAIN[2][20][10]">MAIN[2][20][10]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-3"><a href="#virtex4-CCM-bit-MAIN[2][20][11]">MAIN[2][20][11]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-2"><a href="#virtex4-CCM-bit-MAIN[2][20][14]">MAIN[2][20][14]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-1"><a href="#virtex4-CCM-bit-MAIN[2][20][13]">MAIN[2][20][13]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-0"><a href="#virtex4-CCM-bit-MAIN[2][20][15]">MAIN[2][20][15]</a></td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[10]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-9"><a href="#virtex4-CCM-bit-MAIN[2][20][29]">MAIN[2][20][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-8"><a href="#virtex4-CCM-bit-MAIN[2][20][27]">MAIN[2][20][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-7"><a href="#virtex4-CCM-bit-MAIN[2][20][28]">MAIN[2][20][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-6"><a href="#virtex4-CCM-bit-MAIN[2][20][26]">MAIN[2][20][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-5"><a href="#virtex4-CCM-bit-MAIN[2][20][22]">MAIN[2][20][22]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-4"><a href="#virtex4-CCM-bit-MAIN[2][20][20]">MAIN[2][20][20]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-3"><a href="#virtex4-CCM-bit-MAIN[2][20][21]">MAIN[2][20][21]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-2"><a href="#virtex4-CCM-bit-MAIN[2][20][24]">MAIN[2][20][24]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-1"><a href="#virtex4-CCM-bit-MAIN[2][20][23]">MAIN[2][20][23]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-0"><a href="#virtex4-CCM-bit-MAIN[2][20][25]">MAIN[2][20][25]</a></td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes OUT_DCM[11]</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-9"><a href="#virtex4-CCM-bit-MAIN[2][20][39]">MAIN[2][20][39]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-8"><a href="#virtex4-CCM-bit-MAIN[2][20][37]">MAIN[2][20][37]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-7"><a href="#virtex4-CCM-bit-MAIN[2][20][38]">MAIN[2][20][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-6"><a href="#virtex4-CCM-bit-MAIN[2][20][36]">MAIN[2][20][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-5"><a href="#virtex4-CCM-bit-MAIN[2][20][32]">MAIN[2][20][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-4"><a href="#virtex4-CCM-bit-MAIN[2][20][30]">MAIN[2][20][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-3"><a href="#virtex4-CCM-bit-MAIN[2][20][31]">MAIN[2][20][31]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-2"><a href="#virtex4-CCM-bit-MAIN[2][20][34]">MAIN[2][20][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-1"><a href="#virtex4-CCM-bit-MAIN[2][20][33]">MAIN[2][20][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-0"><a href="#virtex4-CCM-bit-MAIN[2][20][35]">MAIN[2][20][35]</a></td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKC1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKB1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKD1[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[3].IMUX_IMUX[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_CCM_REL[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_CCM_REL[0]-0"><a href="#virtex4-CCM-bit-MAIN[3][20][20]">MAIN[3][20][20]</a></td><td>CELL[0].IMUX_CCM_REL[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[0].IMUX_SPEC[3]</td></tr>

<tr><td>1</td><td>CELL[0].IMUX_IMUX[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_CCM_REL[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_CCM_REL[1]-0"><a href="#virtex4-CCM-bit-MAIN[3][20][21]">MAIN[3][20][21]</a></td><td>CELL[0].IMUX_CCM_REL[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>CELL[0].IMUX_SPEC[2]</td></tr>

<tr><td>1</td><td>CELL[1].IMUX_IMUX[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM switchbox SPEC_INT muxes IMUX_SPEC[1]</caption>
<thead>
<tr><th colspan="13">Bits</th><th colspan="3">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-12"><a href="#virtex4-CCM-bit-MAIN[2][21][12]">MAIN[2][21][12]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-11"><a href="#virtex4-CCM-bit-MAIN[2][21][7]">MAIN[2][21][7]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-10"><a href="#virtex4-CCM-bit-MAIN[2][21][6]">MAIN[2][21][6]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-9"><a href="#virtex4-CCM-bit-MAIN[2][21][5]">MAIN[2][21][5]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-8"><a href="#virtex4-CCM-bit-MAIN[2][21][4]">MAIN[2][21][4]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-7"><a href="#virtex4-CCM-bit-MAIN[2][21][3]">MAIN[2][21][3]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-6"><a href="#virtex4-CCM-bit-MAIN[2][21][2]">MAIN[2][21][2]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-5"><a href="#virtex4-CCM-bit-MAIN[2][21][1]">MAIN[2][21][1]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-4"><a href="#virtex4-CCM-bit-MAIN[2][21][0]">MAIN[2][21][0]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-3"><a href="#virtex4-CCM-bit-MAIN[2][21][10]">MAIN[2][21][10]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-2"><a href="#virtex4-CCM-bit-MAIN[2][21][9]">MAIN[2][21][9]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-1"><a href="#virtex4-CCM-bit-MAIN[2][21][8]">MAIN[2][21][8]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-0"><a href="#virtex4-CCM-bit-MAIN[2][21][11]">MAIN[2][21][11]</a></td><td>CELL[1].IMUX_SPEC[1]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-12"><a href="#virtex4-CCM-bit-MAIN[1][21][12]">MAIN[1][21][12]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-11"><a href="#virtex4-CCM-bit-MAIN[1][21][7]">MAIN[1][21][7]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-10"><a href="#virtex4-CCM-bit-MAIN[1][21][6]">MAIN[1][21][6]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-9"><a href="#virtex4-CCM-bit-MAIN[1][21][5]">MAIN[1][21][5]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-8"><a href="#virtex4-CCM-bit-MAIN[1][21][4]">MAIN[1][21][4]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-7"><a href="#virtex4-CCM-bit-MAIN[1][21][3]">MAIN[1][21][3]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-6"><a href="#virtex4-CCM-bit-MAIN[1][21][2]">MAIN[1][21][2]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-5"><a href="#virtex4-CCM-bit-MAIN[1][21][1]">MAIN[1][21][1]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-4"><a href="#virtex4-CCM-bit-MAIN[1][21][0]">MAIN[1][21][0]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-3"><a href="#virtex4-CCM-bit-MAIN[1][21][10]">MAIN[1][21][10]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-2"><a href="#virtex4-CCM-bit-MAIN[1][21][9]">MAIN[1][21][9]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-1"><a href="#virtex4-CCM-bit-MAIN[1][21][8]">MAIN[1][21][8]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-0"><a href="#virtex4-CCM-bit-MAIN[1][21][11]">MAIN[1][21][11]</a></td><td>-</td><td>CELL[2].IMUX_SPEC[1]</td><td>-</td></tr>

<tr><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-12"><a href="#virtex4-CCM-bit-MAIN[2][21][38]">MAIN[2][21][38]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-11"><a href="#virtex4-CCM-bit-MAIN[2][21][33]">MAIN[2][21][33]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-10"><a href="#virtex4-CCM-bit-MAIN[2][21][32]">MAIN[2][21][32]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-9"><a href="#virtex4-CCM-bit-MAIN[2][21][31]">MAIN[2][21][31]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-8"><a href="#virtex4-CCM-bit-MAIN[2][21][30]">MAIN[2][21][30]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-7"><a href="#virtex4-CCM-bit-MAIN[2][21][29]">MAIN[2][21][29]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-6"><a href="#virtex4-CCM-bit-MAIN[2][21][28]">MAIN[2][21][28]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-5"><a href="#virtex4-CCM-bit-MAIN[2][21][27]">MAIN[2][21][27]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-4"><a href="#virtex4-CCM-bit-MAIN[2][21][26]">MAIN[2][21][26]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-3"><a href="#virtex4-CCM-bit-MAIN[2][21][36]">MAIN[2][21][36]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-2"><a href="#virtex4-CCM-bit-MAIN[2][21][35]">MAIN[2][21][35]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-1"><a href="#virtex4-CCM-bit-MAIN[2][21][34]">MAIN[2][21][34]</a></td><td id="virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-0"><a href="#virtex4-CCM-bit-MAIN[2][21][37]">MAIN[2][21][37]</a></td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[1]</td></tr>

<tr><th colspan="13"></th><th colspan="3">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[10]</td><td>CELL[1].IMUX_IMUX[10]</td><td>CELL[2].IMUX_IMUX[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td><td>CELL[0].HCLK_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td><td>CELL[0].HCLK_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td><td>CELL[0].HCLK_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[2].IMUX_IMUX[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td><td>CELL[0].HCLK_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td><td>CELL[0].HCLK_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td><td>CELL[0].HCLK_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].IMUX_CLK_OPTINV[2]</td><td>CELL[1].IMUX_CLK_OPTINV[2]</td><td>CELL[2].IMUX_CLK_OPTINV[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td><td>CELL[0].HCLK_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td><td>CELL[0].HCLK_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td><td>CELL[0].GIOB_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[2].IMUX_CLK_OPTINV[3]</td><td>CELL[1].IMUX_CLK_OPTINV[3]</td><td>CELL[2].IMUX_CLK_OPTINV[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td><td>CELL[0].GIOB_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td><td>CELL[0].GIOB_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td><td>CELL[0].GIOB_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td><td>CELL[0].GIOB_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td><td>CELL[0].GIOB_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td><td>CELL[0].GIOB_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td><td>CELL[0].GIOB_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td><td>CELL[0].GIOB_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td><td>CELL[0].GIOB_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td><td>CELL[0].GIOB_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td><td>CELL[0].GIOB_DCM[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td><td>CELL[0].GIOB_DCM[12]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td><td>CELL[0].GIOB_DCM[13]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td><td>CELL[0].GIOB_DCM[14]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td><td>CELL[0].GIOB_DCM[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td><td>CELL[0].MGT_DCM[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td><td>CELL[0].DCM_DCM_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td><td>CELL[0].DCM_DCM_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td><td>CELL[0].DCM_DCM_I[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td><td>CELL[0].DCM_DCM_I[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td><td>CELL[0].DCM_DCM_I[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td><td>CELL[0].DCM_DCM_I[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td><td>CELL[0].MGT_DCM[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td><td>CELL[0].DCM_DCM_I[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td><td>CELL[0].DCM_DCM_I[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td><td>CELL[0].DCM_DCM_I[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td><td>CELL[0].MGT_DCM[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td><td>CELL[0].DCM_DCM_I[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td><td>CELL[0].DCM_DCM_I[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td><td>CELL[0].DCM_DCM_I[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td><td>CELL[0].MGT_DCM[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td><td>CELL[0].DCM_DCM_I[12]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td><td>CELL[0].DCM_DCM_I[13]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td><td>CELL[0].DCM_DCM_I[14]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td><td>CELL[0].DCM_DCM_I[15]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td><td>CELL[0].DCM_DCM_I[16]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td><td>CELL[0].DCM_DCM_I[17]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td><td>-</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td><td>CELL[0].DCM_DCM_I[18]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td><td>CELL[0].DCM_DCM_I[19]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td><td>CELL[0].DCM_DCM_I[20]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td><td>CELL[0].DCM_DCM_I[21]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td><td>CELL[0].DCM_DCM_I[22]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td><td>CELL[0].DCM_DCM_I[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[0]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][45]">MAIN[0][21][45]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[1]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][46]">MAIN[0][21][46]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[2]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][47]">MAIN[0][21][47]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[3]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][48]">MAIN[0][21][48]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[4]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[4]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][49]">MAIN[0][21][49]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[5]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[5]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][50]">MAIN[0][21][50]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[6]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[6]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][51]">MAIN[0][21][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].HCLK_DCM[7]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[7]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][52]">MAIN[0][21][52]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[0]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][29]">MAIN[0][21][29]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[1]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][30]">MAIN[0][21][30]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[2]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][31]">MAIN[0][21][31]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[3]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][32]">MAIN[0][21][32]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[4]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[4]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][33]">MAIN[0][21][33]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[5]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[5]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][34]">MAIN[0][21][34]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[6]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[6]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][35]">MAIN[0][21][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[7]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[7]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][36]">MAIN[0][21][36]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[8]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[8]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][37]">MAIN[0][21][37]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[9]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[9]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][38]">MAIN[0][21][38]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[10]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[10]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][39]">MAIN[0][21][39]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[11]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[11]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][40]">MAIN[0][21][40]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[12]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[12]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][41]">MAIN[0][21][41]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[13]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[13]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][42]">MAIN[0][21][42]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[14]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[14]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][43]">MAIN[0][21][43]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].GIOB_DCM[15]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[15]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][44]">MAIN[0][21][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].MGT_DCM[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[0]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][53]">MAIN[0][21][53]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].MGT_DCM[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[1]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][54]">MAIN[0][21][54]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].MGT_DCM[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[2]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][55]">MAIN[0][21][55]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM wire support CELL[0].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[3]-0"><a href="#virtex4-CCM-bit-MAIN[0][21][56]">MAIN[0][21][56]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ccm"><a class="header" href="#bels-ccm">Bels CCM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel CCM pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CCM</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel CCM attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>CCM</th></tr>

</thead>

<tbody>
<tr><td>VREG_ENABLE</td><td id="virtex4-CCM-CCM-VREG_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][28]">MAIN[3][20][28]</a></td></tr>

<tr><td>VBG_SEL bit 0</td><td id="virtex4-CCM-CCM-VBG_SEL[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][22]">MAIN[3][20][22]</a></td></tr>

<tr><td>VBG_SEL bit 1</td><td id="virtex4-CCM-CCM-VBG_SEL[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][23]">MAIN[3][20][23]</a></td></tr>

<tr><td>VBG_SEL bit 2</td><td id="virtex4-CCM-CCM-VBG_SEL[2]"><a href="#virtex4-CCM-bit-MAIN[3][20][24]">MAIN[3][20][24]</a></td></tr>

<tr><td>VBG_SEL bit 3</td><td id="virtex4-CCM-CCM-VBG_SEL[3]"><a href="#virtex4-CCM-bit-MAIN[3][20][25]">MAIN[3][20][25]</a></td></tr>

<tr><td>VBG_PD bit 0</td><td id="virtex4-CCM-CCM-VBG_PD[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][26]">MAIN[3][20][26]</a></td></tr>

<tr><td>VBG_PD bit 1</td><td id="virtex4-CCM-CCM-VBG_PD[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][27]">MAIN[3][20][27]</a></td></tr>

<tr><td>VREG_PHASE_MARGIN bit 0</td><td id="virtex4-CCM-CCM-VREG_PHASE_MARGIN[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][29]">MAIN[3][20][29]</a></td></tr>

<tr><td>VREG_PHASE_MARGIN bit 1</td><td id="virtex4-CCM-CCM-VREG_PHASE_MARGIN[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][30]">MAIN[3][20][30]</a></td></tr>

<tr><td>VREG_PHASE_MARGIN bit 2</td><td id="virtex4-CCM-CCM-VREG_PHASE_MARGIN[2]"><a href="#virtex4-CCM-bit-MAIN[3][20][31]">MAIN[3][20][31]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pmcd"><a class="header" href="#bels-pmcd">Bels PMCD</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel PMCD pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PMCD[0]</th><th>PMCD[1]</th></tr>

</thead>

<tbody>
<tr><td>CLKA</td><td>in</td><td>CELL[1].IMUX_SPEC[1]</td><td>CELL[1].IMUX_SPEC[3]</td></tr>

<tr><td>CLKB</td><td>in</td><td>CELL[1].IMUX_SPEC[0]</td><td>CELL[1].IMUX_SPEC[2]</td></tr>

<tr><td>CLKC</td><td>in</td><td>CELL[3].IMUX_SPEC[1]</td><td>CELL[3].IMUX_SPEC[3]</td></tr>

<tr><td>CLKD</td><td>in</td><td>CELL[3].IMUX_SPEC[0]</td><td>CELL[3].IMUX_SPEC[2]</td></tr>

<tr><td>REL</td><td>in</td><td id="virtex4-CCM-PMCD[0]-inpinv-REL">CELL[0].IMUX_CCM_REL[0] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][19]">!MAIN[0][18][19]</a></td><td id="virtex4-CCM-PMCD[1]-inpinv-REL">CELL[0].IMUX_CCM_REL[1] invert by <a href="#virtex4-CCM-bit-MAIN[1][18][19]">!MAIN[1][18][19]</a></td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>CELL[1].IMUX_SR_OPTINV[0]</td></tr>

<tr><td>CLKA1</td><td>out</td><td>CELL[0].OUT_CCM_CLKA1[0]</td><td>CELL[0].OUT_CCM_CLKA1[1]</td></tr>

<tr><td>CLKA1D2</td><td>out</td><td>CELL[0].OUT_CCM_CLKA1D2[0]</td><td>CELL[0].OUT_CCM_CLKA1D2[1]</td></tr>

<tr><td>CLKA1D4</td><td>out</td><td>CELL[0].OUT_CCM_CLKA1D4[0]</td><td>CELL[0].OUT_CCM_CLKA1D4[1]</td></tr>

<tr><td>CLKA1D8</td><td>out</td><td>CELL[0].OUT_CCM_CLKA1D8[0]</td><td>CELL[0].OUT_CCM_CLKA1D8[1]</td></tr>

<tr><td>CLKB1</td><td>out</td><td>CELL[0].OUT_CCM_CLKB1[0]</td><td>CELL[0].OUT_CCM_CLKB1[1]</td></tr>

<tr><td>CLKC1</td><td>out</td><td>CELL[0].OUT_CCM_CLKC1[0]</td><td>CELL[0].OUT_CCM_CLKC1[1]</td></tr>

<tr><td>CLKD1</td><td>out</td><td>CELL[0].OUT_CCM_CLKD1[0]</td><td>CELL[0].OUT_CCM_CLKD1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel PMCD attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PMCD[0]</th><th>PMCD[1]</th></tr>

</thead>

<tbody>
<tr><td>CLKA_ENABLE bit 0</td><td id="virtex4-CCM-PMCD[0]-CLKA_ENABLE[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][0]">MAIN[3][20][0]</a></td><td id="virtex4-CCM-PMCD[1]-CLKA_ENABLE[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][10]">MAIN[3][20][10]</a></td></tr>

<tr><td>CLKA_ENABLE bit 1</td><td id="virtex4-CCM-PMCD[0]-CLKA_ENABLE[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][1]">MAIN[3][20][1]</a></td><td id="virtex4-CCM-PMCD[1]-CLKA_ENABLE[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][11]">MAIN[3][20][11]</a></td></tr>

<tr><td>CLKA_ENABLE bit 2</td><td id="virtex4-CCM-PMCD[0]-CLKA_ENABLE[2]"><a href="#virtex4-CCM-bit-MAIN[3][20][2]">MAIN[3][20][2]</a></td><td id="virtex4-CCM-PMCD[1]-CLKA_ENABLE[2]"><a href="#virtex4-CCM-bit-MAIN[3][20][12]">MAIN[3][20][12]</a></td></tr>

<tr><td>CLKA_ENABLE bit 3</td><td id="virtex4-CCM-PMCD[0]-CLKA_ENABLE[3]"><a href="#virtex4-CCM-bit-MAIN[3][20][3]">MAIN[3][20][3]</a></td><td id="virtex4-CCM-PMCD[1]-CLKA_ENABLE[3]"><a href="#virtex4-CCM-bit-MAIN[3][20][13]">MAIN[3][20][13]</a></td></tr>

<tr><td>CLKB_ENABLE</td><td id="virtex4-CCM-PMCD[0]-CLKB_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][4]">MAIN[3][20][4]</a></td><td id="virtex4-CCM-PMCD[1]-CLKB_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][14]">MAIN[3][20][14]</a></td></tr>

<tr><td>CLKC_ENABLE</td><td id="virtex4-CCM-PMCD[0]-CLKC_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][5]">MAIN[3][20][5]</a></td><td id="virtex4-CCM-PMCD[1]-CLKC_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][15]">MAIN[3][20][15]</a></td></tr>

<tr><td>CLKD_ENABLE</td><td id="virtex4-CCM-PMCD[0]-CLKD_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][6]">MAIN[3][20][6]</a></td><td id="virtex4-CCM-PMCD[1]-CLKD_ENABLE"><a href="#virtex4-CCM-bit-MAIN[3][20][16]">MAIN[3][20][16]</a></td></tr>

<tr><td>EN_REL</td><td id="virtex4-CCM-PMCD[0]-EN_REL"><a href="#virtex4-CCM-bit-MAIN[3][20][7]">MAIN[3][20][7]</a></td><td id="virtex4-CCM-PMCD[1]-EN_REL"><a href="#virtex4-CCM-bit-MAIN[3][20][17]">MAIN[3][20][17]</a></td></tr>

<tr><td>RST_DEASSERT_CLK</td><td><a href="#virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK">[enum: PMCD_RST_DEASSERT_CLK]</a></td><td><a href="#virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK">[enum: PMCD_RST_DEASSERT_CLK]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM enum PMCD_RST_DEASSERT_CLK</caption>
<thead>
<tr id="virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK"><th>PMCD[0].RST_DEASSERT_CLK</th><td id="virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][9]">MAIN[3][20][9]</a></td><td id="virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][8]">MAIN[3][20][8]</a></td></tr>

<tr id="virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK"><th>PMCD[1].RST_DEASSERT_CLK</th><td id="virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK[1]"><a href="#virtex4-CCM-bit-MAIN[3][20][19]">MAIN[3][20][19]</a></td><td id="virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK[0]"><a href="#virtex4-CCM-bit-MAIN[3][20][18]">MAIN[3][20][18]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKA</td><td>0</td><td>0</td></tr>

<tr><td>CLKB</td><td>0</td><td>1</td></tr>

<tr><td>CLKC</td><td>1</td><td>0</td></tr>

<tr><td>CLKD</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dpm"><a class="header" href="#bels-dpm">Bels DPM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel DPM pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DPM</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[0].IMUX_SPEC[0]</td></tr>

<tr><td>TESTCLK1</td><td>in</td><td>CELL[2].IMUX_SPEC[0]</td></tr>

<tr><td>TESTCLK2</td><td>in</td><td>CELL[2].IMUX_SPEC[1]</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[0].IMUX_SR_OPTINV[1]</td></tr>

<tr><td>SELSKEW</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-SELSKEW">CELL[1].IMUX_IMUX[4] invert by <a href="#virtex4-CCM-bit-MAIN[1][18][22]">!MAIN[1][18][22]</a></td></tr>

<tr><td>ENOSC[0]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-ENOSC[0]">CELL[0].IMUX_IMUX[2] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][18]">!MAIN[0][18][18]</a></td></tr>

<tr><td>ENOSC[1]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-ENOSC[1]">CELL[0].IMUX_IMUX[3] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][57]">!MAIN[0][18][57]</a></td></tr>

<tr><td>ENOSC[2]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-ENOSC[2]">CELL[0].IMUX_IMUX[4] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][22]">!MAIN[0][18][22]</a></td></tr>

<tr><td>FREEZE</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-FREEZE">CELL[0].IMUX_IMUX[1] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][58]">!MAIN[0][18][58]</a></td></tr>

<tr><td>HFSEL[0]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-HFSEL[0]">CELL[1].IMUX_IMUX[1] invert by <a href="#virtex4-CCM-bit-MAIN[1][18][58]">!MAIN[1][18][58]</a></td></tr>

<tr><td>HFSEL[1]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-HFSEL[1]">CELL[1].IMUX_IMUX[2] invert by <a href="#virtex4-CCM-bit-MAIN[1][18][18]">!MAIN[1][18][18]</a></td></tr>

<tr><td>HFSEL[2]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-HFSEL[2]">CELL[1].IMUX_IMUX[3] invert by <a href="#virtex4-CCM-bit-MAIN[1][18][57]">!MAIN[1][18][57]</a></td></tr>

<tr><td>OUTSEL[0]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-OUTSEL[0]">CELL[0].IMUX_IMUX[5] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][61]">!MAIN[0][18][61]</a></td></tr>

<tr><td>OUTSEL[1]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-OUTSEL[1]">CELL[0].IMUX_IMUX[6] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][21]">!MAIN[0][18][21]</a></td></tr>

<tr><td>OUTSEL[2]</td><td>in</td><td id="virtex4-CCM-DPM-inpinv-OUTSEL[2]">CELL[0].IMUX_IMUX[7] invert by <a href="#virtex4-CCM-bit-MAIN[0][18][60]">!MAIN[0][18][60]</a></td></tr>

<tr><td>REFCLKOUT</td><td>out</td><td>CELL[0].OUT_CCM_REFCLKOUT</td></tr>

<tr><td>OSCOUT1</td><td>out</td><td>CELL[0].OUT_CCM_OSCOUT1</td></tr>

<tr><td>OSCOUT2</td><td>out</td><td>CELL[0].OUT_CCM_OSCOUT2</td></tr>

<tr><td>CENTER</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DOUT[0]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[0]</td></tr>

<tr><td>DOUT[1]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[1]</td></tr>

<tr><td>DOUT[2]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[2]</td></tr>

<tr><td>DOUT[3]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[3]</td></tr>

<tr><td>DOUT[4]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[4]</td></tr>

<tr><td>DOUT[5]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[5]</td></tr>

<tr><td>DOUT[6]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[6]</td></tr>

<tr><td>DOUT[7]</td><td>out</td><td>CELL[1].OUT_BEST_TMIN[7]</td></tr>

<tr><td>VALID</td><td>out</td><td>CELL[0].OUT_BEST_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_SR_OPTINV[0]</td><td>PMCD[0].RST</td></tr>

<tr><td>CELL[0].IMUX_SR_OPTINV[1]</td><td>DPM.RST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>DPM.FREEZE</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>DPM.ENOSC[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>DPM.ENOSC[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>DPM.ENOSC[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[5]</td><td>DPM.OUTSEL[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[6]</td><td>DPM.OUTSEL[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[7]</td><td>DPM.OUTSEL[2]</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[0]</td><td>DPM.CENTER</td></tr>

<tr><td>CELL[0].OUT_BEST_TMIN[1]</td><td>DPM.VALID</td></tr>

<tr><td>CELL[0].IMUX_SPEC[0]</td><td>DPM.REFCLK</td></tr>

<tr><td>CELL[0].IMUX_CCM_REL[0]</td><td>PMCD[0].REL</td></tr>

<tr><td>CELL[0].IMUX_CCM_REL[1]</td><td>PMCD[1].REL</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1[0]</td><td>PMCD[0].CLKA1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1[1]</td><td>PMCD[1].CLKA1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D2[0]</td><td>PMCD[0].CLKA1D2</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D2[1]</td><td>PMCD[1].CLKA1D2</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D4[0]</td><td>PMCD[0].CLKA1D4</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D4[1]</td><td>PMCD[1].CLKA1D4</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D8[0]</td><td>PMCD[0].CLKA1D8</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKA1D8[1]</td><td>PMCD[1].CLKA1D8</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKB1[0]</td><td>PMCD[0].CLKB1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKB1[1]</td><td>PMCD[1].CLKB1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKC1[0]</td><td>PMCD[0].CLKC1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKC1[1]</td><td>PMCD[1].CLKC1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKD1[0]</td><td>PMCD[0].CLKD1</td></tr>

<tr><td>CELL[0].OUT_CCM_CLKD1[1]</td><td>PMCD[1].CLKD1</td></tr>

<tr><td>CELL[0].OUT_CCM_REFCLKOUT</td><td>DPM.REFCLKOUT</td></tr>

<tr><td>CELL[0].OUT_CCM_OSCOUT1</td><td>DPM.OSCOUT1</td></tr>

<tr><td>CELL[0].OUT_CCM_OSCOUT2</td><td>DPM.OSCOUT2</td></tr>

<tr><td>CELL[1].IMUX_SR_OPTINV[0]</td><td>PMCD[1].RST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>DPM.HFSEL[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>DPM.HFSEL[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>DPM.HFSEL[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>DPM.SELSKEW</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[0]</td><td>DPM.DOUT[0]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[1]</td><td>DPM.DOUT[1]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[2]</td><td>DPM.DOUT[2]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[3]</td><td>DPM.DOUT[3]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[4]</td><td>DPM.DOUT[4]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[5]</td><td>DPM.DOUT[5]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[6]</td><td>DPM.DOUT[6]</td></tr>

<tr><td>CELL[1].OUT_BEST_TMIN[7]</td><td>DPM.DOUT[7]</td></tr>

<tr><td>CELL[1].IMUX_SPEC[0]</td><td>PMCD[0].CLKB</td></tr>

<tr><td>CELL[1].IMUX_SPEC[1]</td><td>PMCD[0].CLKA</td></tr>

<tr><td>CELL[1].IMUX_SPEC[2]</td><td>PMCD[1].CLKB</td></tr>

<tr><td>CELL[1].IMUX_SPEC[3]</td><td>PMCD[1].CLKA</td></tr>

<tr><td>CELL[2].IMUX_SPEC[0]</td><td>DPM.TESTCLK1</td></tr>

<tr><td>CELL[2].IMUX_SPEC[1]</td><td>DPM.TESTCLK2</td></tr>

<tr><td>CELL[3].IMUX_SPEC[0]</td><td>PMCD[0].CLKD</td></tr>

<tr><td>CELL[3].IMUX_SPEC[1]</td><td>PMCD[0].CLKC</td></tr>

<tr><td>CELL[3].IMUX_SPEC[2]</td><td>PMCD[1].CLKD</td></tr>

<tr><td>CELL[3].IMUX_SPEC[3]</td><td>PMCD[1].CLKC</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CCM rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][61]" title="MAIN[0][18][61]">
<a href="#virtex4-CCM-DPM-inpinv-OUTSEL[0]">DPM: !invert OUTSEL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][60]" title="MAIN[0][18][60]">
<a href="#virtex4-CCM-DPM-inpinv-OUTSEL[2]">DPM: !invert OUTSEL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][58]" title="MAIN[0][18][58]">
<a href="#virtex4-CCM-DPM-inpinv-FREEZE">DPM: !invert FREEZE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][57]" title="MAIN[0][18][57]">
<a href="#virtex4-CCM-DPM-inpinv-ENOSC[1]">DPM: !invert ENOSC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][21][56]" title="MAIN[0][21][56]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[3]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][55]" title="MAIN[0][20][55]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-9">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][55]" title="MAIN[0][21][55]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[2]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][54]" title="MAIN[0][20][54]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-7">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][54]" title="MAIN[0][21][54]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[1]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][53]" title="MAIN[0][20][53]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-8">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][53]" title="MAIN[0][21][53]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].MGT_DCM[0]-0">SPEC_INT: wire support (CELL[0].MGT_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][52]" title="MAIN[0][20][52]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-6">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][52]" title="MAIN[0][21][52]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[7]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[7]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][51]" title="MAIN[0][20][51]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-0">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][51]" title="MAIN[0][21][51]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[6]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[6]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][50]" title="MAIN[0][20][50]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-2">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][50]" title="MAIN[0][21][50]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[5]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[5]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][49]" title="MAIN[0][20][49]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-1">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][49]" title="MAIN[0][21][49]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[4]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[4]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][48]" title="MAIN[0][20][48]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-5">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][48]" title="MAIN[0][21][48]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[3]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][47]" title="MAIN[0][20][47]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-3">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][47]" title="MAIN[0][21][47]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[2]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][46]" title="MAIN[0][20][46]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[3]-4">SPEC_INT: mux CELL[0].OUT_DCM[3] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][46]" title="MAIN[0][21][46]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[1]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][45]" title="MAIN[0][20][45]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-9">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][45]" title="MAIN[0][21][45]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].HCLK_DCM[0]-0">SPEC_INT: wire support (CELL[0].HCLK_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][44]" title="MAIN[0][20][44]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-7">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][44]" title="MAIN[0][21][44]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[15]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[15]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][43]" title="MAIN[0][20][43]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-8">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][43]" title="MAIN[0][21][43]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[14]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[14]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][42]" title="MAIN[0][20][42]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-6">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][42]" title="MAIN[0][21][42]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[13]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[13]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][41]" title="MAIN[0][20][41]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-0">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][41]" title="MAIN[0][21][41]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[12]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[12]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][40]" title="MAIN[0][20][40]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-2">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][40]" title="MAIN[0][21][40]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[11]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[11]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][39]" title="MAIN[0][20][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-1">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][39]" title="MAIN[0][21][39]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[10]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[10]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][38]" title="MAIN[0][20][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-5">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][38]" title="MAIN[0][21][38]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[9]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[9]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][37]" title="MAIN[0][20][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-3">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][37]" title="MAIN[0][21][37]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[8]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[8]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][36]" title="MAIN[0][20][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[2]-4">SPEC_INT: mux CELL[0].OUT_DCM[2] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][36]" title="MAIN[0][21][36]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[7]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[7]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][35]" title="MAIN[0][20][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-9">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][35]" title="MAIN[0][21][35]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[6]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[6]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][34]" title="MAIN[0][20][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-7">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][34]" title="MAIN[0][21][34]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[5]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[5]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][33]" title="MAIN[0][20][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-8">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][33]" title="MAIN[0][21][33]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[4]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[4]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][32]" title="MAIN[0][20][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-6">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][32]" title="MAIN[0][21][32]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[3]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][31]" title="MAIN[0][20][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-0">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][31]" title="MAIN[0][21][31]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[2]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[2]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][30]" title="MAIN[0][20][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-2">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][30]" title="MAIN[0][21][30]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[1]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][29]" title="MAIN[0][20][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-1">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][29]" title="MAIN[0][21][29]">
<a href="#virtex4-CCM-SPEC_INT-support-CELL[0].GIOB_DCM[0]-0">SPEC_INT: wire support (CELL[0].GIOB_DCM[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][28]" title="MAIN[0][20][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-5">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][28]" title="MAIN[0][21][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-12">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][27]" title="MAIN[0][20][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-3">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][27]" title="MAIN[0][21][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][26]" title="MAIN[0][20][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[1]-4">SPEC_INT: mux CELL[0].OUT_DCM[1] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][26]" title="MAIN[0][21][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][25]" title="MAIN[0][20][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-9">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][25]" title="MAIN[0][21][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][24]" title="MAIN[0][20][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-7">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][24]" title="MAIN[0][21][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][23]" title="MAIN[0][20][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-8">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][23]" title="MAIN[0][21][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][22]" title="MAIN[0][18][22]">
<a href="#virtex4-CCM-DPM-inpinv-ENOSC[2]">DPM: !invert ENOSC[2]</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][22]" title="MAIN[0][20][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-6">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][22]" title="MAIN[0][21][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][21]" title="MAIN[0][18][21]">
<a href="#virtex4-CCM-DPM-inpinv-OUTSEL[1]">DPM: !invert OUTSEL[1]</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][21]" title="MAIN[0][20][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-0">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][21]" title="MAIN[0][21][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][20]" title="MAIN[0][20][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-2">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][20]" title="MAIN[0][21][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][19]" title="MAIN[0][18][19]">
<a href="#virtex4-CCM-PMCD[0]-inpinv-REL">PMCD[0]: !invert REL</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][19]" title="MAIN[0][20][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-1">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][19]" title="MAIN[0][21][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][18][18]" title="MAIN[0][18][18]">
<a href="#virtex4-CCM-DPM-inpinv-ENOSC[0]">DPM: !invert ENOSC[0]</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][18]" title="MAIN[0][20][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-5">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][18]" title="MAIN[0][21][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][17]" title="MAIN[0][20][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-3">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][17]" title="MAIN[0][21][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[0][20][16]" title="MAIN[0][20][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[0]-4">SPEC_INT: mux CELL[0].OUT_DCM[0] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[0][21][16]" title="MAIN[0][21][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][18][58]" title="MAIN[1][18][58]">
<a href="#virtex4-CCM-DPM-inpinv-HFSEL[0]">DPM: !invert HFSEL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][18][57]" title="MAIN[1][18][57]">
<a href="#virtex4-CCM-DPM-inpinv-HFSEL[2]">DPM: !invert HFSEL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][51]" title="MAIN[1][21][51]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-12">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][50]" title="MAIN[1][21][50]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][49]" title="MAIN[1][21][49]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][48]" title="MAIN[1][21][48]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][47]" title="MAIN[1][21][47]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][46]" title="MAIN[1][21][46]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][45]" title="MAIN[1][21][45]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][44]" title="MAIN[1][21][44]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][43]" title="MAIN[1][21][43]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][42]" title="MAIN[1][21][42]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][41]" title="MAIN[1][21][41]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][21][40]" title="MAIN[1][21][40]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][39]" title="MAIN[1][20][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-9">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][39]" title="MAIN[1][21][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][38]" title="MAIN[1][20][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-7">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][38]" title="MAIN[1][21][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-12">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][37]" title="MAIN[1][20][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-8">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][37]" title="MAIN[1][21][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][36]" title="MAIN[1][20][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-6">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][36]" title="MAIN[1][21][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][35]" title="MAIN[1][20][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-0">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][35]" title="MAIN[1][21][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][34]" title="MAIN[1][20][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-2">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][34]" title="MAIN[1][21][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][33]" title="MAIN[1][20][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-1">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][33]" title="MAIN[1][21][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][32]" title="MAIN[1][20][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-5">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][32]" title="MAIN[1][21][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][31]" title="MAIN[1][20][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-3">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][31]" title="MAIN[1][21][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][30]" title="MAIN[1][20][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[7]-4">SPEC_INT: mux CELL[0].OUT_DCM[7] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][30]" title="MAIN[1][21][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][29]" title="MAIN[1][20][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-9">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][29]" title="MAIN[1][21][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][28]" title="MAIN[1][20][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-7">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][28]" title="MAIN[1][21][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][27]" title="MAIN[1][20][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-8">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][27]" title="MAIN[1][21][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][26]" title="MAIN[1][20][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-6">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][26]" title="MAIN[1][21][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][25]" title="MAIN[1][20][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-0">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][25]" title="MAIN[1][21][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-12">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][24]" title="MAIN[1][20][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-2">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][24]" title="MAIN[1][21][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][23]" title="MAIN[1][20][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-1">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][23]" title="MAIN[1][21][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][18][22]" title="MAIN[1][18][22]">
<a href="#virtex4-CCM-DPM-inpinv-SELSKEW">DPM: !invert SELSKEW</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][22]" title="MAIN[1][20][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-5">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][22]" title="MAIN[1][21][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][21]" title="MAIN[1][20][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-3">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][21]" title="MAIN[1][21][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][20]" title="MAIN[1][20][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[6]-4">SPEC_INT: mux CELL[0].OUT_DCM[6] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][20]" title="MAIN[1][21][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][18][19]" title="MAIN[1][18][19]">
<a href="#virtex4-CCM-PMCD[1]-inpinv-REL">PMCD[1]: !invert REL</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][19]" title="MAIN[1][20][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-9">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][19]" title="MAIN[1][21][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][18][18]" title="MAIN[1][18][18]">
<a href="#virtex4-CCM-DPM-inpinv-HFSEL[1]">DPM: !invert HFSEL[1]</a>
</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][18]" title="MAIN[1][20][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-7">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][18]" title="MAIN[1][21][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][17]" title="MAIN[1][20][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-8">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][17]" title="MAIN[1][21][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][16]" title="MAIN[1][20][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-6">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][16]" title="MAIN[1][21][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][15]" title="MAIN[1][20][15]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-0">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][15]" title="MAIN[1][21][15]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][14]" title="MAIN[1][20][14]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-2">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][14]" title="MAIN[1][21][14]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][13]" title="MAIN[1][20][13]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-1">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][13]" title="MAIN[1][21][13]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][12]" title="MAIN[1][20][12]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-5">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][12]" title="MAIN[1][21][12]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-12">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][11]" title="MAIN[1][20][11]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-3">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][11]" title="MAIN[1][21][11]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][10]" title="MAIN[1][20][10]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[5]-4">SPEC_INT: mux CELL[0].OUT_DCM[5] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][10]" title="MAIN[1][21][10]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][9]" title="MAIN[1][20][9]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-9">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][9]" title="MAIN[1][21][9]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][8]" title="MAIN[1][20][8]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-7">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][8]" title="MAIN[1][21][8]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][7]" title="MAIN[1][20][7]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-8">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][7]" title="MAIN[1][21][7]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][6]" title="MAIN[1][20][6]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-6">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][6]" title="MAIN[1][21][6]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][5]" title="MAIN[1][20][5]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-0">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][5]" title="MAIN[1][21][5]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][4]" title="MAIN[1][20][4]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-2">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][4]" title="MAIN[1][21][4]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][3]" title="MAIN[1][20][3]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-1">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][3]" title="MAIN[1][21][3]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][2]" title="MAIN[1][20][2]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-5">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][2]" title="MAIN[1][21][2]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][1]" title="MAIN[1][20][1]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-3">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][1]" title="MAIN[1][21][1]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[1][20][0]" title="MAIN[1][20][0]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[4]-4">SPEC_INT: mux CELL[0].OUT_DCM[4] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[1][21][0]" title="MAIN[1][21][0]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][51]" title="MAIN[2][21][51]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-12">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][50]" title="MAIN[2][21][50]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][49]" title="MAIN[2][21][49]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][48]" title="MAIN[2][21][48]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][47]" title="MAIN[2][21][47]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][46]" title="MAIN[2][21][46]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][45]" title="MAIN[2][21][45]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][44]" title="MAIN[2][21][44]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][43]" title="MAIN[2][21][43]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][42]" title="MAIN[2][21][42]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][41]" title="MAIN[2][21][41]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][21][40]" title="MAIN[2][21][40]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][39]" title="MAIN[2][20][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-9">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][39]" title="MAIN[2][21][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][38]" title="MAIN[2][20][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-7">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][38]" title="MAIN[2][21][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-12">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][37]" title="MAIN[2][20][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-8">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][37]" title="MAIN[2][21][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][36]" title="MAIN[2][20][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-6">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][36]" title="MAIN[2][21][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][35]" title="MAIN[2][20][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-0">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][35]" title="MAIN[2][21][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][34]" title="MAIN[2][20][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-2">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][34]" title="MAIN[2][21][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][33]" title="MAIN[2][20][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-1">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][33]" title="MAIN[2][21][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][32]" title="MAIN[2][20][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-5">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][32]" title="MAIN[2][21][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][31]" title="MAIN[2][20][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-3">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][31]" title="MAIN[2][21][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][30]" title="MAIN[2][20][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[11]-4">SPEC_INT: mux CELL[0].OUT_DCM[11] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][30]" title="MAIN[2][21][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][29]" title="MAIN[2][20][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-9">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][29]" title="MAIN[2][21][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][28]" title="MAIN[2][20][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-7">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][28]" title="MAIN[2][21][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][27]" title="MAIN[2][20][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-8">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][27]" title="MAIN[2][21][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][26]" title="MAIN[2][20][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-6">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][26]" title="MAIN[2][21][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][25]" title="MAIN[2][20][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-0">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][25]" title="MAIN[2][21][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-12">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][24]" title="MAIN[2][20][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-2">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][24]" title="MAIN[2][21][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][23]" title="MAIN[2][20][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-1">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][23]" title="MAIN[2][21][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][22]" title="MAIN[2][20][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-5">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][22]" title="MAIN[2][21][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][21]" title="MAIN[2][20][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-3">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][21]" title="MAIN[2][21][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][20]" title="MAIN[2][20][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[10]-4">SPEC_INT: mux CELL[0].OUT_DCM[10] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][20]" title="MAIN[2][21][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][19]" title="MAIN[2][20][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-9">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][19]" title="MAIN[2][21][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][18]" title="MAIN[2][20][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-7">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][18]" title="MAIN[2][21][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][17]" title="MAIN[2][20][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-8">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][17]" title="MAIN[2][21][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][16]" title="MAIN[2][20][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-6">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][16]" title="MAIN[2][21][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][15]" title="MAIN[2][20][15]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-0">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][15]" title="MAIN[2][21][15]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][14]" title="MAIN[2][20][14]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-2">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][14]" title="MAIN[2][21][14]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][13]" title="MAIN[2][20][13]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-1">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][13]" title="MAIN[2][21][13]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][12]" title="MAIN[2][20][12]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-5">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][12]" title="MAIN[2][21][12]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-12">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][11]" title="MAIN[2][20][11]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-3">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][11]" title="MAIN[2][21][11]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][10]" title="MAIN[2][20][10]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[9]-4">SPEC_INT: mux CELL[0].OUT_DCM[9] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][10]" title="MAIN[2][21][10]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][9]" title="MAIN[2][20][9]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-9">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 9</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][9]" title="MAIN[2][21][9]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][8]" title="MAIN[2][20][8]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-7">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 7</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][8]" title="MAIN[2][21][8]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][7]" title="MAIN[2][20][7]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-8">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 8</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][7]" title="MAIN[2][21][7]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][6]" title="MAIN[2][20][6]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-6">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 6</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][6]" title="MAIN[2][21][6]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][5]" title="MAIN[2][20][5]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-0">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][5]" title="MAIN[2][21][5]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][4]" title="MAIN[2][20][4]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-2">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][4]" title="MAIN[2][21][4]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][3]" title="MAIN[2][20][3]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-1">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][3]" title="MAIN[2][21][3]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][2]" title="MAIN[2][20][2]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-5">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 5</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][2]" title="MAIN[2][21][2]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][1]" title="MAIN[2][20][1]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-3">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][1]" title="MAIN[2][21][1]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[2][20][0]" title="MAIN[2][20][0]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].OUT_DCM[8]-4">SPEC_INT: mux CELL[0].OUT_DCM[8] bit 4</a>
</td>
<td id="virtex4-CCM-bit-MAIN[2][21][0]" title="MAIN[2][21][0]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CCM rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][51]" title="MAIN[3][21][51]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-12">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][50]" title="MAIN[3][21][50]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][49]" title="MAIN[3][21][49]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][48]" title="MAIN[3][21][48]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][47]" title="MAIN[3][21][47]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][46]" title="MAIN[3][21][46]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][45]" title="MAIN[3][21][45]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][44]" title="MAIN[3][21][44]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][43]" title="MAIN[3][21][43]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][42]" title="MAIN[3][21][42]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][41]" title="MAIN[3][21][41]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][40]" title="MAIN[3][21][40]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][39]" title="MAIN[3][21][39]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][38]" title="MAIN[3][21][38]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-12">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][37]" title="MAIN[3][21][37]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][36]" title="MAIN[3][21][36]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][35]" title="MAIN[3][21][35]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][34]" title="MAIN[3][21][34]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][33]" title="MAIN[3][21][33]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][21][32]" title="MAIN[3][21][32]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][31]" title="MAIN[3][20][31]">
<a href="#virtex4-CCM-CCM-VREG_PHASE_MARGIN[2]">CCM:  VREG_PHASE_MARGIN bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][31]" title="MAIN[3][21][31]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][30]" title="MAIN[3][20][30]">
<a href="#virtex4-CCM-CCM-VREG_PHASE_MARGIN[1]">CCM:  VREG_PHASE_MARGIN bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][30]" title="MAIN[3][21][30]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][29]" title="MAIN[3][20][29]">
<a href="#virtex4-CCM-CCM-VREG_PHASE_MARGIN[0]">CCM:  VREG_PHASE_MARGIN bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][29]" title="MAIN[3][21][29]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][28]" title="MAIN[3][20][28]">
<a href="#virtex4-CCM-CCM-VREG_ENABLE">CCM:  VREG_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][28]" title="MAIN[3][21][28]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][27]" title="MAIN[3][20][27]">
<a href="#virtex4-CCM-CCM-VBG_PD[1]">CCM:  VBG_PD bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][27]" title="MAIN[3][21][27]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][26]" title="MAIN[3][20][26]">
<a href="#virtex4-CCM-CCM-VBG_PD[0]">CCM:  VBG_PD bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][26]" title="MAIN[3][21][26]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][25]" title="MAIN[3][20][25]">
<a href="#virtex4-CCM-CCM-VBG_SEL[3]">CCM:  VBG_SEL bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][25]" title="MAIN[3][21][25]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-12">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][24]" title="MAIN[3][20][24]">
<a href="#virtex4-CCM-CCM-VBG_SEL[2]">CCM:  VBG_SEL bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][24]" title="MAIN[3][21][24]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][23]" title="MAIN[3][20][23]">
<a href="#virtex4-CCM-CCM-VBG_SEL[1]">CCM:  VBG_SEL bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][23]" title="MAIN[3][21][23]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][22]" title="MAIN[3][20][22]">
<a href="#virtex4-CCM-CCM-VBG_SEL[0]">CCM:  VBG_SEL bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][22]" title="MAIN[3][21][22]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][21]" title="MAIN[3][20][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_CCM_REL[1]-0">SPEC_INT: mux CELL[0].IMUX_CCM_REL[1] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][21]" title="MAIN[3][21][21]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][20]" title="MAIN[3][20][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[0].IMUX_CCM_REL[0]-0">SPEC_INT: mux CELL[0].IMUX_CCM_REL[0] bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][20]" title="MAIN[3][21][20]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][19]" title="MAIN[3][20][19]">
<a href="#virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK[1]">PMCD[1]:  RST_DEASSERT_CLK bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][19]" title="MAIN[3][21][19]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][18]" title="MAIN[3][20][18]">
<a href="#virtex4-CCM-PMCD[1]-RST_DEASSERT_CLK[0]">PMCD[1]:  RST_DEASSERT_CLK bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][18]" title="MAIN[3][21][18]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][17]" title="MAIN[3][20][17]">
<a href="#virtex4-CCM-PMCD[1]-EN_REL">PMCD[1]:  EN_REL</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][17]" title="MAIN[3][21][17]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][16]" title="MAIN[3][20][16]">
<a href="#virtex4-CCM-PMCD[1]-CLKD_ENABLE">PMCD[1]:  CLKD_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][16]" title="MAIN[3][21][16]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][15]" title="MAIN[3][20][15]">
<a href="#virtex4-CCM-PMCD[1]-CLKC_ENABLE">PMCD[1]:  CLKC_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][15]" title="MAIN[3][21][15]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][14]" title="MAIN[3][20][14]">
<a href="#virtex4-CCM-PMCD[1]-CLKB_ENABLE">PMCD[1]:  CLKB_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][14]" title="MAIN[3][21][14]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][13]" title="MAIN[3][20][13]">
<a href="#virtex4-CCM-PMCD[1]-CLKA_ENABLE[3]">PMCD[1]:  CLKA_ENABLE bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][13]" title="MAIN[3][21][13]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][12]" title="MAIN[3][20][12]">
<a href="#virtex4-CCM-PMCD[1]-CLKA_ENABLE[2]">PMCD[1]:  CLKA_ENABLE bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][12]" title="MAIN[3][21][12]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-12">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][11]" title="MAIN[3][20][11]">
<a href="#virtex4-CCM-PMCD[1]-CLKA_ENABLE[1]">PMCD[1]:  CLKA_ENABLE bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][11]" title="MAIN[3][21][11]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][10]" title="MAIN[3][20][10]">
<a href="#virtex4-CCM-PMCD[1]-CLKA_ENABLE[0]">PMCD[1]:  CLKA_ENABLE bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][10]" title="MAIN[3][21][10]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][9]" title="MAIN[3][20][9]">
<a href="#virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK[1]">PMCD[0]:  RST_DEASSERT_CLK bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][9]" title="MAIN[3][21][9]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][8]" title="MAIN[3][20][8]">
<a href="#virtex4-CCM-PMCD[0]-RST_DEASSERT_CLK[0]">PMCD[0]:  RST_DEASSERT_CLK bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][8]" title="MAIN[3][21][8]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][7]" title="MAIN[3][20][7]">
<a href="#virtex4-CCM-PMCD[0]-EN_REL">PMCD[0]:  EN_REL</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][7]" title="MAIN[3][21][7]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][6]" title="MAIN[3][20][6]">
<a href="#virtex4-CCM-PMCD[0]-CLKD_ENABLE">PMCD[0]:  CLKD_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][6]" title="MAIN[3][21][6]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][5]" title="MAIN[3][20][5]">
<a href="#virtex4-CCM-PMCD[0]-CLKC_ENABLE">PMCD[0]:  CLKC_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][5]" title="MAIN[3][21][5]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][4]" title="MAIN[3][20][4]">
<a href="#virtex4-CCM-PMCD[0]-CLKB_ENABLE">PMCD[0]:  CLKB_ENABLE</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][4]" title="MAIN[3][21][4]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][3]" title="MAIN[3][20][3]">
<a href="#virtex4-CCM-PMCD[0]-CLKA_ENABLE[3]">PMCD[0]:  CLKA_ENABLE bit 3</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][3]" title="MAIN[3][21][3]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][2]" title="MAIN[3][20][2]">
<a href="#virtex4-CCM-PMCD[0]-CLKA_ENABLE[2]">PMCD[0]:  CLKA_ENABLE bit 2</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][2]" title="MAIN[3][21][2]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][1]" title="MAIN[3][20][1]">
<a href="#virtex4-CCM-PMCD[0]-CLKA_ENABLE[1]">PMCD[0]:  CLKA_ENABLE bit 1</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][1]" title="MAIN[3][21][1]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CCM-bit-MAIN[3][20][0]" title="MAIN[3][20][0]">
<a href="#virtex4-CCM-PMCD[0]-CLKA_ENABLE[0]">PMCD[0]:  CLKA_ENABLE bit 0</a>
</td>
<td id="virtex4-CCM-bit-MAIN[3][21][0]" title="MAIN[3][21][0]">
<a href="#virtex4-CCM-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/dcm.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/sysmon.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/dcm.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/sysmon.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
