// Seed: 1040621786
program module_0 (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    output tri id_7,
    output supply1 id_8,
    input wor id_9,
    output wire id_10,
    input wire id_11,
    output wire id_12,
    input supply1 id_13
);
  id_15(
      1, 1'b0
  );
  tri0 id_16;
  final $display(|id_16 & id_16);
endprogram
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output logic id_7
    , id_17,
    input uwire id_8,
    output wand id_9,
    inout tri0 id_10
    , id_18,
    input logic id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri id_14,
    input wor id_15
);
  always @(posedge (1));
  wire id_19;
  if (1)
    always #1 begin
      if (1) id_18 = 1;
      else id_17 = 1;
    end
  else
    always @(posedge 1) begin
      id_7 <= ({id_15 - id_3, id_11});
    end
  module_0(
      id_4, id_10, id_1, id_9, id_1, id_10, id_4, id_9, id_9, id_3, id_9, id_15, id_10, id_6
  );
  wire id_20;
endmodule
