{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397106575677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397106575679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:39:35 2014 " "Processing started: Thu Apr 10 10:39:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397106575679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397106575679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ErrorCalculation -c ErrorCalculation " "Command: quartus_map --read_settings_files=on --write_settings_files=off ErrorCalculation -c ErrorCalculation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397106575680 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397106575952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-main " "Found design unit 1: ADC-main" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397106576639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397106576639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397106576639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErrorCalculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ErrorCalculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErrorCalculation-main " "Found design unit 1: ErrorCalculation-main" {  } { { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397106576641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErrorCalculation " "Found entity 1: ErrorCalculation" {  } { { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397106576641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397106576641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ErrorCalculation " "Elaborating entity \"ErrorCalculation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397106576735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:R_ADC " "Elaborating entity \"ADC\" for hierarchy \"ADC:R_ADC\"" {  } { { "ErrorCalculation.vhd" "R_ADC" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397106576762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397106580495 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397106580495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Implemented 278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397106580495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397106580495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397106580625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:39:40 2014 " "Processing ended: Thu Apr 10 10:39:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397106580625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397106580625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397106580625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397106580625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397106583912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397106583913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:39:42 2014 " "Processing started: Thu Apr 10 10:39:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397106583913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1397106583913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1397106583914 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1397106583956 ""}
{ "Info" "0" "" "Project  = ErrorCalculation" {  } {  } 0 0 "Project  = ErrorCalculation" 0 0 "Fitter" 0 0 1397106583958 ""}
{ "Info" "0" "" "Revision = ErrorCalculation" {  } {  } 0 0 "Revision = ErrorCalculation" 0 0 "Fitter" 0 0 1397106583958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1397106584030 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ErrorCalculation 5M570ZT144A5 " "Automatically selected device 5M570ZT144A5 for design ErrorCalculation" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1397106584178 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1397106584178 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397106584319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397106584339 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144A5 " "Device 5M240ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397106584450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144A5 " "Device 5M1270ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397106584450 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1397106584450 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[0\] " "Pin CORRECTN\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[0] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[1\] " "Pin CORRECTN\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[1] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[2\] " "Pin CORRECTN\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[2] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[3\] " "Pin CORRECTN\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[3] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[4\] " "Pin CORRECTN\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[4] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[5\] " "Pin CORRECTN\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[5] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[6\] " "Pin CORRECTN\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[6] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORRECTN\[7\] " "Pin CORRECTN\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CORRECTN[7] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CORRECTN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[0\] " "Pin ADC_R\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[0] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[1\] " "Pin ADC_R\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[1] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[3\] " "Pin ADC_R\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[3] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[5\] " "Pin ADC_R\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[5] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[2\] " "Pin ADC_R\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[2] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[6\] " "Pin ADC_R\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[6] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[4\] " "Pin ADC_R\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[4] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_R\[7\] " "Pin ADC_R\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_R[7] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[0\] " "Pin ADC_L\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[0] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[1\] " "Pin ADC_L\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[1] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[3\] " "Pin ADC_L\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[3] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[5\] " "Pin ADC_L\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[5] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[2\] " "Pin ADC_L\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[2] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[6\] " "Pin ADC_L\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[6] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[4\] " "Pin ADC_L\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[4] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_L\[7\] " "Pin ADC_L\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_L[7] } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_L[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0_R1 " "Pin L0_R1 not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { L0_R1 } } } { "ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 14 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { L0_R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397106584470 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397106584470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ErrorCalculation.sdc " "Synopsys Design Constraints File file not found: 'ErrorCalculation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397106584582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1397106584583 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1397106584585 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1397106584586 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1397106584589 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1397106584589 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1397106584590 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1397106584590 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397106584597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397106584597 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397106584607 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397106584625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1397106584632 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1397106584655 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1397106584666 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1397106584667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1397106584667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397106584667 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 17 8 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 17 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1397106584669 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1397106584669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1397106584669 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 55 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397106584670 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 59 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397106584670 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1397106584670 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1397106584670 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397106584695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397106584840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397106585115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397106585127 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397106585415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397106585415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397106585467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397106585712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397106585712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397106585749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397106585749 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1397106585749 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397106585749 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397106585767 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397106585777 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1397106585807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/output_files/ErrorCalculation.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/output_files/ErrorCalculation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397106585879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397106585907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:39:45 2014 " "Processing ended: Thu Apr 10 10:39:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397106585907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397106585907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397106585907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397106585907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1397106590254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397106590256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:39:50 2014 " "Processing started: Thu Apr 10 10:39:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397106590256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1397106590256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1397106590257 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1397106590665 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1397106590673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397106590861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:39:50 2014 " "Processing ended: Thu Apr 10 10:39:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397106590861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397106590861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397106590861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1397106590861 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1397106591006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1397106594350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397106594351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:39:53 2014 " "Processing started: Thu Apr 10 10:39:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397106594351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397106594351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ErrorCalculation -c ErrorCalculation " "Command: quartus_sta ErrorCalculation -c ErrorCalculation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397106594352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1397106594401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397106594587 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1397106594765 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1397106595652 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ErrorCalculation.sdc " "Synopsys Design Constraints File file not found: 'ErrorCalculation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1397106595709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1397106595710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1397106595711 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1397106595712 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1397106595714 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1397106595719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1397106595727 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1397106595748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397106595758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397106595759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397106595787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:39:55 2014 " "Processing ended: Thu Apr 10 10:39:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397106595787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397106595787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397106595787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397106595787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397106600486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397106600488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 10:40:00 2014 " "Processing started: Thu Apr 10 10:40:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397106600488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397106600488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ErrorCalculation -c ErrorCalculation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397106600489 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ErrorCalculation.vho ErrorCalculation_vhd.sdo /home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/simulation/modelsim/ simulation " "Generated files \"ErrorCalculation.vho\" and \"ErrorCalculation_vhd.sdo\" in directory \"/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1397106601022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397106601068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 10:40:01 2014 " "Processing ended: Thu Apr 10 10:40:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397106601068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397106601068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397106601068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397106601068 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397106601198 ""}
