
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005634                       # Number of seconds simulated (Second)
simTicks                                   5634085000                       # Number of ticks simulated (Tick)
finalTick                                  6624471000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     66.08                       # Real time elapsed on the host (Second)
hostTickRate                                 85258139                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     17016676                       # Number of instructions simulated (Count)
simOps                                       23080600                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   257505                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     349268                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11268170                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        21249932                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       21808688                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    430                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                95697                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            209114                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11262733                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.936358                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.743124                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6421228     57.01%     57.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    875317      7.77%     64.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    384397      3.41%     68.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    358220      3.18%     71.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    970152      8.61%     79.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    472917      4.20%     84.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    516714      4.59%     88.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    365864      3.25%     92.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    897924      7.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11262733                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    2822      0.32%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   4513      0.50%      0.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 671199     74.97%     75.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     75.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     75.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     75.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     75.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc              51013      5.70%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 165750     18.51%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    22      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2319161     10.63%     10.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4761169     21.83%     32.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3728      0.02%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     32.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       430884      1.98%     34.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     34.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      4853376     22.25%     56.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     56.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       430866      1.98%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      3488692     16.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5392082     24.72%     99.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       128730      0.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       21808688                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.935424                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              895319                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.041053                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 21432863                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5062240                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5027913                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 34342995                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                16283418                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        16164216                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5091483                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    15293363                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          21806194                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       5391824                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2494                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   1                       # Number of nop insts executed (Count)
system.cpu.numRefs                            5520518                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1255688                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       128694                       # Number of stores executed (Count)
system.cpu.numRate                           1.935203                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5437                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    15359314                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      21154132                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.733638                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.733638                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.363071                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.363071                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   11348099                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2821774                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   50686640                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4380684                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4381275                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  29024299                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        4796699                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        128915                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         8494                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1695                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1268464                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1169605                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3862                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               202054                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3765                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  201955                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999510                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           96970                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3858                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11248705                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.880584                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.163786                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7633267     67.86%     67.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          562397      5.00%     72.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          249289      2.22%     75.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           19382      0.17%     75.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          449895      4.00%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           89487      0.80%     80.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           53198      0.47%     80.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           65511      0.58%     81.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2126279     18.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11248705                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             15359315                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               21154133                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4897184                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4768893                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1253123                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         16143436                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8928703                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2316436     10.95%     10.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4742688     22.42%     33.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3713      0.02%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     33.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       430592      2.04%     35.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     35.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      4848128     22.92%     58.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       430592      2.04%     60.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      3484800     16.47%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4768893     22.54%     99.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       128291      0.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     21154133                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2126279                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4693320                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4693320                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4693320                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4693320                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       212964                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          212964                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       212964                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         212964                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  13057258318                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  13057258318                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  13057258318                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  13057258318                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4906284                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4906284                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4906284                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4906284                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.043406                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.043406                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.043406                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.043406                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61312.044843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61312.044843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61312.044843                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61312.044843                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1705281                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        54483                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.299323                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       107808                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            107808                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4569                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4569                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       208395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       208395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       208395                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       208395                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  12640830818                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12640830818                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  12640830818                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12640830818                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.042475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.042475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.042475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.042475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60658.033149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60658.033149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60658.033149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60658.033149                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 208392                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4672676                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4672676                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       105317                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        105317                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3895212000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3895212000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4777993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4777993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.022042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.022042                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36985.595868                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36985.595868                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4569                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4569                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       100748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       100748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3586431500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3586431500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.021086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.021086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 35598.041648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 35598.041648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        20644                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          20644                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       107647                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   9162046318                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9162046318                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       128291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       128291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.839085                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.839085                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 85111.952196                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 85111.952196                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       107647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9054399318                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9054399318                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.839085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.839085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 84111.952196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84111.952196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4697182                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             208392                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              22.540126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          306                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          672                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           19833528                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          19833528                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   473365                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7936098                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2264096                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                585037                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4137                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               200208                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               21316486                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    21                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1214991                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15534141                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1268464                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             201959                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10043601                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8282                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1210455                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   734                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11262733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.901549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.201488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7944062     70.53%     70.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   141782      1.26%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   329723      2.93%     74.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    37417      0.33%     75.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   134275      1.19%     76.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   394142      3.50%     79.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    93708      0.83%     80.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    67889      0.60%     81.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2119735     18.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11262733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.112571                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.378586                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1210391                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1210391                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1210391                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1210391                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           64                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              64                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           64                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             64                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4749500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4749500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1210455                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1210455                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1210455                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1210455                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74210.937500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74210.937500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74210.937500                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74210.937500                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                50                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           15                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           49                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           49                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           49                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           49                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3778500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3778500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3778500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3778500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77112.244898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77112.244898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77112.244898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77112.244898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     50                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1210391                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1210391                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           64                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            64                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4749500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4749500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1210455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1210455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74210.937500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74210.937500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           49                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           49                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3778500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3778500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77112.244898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77112.244898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5968                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 50                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             119.360000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4841870                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4841870                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4137                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4886940                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   247137                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               21249936                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  452                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4796699                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  128915                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    177458                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     7756                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             99                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3770                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3869                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 21196701                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                21192129                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  16577966                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36499401                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.880707                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.454198                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        9291                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   27792                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  26                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    598                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  54135                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4768893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              9.764526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.273501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4146731     86.95%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               343916      7.21%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               125009      2.62%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 8024      0.17%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                11851      0.25%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3801      0.08%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3158      0.07%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5563      0.12%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6743      0.14%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 9080      0.19%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              14590      0.31%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              11601      0.24%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3422      0.07%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7990      0.17%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              29449      0.62%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3581      0.08%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4070      0.09%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2589      0.05%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2070      0.04%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1449      0.03%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2170      0.05%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1425      0.03%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                961      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1207      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1102      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                902      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                862      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                935      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                681      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                627      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13334      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2054                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4768893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4137                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   742886                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 6306373                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2550182                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1659155                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               21283593                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    71                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1086504                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 331396                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  87419                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            26514017                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    76045566                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 10776654                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 32784769                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              26351178                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   162778                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3429499                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         30370110                       # The number of ROB reads (Count)
system.cpu.rob.writes                        42516345                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 15359314                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   21154132                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  69839                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     69839                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 69839                       # number of overall hits (Count)
system.l2.overallHits::total                    69839                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   49                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               138556                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  138605                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  49                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              138556                       # number of overall misses (Count)
system.l2.overallMisses::total                 138605                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3702500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     11584068500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        11587771000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3702500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    11584068500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       11587771000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 49                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             208395                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                208444                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                49                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            208395                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               208444                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.664872                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.664951                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.664872                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.664951                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 75561.224490                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83605.679292                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83602.835396                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 75561.224490                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83605.679292                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83602.835396                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               106666                       # number of writebacks (Count)
system.l2.writebacks::total                    106666                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               49                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           138556                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              138605                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              49                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          138556                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             138605                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      3202500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  10198518500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10201721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      3202500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  10198518500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10201721000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.664872                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.664951                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.664872                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.664951                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 65357.142857                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73605.751465                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73602.835396                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65357.142857                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73605.751465                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73602.835396                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         138677                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          168                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            168                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3702500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3702500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 75561.224490                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 75561.224490                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           49                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           49                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      3202500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      3202500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65357.142857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65357.142857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              107647                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8884839500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8884839500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            107647                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82536.805485                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82536.805485                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          107647                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   7808369500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7808369500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72536.805485                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72536.805485                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          69839                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             69839                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        30909                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           30909                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2699229000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2699229000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       100748                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        100748                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.306795                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.306795                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87328.253907                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87328.253907                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        30909                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        30909                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2390149000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2390149000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.306795                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.306795                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77328.577437                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77328.577437                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           50                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               50                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           50                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       107808                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           107808                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       107808                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       107808                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       380909                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     138677                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.746735                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      25.575283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        51.421114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4019.003603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.012554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.981202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  709                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1103                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1953                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3473765                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3473765                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    106665.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        49.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    138556.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000085604500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6580                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6580                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              361958                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             100341                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      138605                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     106665                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    138605                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   106665                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                138605                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               106665                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   89894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   37976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3813                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   4578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   7015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   7046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   7083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   7644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   7725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   7261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.077812                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.279695                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     10.643229                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            250      3.80%      3.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          5997     91.14%     94.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           271      4.12%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            26      0.40%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             9      0.14%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             8      0.12%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            4      0.06%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.02%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            3      0.05%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6580                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.210030                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.193628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.772075                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6053     91.99%     91.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               76      1.16%     93.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              162      2.46%     95.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              206      3.13%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               59      0.90%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               17      0.26%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6580                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 8870720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6826560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1574473938.53660369                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1211653711.29473567                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5634085500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      22970.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      8867584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6826368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 556612.120690404903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1573917326.415913343430                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1211619633.001632213593                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           49                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       138556                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       106665                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1130500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4494106000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 141976121500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23071.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32435.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1331046.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      8867584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        8870784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6826560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6826560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           50                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       138556                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          138606                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       106665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         106665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         567972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1573917326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1574485298                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       567972                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        567972                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1211653711                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1211653711                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1211653711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        567972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1573917326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2786139009                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               138605                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              106662                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         8692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         8685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         8569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         8464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         8506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         8529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         8615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         8488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         7083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         6546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         6139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         6675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1896392750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             693025000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4495236500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13681.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32431.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              125679                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              95962                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        23621                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   664.406757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   515.898663                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   357.300830                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1612      6.82%      6.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2257      9.56%     16.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2625     11.11%     27.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2051      8.68%     36.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1733      7.34%     43.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1477      6.25%     49.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1301      5.51%     55.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1479      6.26%     61.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9086     38.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        23621                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               8870720                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6826368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1574.473939                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1211.619633                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               12.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               9.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        83009640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        44094105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      491710380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     279557100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 444384720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2228085540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    287629920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3858471405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   684.844372                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    723037250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    187980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4724171750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        85729980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        45551385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      498057840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     277218540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 444384720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2264765040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    256780320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3872487825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   687.332162                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    643421250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    187980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4803888250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               30958                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        106665                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             31728                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             107647                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            107647                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          30958                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       415603                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  415603                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     15697280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15697280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             138605                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   138605    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               138605                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           744336000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          728222000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         276998                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       138393                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             100796                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       214474                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           50                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           132595                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           107647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             49                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        100748                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       625180                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 625329                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20236864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                20243264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          138677                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6826624                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            347121                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001302                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.036062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  346669     99.87%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     452      0.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              347121                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6624471000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          316301000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             75000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         312589500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        416886                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       208442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             452                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     27862000                       # Number of ticks simulated (Tick)
finalTick                                  6652333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                265492080                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     17026762                       # Number of instructions simulated (Count)
simOps                                       23092620                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                161986868                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  219670900                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            55724                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20805                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      245                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18262                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     55                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9161                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5162                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  90                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35598                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.513006                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.391520                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29260     82.20%     82.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2186      6.14%     88.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1340      3.76%     92.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       776      2.18%     94.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       658      1.85%     96.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       498      1.40%     97.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       439      1.23%     98.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       216      0.61%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       225      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35598                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      97     18.41%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    250     47.44%     65.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   180     34.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          444      2.43%      2.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11491     62.92%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4221     23.11%     88.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2045     11.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18262                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.327722                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 527                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028858                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72109                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29894                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16692                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     330                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18019                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17936                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4111                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       326                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6121                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3119                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2010                       # Number of stores executed (Count)
system.cpu.numRate                           0.321872                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             173                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20126                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10086                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.524886                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.524886                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.180999                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.180999                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18571                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11801                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2880                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2958                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2254                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4621                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2271                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          569                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          151                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5268                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3729                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               379                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1892                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  236                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1571                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.830338                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     395                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             590                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              575                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9227                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               651                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33746                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.356576                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.335523                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30141     89.32%     89.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1336      3.96%     93.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             600      1.78%     95.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             302      0.89%     95.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             362      1.07%     97.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             187      0.55%     97.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.36%     97.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              90      0.27%     98.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             605      1.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33746                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10099                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12033                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4192                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2643                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11226                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7713     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2643     21.96%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12033                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           605                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4522                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4522                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          751                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             751                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          751                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            751                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     66366990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     66366990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     66366990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     66366990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5273                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5273                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5273                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5273                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.142424                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.142424                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.142424                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.142424                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 88371.491345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 88371.491345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 88371.491345                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 88371.491345                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3313                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           51                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      64.960784                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           85                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                85                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          417                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           417                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          417                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          417                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          334                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          334                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          334                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          334                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32278499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32278499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32278499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32278499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 96642.212575                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 96642.212575                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 96642.212575                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 96642.212575                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    340                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3154                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3154                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          646                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           646                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     61443000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     61443000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3800                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3800                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.170000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.170000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 95113.003096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 95113.003096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          336                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          336                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          310                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30453000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30453000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081579                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98235.483871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98235.483871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       470000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       470000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 156666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 156666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       467000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       467000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 155666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 155666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1368                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1368                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          105                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          105                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4923990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4923990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.071283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.071283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46895.142857                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46895.142857                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           81                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           81                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1825499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1825499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016293                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016293                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 76062.458333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 76062.458333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               264129                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1364                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             193.642962                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          886                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21736                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21736                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8252                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22405                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3882                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   380                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    679                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1476                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    89                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23405                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   297                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8395                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22863                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5268                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1981                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23632                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1530                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2425                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2984                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.736839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.081970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30770     86.44%     86.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      420      1.18%     87.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      488      1.37%     88.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      466      1.31%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      445      1.25%     91.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      500      1.40%     92.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      302      0.85%     93.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      312      0.88%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1895      5.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094537                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.410290                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2692                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2692                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2692                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2692                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          292                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             292                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          292                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            292                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23281999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23281999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23281999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23281999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2984                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2984                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.097855                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.097855                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.097855                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.097855                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79732.873288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79732.873288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79732.873288                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79732.873288                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          158                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          228                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               228                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          229                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18292499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18292499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18292499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18292499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.076743                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.076743                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.076743                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.076743                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79879.908297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79879.908297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79879.908297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79879.908297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    228                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2692                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2692                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          292                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           292                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23281999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23281999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.097855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.097855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79732.873288                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79732.873288                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          229                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18292499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18292499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.076743                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.076743                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79879.908297                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79879.908297                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1281007                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                484                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2646.708678                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12164                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12164                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       679                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6644                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1087                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21118                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   84                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4621                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2271                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   245                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      990                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          655                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  739                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17456                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16956                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8873                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14865                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.304285                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596905                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         153                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1997                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    754                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.525918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            75.428368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2205     83.43%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   18      0.68%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.15%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     84.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.08%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.11%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 21      0.79%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 94      3.56%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 21      0.79%     89.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 11      0.42%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 33      1.25%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 17      0.64%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.45%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                116      4.39%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      1.02%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  6      0.23%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.08%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.15%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.08%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.26%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               32      1.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              897                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    679                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8514                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8991                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10183                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3924                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3307                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22385                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    745                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1780                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    987                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20449                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30032                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23401                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11184                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9347                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      39                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1734                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54180                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44246                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10086                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12020                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     25                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        29                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    25                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     4                       # number of overall hits (Count)
system.l2.overallHits::total                       29                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  204                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     534                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 204                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 330                       # number of overall misses (Count)
system.l2.overallMisses::total                    534                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17677000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        31929500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           49606500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17677000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       31929500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          49606500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                334                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   563                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               334                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  563                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.890830                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.988024                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.948490                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.890830                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.988024                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.948490                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 86651.960784                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 96756.060606                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    92896.067416                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 86651.960784                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 96756.060606                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   92896.067416                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  410                       # number of writebacks (Count)
system.l2.writebacks::total                       410                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              204                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              330                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 534                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             204                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             330                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                534                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15647000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     28619500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       44266500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15647000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     28619500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      44266500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.890830                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.988024                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.948490                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.890830                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.988024                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.948490                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 76700.980392                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 86725.757576                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82896.067416                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 76700.980392                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 86725.757576                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82896.067416                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            712                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              25                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 25                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           204                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              204                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17677000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17677000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            229                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.890830                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.890830                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 86651.960784                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86651.960784                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          204                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          204                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15647000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15647000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.890830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.890830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 76700.980392                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76700.980392                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2133000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2133000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                24                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.875000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.875000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 101571.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 101571.428571                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1923000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1923000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.875000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.875000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 91571.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 91571.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             309                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     29796500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     29796500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96428.802589                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96428.802589                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          309                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     26696500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     26696500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996774                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86396.440129                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86396.440129                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              228                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          228                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           85                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               85                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           85                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           85                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        48068                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4808                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       9.997504                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      92.289627                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        95.803141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3907.907232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.954079                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  217                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1349                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  921                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1609                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9784                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9784                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       330.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000010447750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           25                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           25                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1329                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                387                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         533                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        411                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       533                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      411                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   533                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  411                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.560000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.977778                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.115988                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                1      4.00%      4.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                1      4.00%      8.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                1      4.00%     12.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                3     12.00%     24.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                4     16.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                3     12.00%     52.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                1      4.00%     56.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                1      4.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                2      8.00%     68.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25                1      4.00%     72.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                3     12.00%     84.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28                2      8.00%     92.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31                2      8.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.480000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.438713                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.262273                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               21     84.00%     84.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      4.00%     88.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      8.00%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      4.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                26304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1224319862.17787671                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              944081544.75629890                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      27767000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29414.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        26368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 466298183.906395852566                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 758021678.271480917931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 946378580.145000457764                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          203                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          411                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7231750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     14824000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    689780500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     35624.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44921.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1678298.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        26304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        26304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          203                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          330                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          411                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            411                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      466298184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      758021678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1224319862                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    466298184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     466298184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    944081545                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        944081545                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    944081545                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     466298184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     758021678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2168401407                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  533                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 412                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                12062000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           22055750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22630.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41380.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 313                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                285                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           69.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          346                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   181.826590                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.755382                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   184.920928                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          154     44.51%     44.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          113     32.66%     77.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           30      8.67%     85.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           23      6.65%     92.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           11      3.18%     95.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      1.73%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.58%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      1.45%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          346                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              26368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1224.319862                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              946.378580                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1320900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          702075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1827840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1315440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12578190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       107040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      20310045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   728.951439                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       168750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     26653250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1156680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          610995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1977780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        835200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12445950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       218400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      19703565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   707.184158                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       458750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     26363250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 513                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           411                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               300                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 21                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                21                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            512                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1781                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        60480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    60480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                536                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      536    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  536                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3010500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2861250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1247                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          711                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                540                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          495                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          228                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              557                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               24                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            229                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           310                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1016                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1701                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        26944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   56128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             712                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     26240                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1278                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001565                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039544                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1276     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1278                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     27862000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             880000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            342000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            505500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1134                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          568                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               2                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
