
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002388                       # Number of seconds simulated (Second)
simTicks                                   2387880000                       # Number of ticks simulated (Tick)
finalTick                                  3379043000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.72                       # Real time elapsed on the host (Second)
hostTickRate                                134777194                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                      7107418                       # Number of instructions simulated (Count)
simOps                                        7878749                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   401155                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     444690                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4775760                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5976087                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5965270                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      6                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                26529                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             35227                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4775421                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.249161                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.938269                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2922515     61.20%     61.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    338613      7.09%     68.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    465184      9.74%     78.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    282656      5.92%     83.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    387857      8.12%     92.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    169596      3.55%     95.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     86867      1.82%     97.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     49353      1.03%     98.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     72780      1.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4775421                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   12283     99.79%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     22      0.18%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     4      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       251130      4.21%      4.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3100583     51.98%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       451984      7.58%     63.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       954344     16.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       451984      7.58%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       529419      8.88%     96.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       225826      3.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5965270                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.249072                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               12309                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002063                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11491923                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3369633                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3351410                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5226351                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2632986                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         2611955                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3364395                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2362054                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           5964113                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        528412                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1155                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               25622                       # Number of nop insts executed (Count)
system.cpu.numRefs                             754236                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         378295                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       225824                       # Number of stores executed (Count)
system.cpu.numRate                           1.248830                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             339                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5447768                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5949528                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.876645                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.876645                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.140712                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.140712                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5035504                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2820989                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    5525013                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1134852                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1134885                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4948203                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         530213                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        226231                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  378979                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            378890                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               480                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               227264                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   17                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  227238                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999886                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       9                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              52                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               52                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           24013                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               478                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4772054                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.252001                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.782497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3795925     79.54%     79.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          183975      3.86%     83.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           19220      0.40%     83.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           22645      0.47%     84.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           23502      0.49%     84.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           69720      1.46%     86.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            7013      0.15%     86.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             852      0.02%     86.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          649202     13.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4772054                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5472856                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5974616                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      752651                       # Number of memory references committed (Count)
system.cpu.commit.loads                        526859                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     376781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          2609152                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3916941                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       250880      4.20%      4.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3114571     52.13%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            2      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       451584      7.56%     63.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       953344     15.96%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       451584      7.56%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       526859      8.82%     96.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       225792      3.78%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5974616                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        649202                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         703149                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            703149                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        703149                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           703149                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        50822                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           50822                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        50822                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          50822                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4049377500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4049377500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4049377500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4049377500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       753971                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        753971                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       753971                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       753971                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.067406                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.067406                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.067406                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.067406                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79677.649443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79677.649443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79677.649443                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 79677.649443                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1478                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           56                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      61.583333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           56                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        24741                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             24741                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        12693                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         12693                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        12693                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        12693                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        38129                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        38129                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        38129                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        38129                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2973456500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2973456500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2973456500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2973456500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.050571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.050571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.050571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.050571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77984.119699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77984.119699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77984.119699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77984.119699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  38125                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       477357                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          477357                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        50822                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         50822                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4049377500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4049377500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       528179                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       528179                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.096221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.096221                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 79677.649443                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 79677.649443                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        12693                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        12693                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        38129                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        38129                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2973456500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2973456500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.072190                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.072190                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77984.119699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77984.119699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       225792                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         225792                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data       225792                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       225792                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               721170                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              38125                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              18.915934                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          863                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3054009                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3054009                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   497371                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3189660                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    961833                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                126004                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    553                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               227158                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6007039                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    12                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             707588                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        5503933                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      378979                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             227247                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4067278                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1110                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    707430                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   508                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4775421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.258263                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.574151                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3539538     74.12%     74.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      458      0.01%     74.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   578349     12.11%     86.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       31      0.00%     86.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    63197      1.32%     87.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      450      0.01%     87.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    75364      1.58%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        6      0.00%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   518028     10.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4775421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.079355                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.152473                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         707423                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            707423                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        707423                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           707423                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            7                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               7                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            7                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              7                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       480000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       480000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       480000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       707430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        707430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       707430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       707430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000010                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000010                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000010                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000010                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68571.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68571.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68571.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68571.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 4                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            4                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            3                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       285500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       285500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       285500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       285500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 95166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 95166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 95166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 95166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      4                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       707423                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          707423                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            7                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             7                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       480000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       480000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       707430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       707430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68571.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68571.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            4                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       285500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       285500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 95166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 95166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    7                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  4                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               1.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2829724                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2829724                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       553                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1427438                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    23773                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                6001712                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   26                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   530213                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  226231                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     11875                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            463                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           21                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  484                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5963468                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5963365                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4603530                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6601999                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.248674                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.697293                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3349                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    435                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     20                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             526859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             18.500261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            50.901467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 476537     90.45%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2196      0.42%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.00%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.00%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   27      0.01%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  8      0.00%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.00%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              22129      4.20%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              18146      3.44%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                755      0.14%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2235      0.42%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1331      0.25%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 35      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                116      0.02%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                513      0.10%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.00%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 77      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                123      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 46      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                101      0.02%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                349      0.07%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                227      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                167      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1693      0.32%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1047                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               526859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    553                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   533853                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3066624                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    989891                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                184500                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6006338                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   452                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  86341                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                    124                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6763858                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    14075864                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5047945                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  3126630                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               6728173                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    35671                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    476981                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10120506                       # The number of ROB reads (Count)
system.cpu.rob.writes                        12000666                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5447768                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5949528                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                   1591                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1591                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  1591                       # number of overall hits (Count)
system.l2.overallHits::total                     1591                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                36537                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   36541                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               36537                       # number of overall misses (Count)
system.l2.overallMisses::total                  36541                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst          279500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2899096000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2899375500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         279500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2899096000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2899375500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              38128                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 38132                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             38128                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                38132                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.958272                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.958277                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.958272                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.958277                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        69875                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79346.853874                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79345.817027                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        69875                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79346.853874                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79345.817027                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                21974                       # number of writebacks (Count)
system.l2.writebacks::total                     21974                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst                4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            36537                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               36541                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           36537                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              36541                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst       239500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2533756000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2533995500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       239500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2533756000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2533995500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.958272                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.958277                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.958272                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.958277                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        59875                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69347.674960                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69346.638023                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        59875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69347.674960                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69346.638023                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          36610                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           71                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             71                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       279500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       279500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        69875                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        69875                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       239500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       239500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        59875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        59875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1591                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1591                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        36537                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           36537                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2899096000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2899096000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        38128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         38128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.958272                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.958272                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79346.853874                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79346.853874                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        36537                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        36537                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2533756000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2533756000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.958272                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.958272                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69347.674960                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69347.674960                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                4                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        24741                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            24741                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        24741                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        24741                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        79440                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      36610                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.169899                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      13.644769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        48.851637                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4033.503594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.011927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.984742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  152                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1362                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2582                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     646690                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    646690                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     21974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     36536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000130334500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1365                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1365                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               93523                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              20647                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       36540                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      21974                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     36540                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    21974                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 36540                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                21974                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   24265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.835897                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.396012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.890188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             75      5.49%      5.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31           984     72.09%     77.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           217     15.90%     93.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            63      4.62%     98.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             9      0.66%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      0.07%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      0.07%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.07%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.07%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            5      0.37%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.07%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.07%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.07%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.07%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.07%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            2      0.15%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.098168                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.091703                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.478914                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1304     95.53%     95.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                7      0.51%     96.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               38      2.78%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               14      1.03%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2338560                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1406336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              979345695.76360607                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              588947518.30075204                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2387893500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40808.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2338304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1406336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 107208.067407072376                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 979238487.696199059486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 588947518.300752043724                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        36536                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        21974                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        75000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1021818750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  59345526250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27967.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2700715.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2338176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2338432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1406336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1406336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        36534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           36538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        21974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          21974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         107208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      979184884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         979292092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       107208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        107208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    588947518                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        588947518                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    588947518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        107208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     979184884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1568239610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                36540                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               21974                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               336768750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             182700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1021893750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9216.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27966.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               33725                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              19939                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4846                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   772.529922                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   633.163939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   339.674055                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          245      5.06%      5.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          354      7.30%     12.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          332      6.85%     19.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          246      5.08%     24.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          279      5.76%     30.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          220      4.54%     34.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          226      4.66%     39.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          233      4.81%     44.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2711     55.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4846                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2338560                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1406336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              979.345696                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              588.947518                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.60                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        14637000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         7768365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      113825880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      50242500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 188079840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    796239840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    247078560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1417871985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   593.778576                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    632395750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     79560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1677617750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        20063400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        10641180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      147255360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      64461780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 188079840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    916741260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    145735200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1492978020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   625.231595                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    368606000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     79560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1941749500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36538                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         21974                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             14365                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          36540                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       109417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  109417                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3744768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3744768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              36540                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    36540    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                36540                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           167170000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          190088750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          72879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        36339                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              38129                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        46715                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            4                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            28020                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         38128                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           12                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       114378                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 114390                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4023424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 4023936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           36610                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1406336                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             74742                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004576                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.067490                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   74400     99.54%     99.54% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     342      0.46%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               74742                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3379043000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           62875500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          57187500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         76261                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        38128                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             342                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000031                       # Number of seconds simulated (Second)
simTicks                                     30663000                       # Number of ticks simulated (Tick)
finalTick                                  3409706000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                288863943                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                      7117884                       # Number of instructions simulated (Count)
simOps                                        7891259                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 66969335                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   74236940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            61326                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           22421                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      252                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          19787                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     64                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10210                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5731                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  97                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35778                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.553049                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.435515                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28961     80.95%     80.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2312      6.46%     87.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1388      3.88%     91.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       878      2.45%     93.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       764      2.14%     95.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       527      1.47%     97.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       491      1.37%     98.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       228      0.64%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       229      0.64%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35778                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      95     16.35%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    296     50.95%     67.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   190     32.70%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          493      2.49%      2.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         12311     62.22%     64.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           37      0.19%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            19      0.10%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           15      0.08%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4690     23.70%     88.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2222     11.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          19787                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.322653                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 581                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029363                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    75407                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   32569                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           17855                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      597                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     326                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             266                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       19549                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             19402                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4567                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       392                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  76                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6749                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3293                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2182                       # Number of stores executed (Count)
system.cpu.numRate                           0.316375                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             198                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25548                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10466                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12510                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.859545                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.859545                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.170662                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.170662                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      20013                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     12682                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        266                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        3015                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       3135                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2366                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4911                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2472                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          556                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          154                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5703                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3994                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               436                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 2059                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  278                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1694                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.822729                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     439                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             652                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              633                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10287                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               746                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33697                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.371665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.349871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29875     88.66%     88.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1416      4.20%     92.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             669      1.99%     94.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             344      1.02%     95.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             367      1.09%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             189      0.56%     97.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             133      0.39%     97.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             105      0.31%     98.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             599      1.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33697                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10480                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12524                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4376                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2736                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2278                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11675                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   208                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         8020     64.04%     64.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.25%     64.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2736     21.85%     86.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1640     13.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12524                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           599                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4894                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4894                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4894                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4894                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          760                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            760                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     65938989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     65938989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     65938989                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     65938989                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5654                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5654                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5654                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5654                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.134418                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.134418                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.134418                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.134418                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86761.827632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86761.827632                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86761.827632                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86761.827632                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3949                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           70                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           71                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      55.619718                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          232                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               232                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          420                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           420                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          420                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          420                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          340                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          340                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33384999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33384999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33384999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33384999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.060134                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.060134                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.060134                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.060134                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98191.173529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98191.173529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98191.173529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98191.173529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    346                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3427                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3427                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          663                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           663                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     58812500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     58812500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         4090                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         4090                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.162103                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.162103                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 88706.636501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 88706.636501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          348                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          348                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30997000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30997000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.077017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.077017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98403.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98403.174603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           74                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              74                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       199500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       199500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.026316                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.026316                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        99750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        99750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       197500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       197500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.026316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.026316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        98750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        98750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1467                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1467                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           97                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           97                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      7126489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      7126489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1564                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1564                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.062020                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.062020                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 73468.958763                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 73468.958763                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           72                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           72                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2387999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2387999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 95519.960000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 95519.960000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                79060                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1370                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              57.708029                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          930                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              23266                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             23266                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     9427                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 20940                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4241                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   399                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    771                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1596                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   104                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  25224                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   380                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8800                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          24618                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5703                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2152                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23014                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  418                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2661                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3269                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   238                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.791632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.144262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30557     85.41%     85.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      459      1.28%     86.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      496      1.39%     88.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      504      1.41%     89.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      512      1.43%     90.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      573      1.60%     92.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      315      0.88%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      339      0.95%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     2023      5.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.092995                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.401428                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2940                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2940                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2940                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2940                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          329                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             329                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          329                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            329                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     27246999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     27246999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     27246999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     27246999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3269                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3269                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3269                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3269                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100642                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.100642                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100642                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.100642                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 82817.626140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 82817.626140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 82817.626140                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 82817.626140                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          144                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             48                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          258                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               258                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           70                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           70                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          259                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          259                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          259                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          259                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     22335999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     22335999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     22335999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     22335999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.079229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.079229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.079229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.079229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 86239.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 86239.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 86239.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 86239.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    258                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2940                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2940                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          329                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           329                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     27246999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     27246999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3269                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3269                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.100642                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 82817.626140                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 82817.626140                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          259                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          259                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     22335999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     22335999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.079229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.079229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 86239.378378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 86239.378378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               788694                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                514                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1534.424125                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              13334                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             13334                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       771                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6308                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1666                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  22749                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  111                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4911                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2472                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   252                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        59                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1573                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             97                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          741                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  838                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    18698                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   18121                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      9430                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     15827                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.295486                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.595817                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         153                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2183                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    836                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   60                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     61                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.277412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            70.754199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2296     83.92%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   17      0.62%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   10      0.37%     84.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    5      0.18%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.07%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  5      0.18%     85.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.18%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 16      0.58%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 75      2.74%     88.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 22      0.80%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 19      0.69%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 57      2.08%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.15%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.15%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                118      4.31%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 40      1.46%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.26%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.04%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.11%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.18%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.07%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               20      0.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    771                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9718                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9121                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8646                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4282                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3240                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  24191                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    683                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1467                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1266                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               22066                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       32332                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    25251                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      228                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11659                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10449                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1687                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            55714                       # The number of ROB reads (Count)
system.cpu.rob.writes                           47657                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10466                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12510                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     24                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        25                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    24                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       25                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  235                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  340                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     575                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 235                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 340                       # number of overall misses (Count)
system.l2.overallMisses::total                    575                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        21682000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32971000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           54653000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       21682000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32971000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          54653000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                259                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                341                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   600                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               259                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               341                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  600                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.907336                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997067                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.958333                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.907336                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997067                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.958333                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 92263.829787                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 96973.529412                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    95048.695652                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 92263.829787                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 96973.529412                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   95048.695652                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  480                       # number of writebacks (Count)
system.l2.writebacks::total                       480                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              235                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              340                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 575                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             235                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             340                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                575                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     19342000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     29541000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       48883000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19342000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     29541000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      48883000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.907336                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997067                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.958333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.907336                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997067                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.958333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 82306.382979                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 86885.294118                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85013.913043                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 82306.382979                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 86885.294118                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85013.913043                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            767                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           235                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              235                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     21682000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     21682000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          259                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            259                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.907336                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.907336                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 92263.829787                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 92263.829787                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          235                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          235                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19342000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19342000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.907336                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.907336                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 82306.382979                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 82306.382979                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               25                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  25                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2483500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2483500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        99340                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        99340                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           25                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              25                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2233500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2233500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        89340                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        89340                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30487500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30487500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96785.714286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96785.714286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27307500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27307500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86690.476190                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86690.476190                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          232                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              232                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          232                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          232                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         9076                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4863                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.866338                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     101.957688                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       111.855824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3882.186488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.027309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.947799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  214                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1593                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2289                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10415                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10415                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       480.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       234.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000013512250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           29                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           29                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1451                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                449                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         575                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        480                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       575                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      480                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   575                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  480                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     299                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.827586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.259008                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.943025                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             4     13.79%     13.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             1      3.45%     17.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             6     20.69%     37.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             2      6.90%     44.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21             8     27.59%     72.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             3     10.34%     82.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             1      3.45%     86.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             1      3.45%     89.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             2      6.90%     96.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             1      3.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.344828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.326500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.813979                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     82.76%     82.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.45%     86.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3     10.34%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      3.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   36800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                30720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1200143495.41793036                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1001858917.91409838                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      30653500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29055.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        30336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 488406222.483122944832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 711737272.934807419777                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 989335681.440172195435                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          341                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          480                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9676750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15242500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    737527000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     41353.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44699.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1536514.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          36928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        30720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        30720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          343                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          480                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            480                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      488406222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      715911685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1204317908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    488406222                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     488406222                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1001858918                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1001858918                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1001858918                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     488406222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     715911685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2206176825                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  575                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 474                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14138000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2875000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24919250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24587.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43337.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 336                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                373                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   196.036036                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   135.506238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   201.398122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          144     43.24%     43.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          101     30.33%     73.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           37     11.11%     84.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           17      5.11%     89.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           13      3.90%     93.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           10      3.00%     96.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.90%     97.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.20%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      1.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 36800                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              30336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1200.143495                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              989.335681                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1527960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          793155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2277660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2061900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13884060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        82560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      23085855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   752.889639                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        90750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     29532250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          899640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          470580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1827840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        412380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13931940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        42240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      20043180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   653.660112                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     29623000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 552                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           480                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               284                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 25                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                25                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            550                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1918                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1918                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        67648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    67648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                577                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      577    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  577                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3394500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3102750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1341                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          764                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                577                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          712                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          258                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              401                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            259                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           316                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          775                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1035                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1810                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        36864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   69888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             767                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     30720                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1369                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001461                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.038208                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1367     99.85%     99.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.15%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1369                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     30663000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1093000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            387000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            517000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1206                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          604                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               2                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
