

================================================================
== Vitis HLS Report for 'implement_Pipeline_NSort_shift_buf_Loop12'
================================================================
* Date:           Wed May  8 02:27:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.490 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        2|        4|  6.666 ns|  13.332 ns|    2|    4|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- NSort_shift_buf_Loop  |        0|        2|         2|          1|          1|  0 ~ 2|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        7|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_86_p2   |         +|   0|  0|   9|           2|           2|
    |icmp_ln96_fu_80_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|           5|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    2|          4|
    |i_fu_32                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_5_reg_113              |  2|   0|    2|          0|
    |i_fu_32                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  implement_Pipeline_NSort_shift_buf_Loop12|  return value|
|j_2_reload           |   in|    1|     ap_none|                                 j_2_reload|        scalar|
|iSortedBuf_address0  |  out|    2|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_ce0       |  out|    1|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_we0       |  out|    1|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_d0        |  out|    8|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_address1  |  out|    2|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_ce1       |  out|    1|   ap_memory|                                 iSortedBuf|         array|
|iSortedBuf_q1        |   in|    8|   ap_memory|                                 iSortedBuf|         array|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j_2_reload"   --->   Operation 6 'read' 'j_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2_reload_cast = zext i1 %j_2_reload_read"   --->   Operation 7 'zext' 'j_2_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln96 = store i2 2, i2 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 8 'store' 'store_ln96' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i9.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 10 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln96 = icmp_ugt  i2 %i_5, i2 %j_2_reload_cast" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 11 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i.loopexit.exitStub, void %for.body.i9.i.split" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 12 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.43ns)   --->   "%add_ln96 = add i2 %i_5, i2 3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 13 'add' 'add_ln96' <Predicate = (icmp_ln96)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %add_ln96" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 14 'zext' 'zext_ln98' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln98" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 15 'getelementptr' 'iSortedBuf_addr' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.66ns)   --->   "%iSortedBuf_load = load i2 %iSortedBuf_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 16 'load' 'iSortedBuf_load' <Predicate = (icmp_ln96)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln96 = store i2 %add_ln96, i2 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 17 'store' 'store_ln96' <Predicate = (icmp_ln96)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %i_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 18 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:97->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 19 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 21 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.66ns)   --->   "%iSortedBuf_load = load i2 %iSortedBuf_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 22 'load' 'iSortedBuf_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln96" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 23 'getelementptr' 'iSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.66ns)   --->   "%store_ln98 = store i8 %iSortedBuf_load, i2 %iSortedBuf_addr_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:98->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 24 'store' 'store_ln98' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.body.i9.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:96->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:128->C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:189]   --->   Operation 25 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ j_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iSortedBuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
j_2_reload_read        (read             ) [ 000]
j_2_reload_cast        (zext             ) [ 000]
store_ln96             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_5                    (load             ) [ 011]
icmp_ln96              (icmp             ) [ 010]
br_ln96                (br               ) [ 000]
add_ln96               (add              ) [ 000]
zext_ln98              (zext             ) [ 000]
iSortedBuf_addr        (getelementptr    ) [ 011]
store_ln96             (store            ) [ 000]
zext_ln96              (zext             ) [ 000]
specpipeline_ln97      (specpipeline     ) [ 000]
speclooptripcount_ln96 (speclooptripcount) [ 000]
specloopname_ln96      (specloopname     ) [ 000]
iSortedBuf_load        (load             ) [ 000]
iSortedBuf_addr_1      (getelementptr    ) [ 000]
store_ln98             (store            ) [ 000]
br_ln96                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="j_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iSortedBuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iSortedBuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="j_2_reload_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_2_reload_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="iSortedBuf_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="2" slack="0"/>
<pin id="46" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="2" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="55" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="57" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="iSortedBuf_load/1 store_ln98/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="iSortedBuf_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="2" slack="0"/>
<pin id="63" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_2_reload_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_reload_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln96_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_5_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln96_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln96_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln98_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln96_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="0" index="1" bw="2" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln96_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_5_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="iSortedBuf_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="1"/>
<pin id="123" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="iSortedBuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="42" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="49" pin="7"/><net_sink comp="49" pin=1"/></net>

<net id="67"><net_src comp="59" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="71"><net_src comp="36" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="68" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="101"><net_src comp="86" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="109"><net_src comp="32" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="116"><net_src comp="77" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="124"><net_src comp="42" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="49" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iSortedBuf | {2 }
 - Input state : 
	Port: implement_Pipeline_NSort_shift_buf_Loop12 : j_2_reload | {1 }
	Port: implement_Pipeline_NSort_shift_buf_Loop12 : iSortedBuf | {1 2 }
  - Chain level:
	State 1
		store_ln96 : 1
		i_5 : 1
		icmp_ln96 : 1
		br_ln96 : 2
		add_ln96 : 2
		zext_ln98 : 3
		iSortedBuf_addr : 4
		iSortedBuf_load : 5
		store_ln96 : 3
	State 2
		iSortedBuf_addr_1 : 1
		store_ln98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln96_fu_80      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln96_fu_86       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | j_2_reload_read_read_fu_36 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    j_2_reload_cast_fu_68   |    0    |    0    |
|   zext   |       zext_ln98_fu_92      |    0    |    0    |
|          |      zext_ln96_fu_102      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    18   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|iSortedBuf_addr_reg_121|    2   |
|      i_5_reg_113      |    2   |
|       i_reg_106       |    2   |
+-----------------------+--------+
|         Total         |    6   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    6   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    6   |   27   |
+-----------+--------+--------+--------+
