Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 10 11:46:54 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VISION_wrapper_timing_summary_routed.rpt -pb VISION_wrapper_timing_summary_routed.pb -rpx VISION_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : VISION_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.337        0.000                      0                26976        0.014        0.000                      0                26976        3.750        0.000                       0                  8907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.337        0.000                      0                26976        0.014        0.000                      0                26976        3.750        0.000                       0                  8907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 2.821ns (36.576%)  route 4.892ns (63.424%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.902    10.761    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.613    12.792    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    12.097    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.821ns (36.597%)  route 4.887ns (63.403%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.898    10.756    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.613    12.792    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    12.097    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 2.821ns (36.714%)  route 4.863ns (63.286%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.873    10.732    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.613    12.792    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    12.097    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.821ns (36.708%)  route 4.864ns (63.292%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.875    10.733    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.618    12.797    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    12.102    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 2.821ns (36.743%)  route 4.857ns (63.257%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.867    10.726    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.613    12.792    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.770    12.097    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 2.821ns (36.890%)  route 4.826ns (63.110%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.837    10.695    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.618    12.797    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    12.102    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.821ns (37.484%)  route 4.705ns (62.516%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.715    10.574    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.618    12.797    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    12.102    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.821ns (37.484%)  route 4.705ns (62.516%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.754     3.048    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X14Y11         FDSE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDSE (Prop_fdse_C_Q)         0.518     3.566 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[8]/Q
                         net (fo=12, routed)          0.751     4.317    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[8]
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.441 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.596     5.036    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.160 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.462     5.623    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.747 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=15, routed)          0.755     6.501    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.625 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.625    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_4_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.255 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.759     8.014    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.367     8.381 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.381    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.838 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.667     9.505    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.353     9.858 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=8, routed)           0.715    10.574    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.618    12.797    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.770    12.102    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 0.580ns (7.980%)  route 6.688ns (92.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.650     2.944    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.311     8.711    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.835 r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.378    10.212    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aresetn_0
    SLICE_X41Y20         FDRE                                         r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.484    12.663    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X41Y20         FDRE                                         r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X41Y20         FDRE (Setup_fdre_C_R)       -0.429    12.195    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.580ns (7.993%)  route 6.676ns (92.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.650     2.944    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.311     8.711    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.835 r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.366    10.200    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X18Y12         FDRE                                         r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        1.576    12.755    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y12         FDRE                                         r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X18Y12         FDRE (Setup_fdre_C_R)       -0.524    12.192    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.858%)  route 0.229ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.557     0.893    VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X47Y51         FDRE                                         r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.229     1.250    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIB1
    SLICE_X42Y47         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.830     1.196    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X42Y47         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.236    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.577     0.913    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X29Y50         FDRE                                         r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1066]/Q
                         net (fo=1, routed)           0.217     1.270    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg_n_0_[1066]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.315 r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1066]_i_1/O
                         net (fo=1, routed)           0.000     1.315    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1066]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.859     1.225    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X29Y49         FDRE                                         r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1066]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091     1.286    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.967%)  route 0.238ns (65.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.559     0.895    VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y47         FDRE                                         r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.238     1.261    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB1
    SLICE_X42Y48         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.830     1.196    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y48         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism             -0.035     1.161    
    SLICE_X42Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.231    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.862%)  route 0.229ns (64.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.563     0.899    VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y49         FDRE                                         r  VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/Q
                         net (fo=1, routed)           0.229     1.255    VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIC1
    SLICE_X38Y50         RAMD32                                       r  VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.825     1.191    VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X38Y50         RAMD32                                       r  VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.221    VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.104%)  route 0.166ns (52.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.563     0.899    VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y49         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/Q
                         net (fo=1, routed)           0.166     1.213    VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[113]
    SLICE_X45Y50         FDRE                                         r  VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.825     1.191    VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y50         FDRE                                         r  VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.017     1.178    VISION_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.560     0.896    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y39         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.255    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.827     1.193    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.560     0.896    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y39         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.255    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.827     1.193    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.560     0.896    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y39         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.255    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.827     1.193    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.560     0.896    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y39         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.255    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.827     1.193    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.560     0.896    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y39         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.218     1.255    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8908, routed)        0.827     1.193    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y39         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y22    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36    VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36    VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36    VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36    VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36    VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40    VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK



