// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="batch_align2D_region,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.456000,HLS_SYN_LAT=70639,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=845,HLS_SYN_FF=251026,HLS_SYN_LUT=209714,HLS_VERSION=2018_3}" *)

module batch_align2D_region (
        ap_clk,
        ap_rst_n,
        m_axi_my_region_data_AWVALID,
        m_axi_my_region_data_AWREADY,
        m_axi_my_region_data_AWADDR,
        m_axi_my_region_data_AWID,
        m_axi_my_region_data_AWLEN,
        m_axi_my_region_data_AWSIZE,
        m_axi_my_region_data_AWBURST,
        m_axi_my_region_data_AWLOCK,
        m_axi_my_region_data_AWCACHE,
        m_axi_my_region_data_AWPROT,
        m_axi_my_region_data_AWQOS,
        m_axi_my_region_data_AWREGION,
        m_axi_my_region_data_AWUSER,
        m_axi_my_region_data_WVALID,
        m_axi_my_region_data_WREADY,
        m_axi_my_region_data_WDATA,
        m_axi_my_region_data_WSTRB,
        m_axi_my_region_data_WLAST,
        m_axi_my_region_data_WID,
        m_axi_my_region_data_WUSER,
        m_axi_my_region_data_ARVALID,
        m_axi_my_region_data_ARREADY,
        m_axi_my_region_data_ARADDR,
        m_axi_my_region_data_ARID,
        m_axi_my_region_data_ARLEN,
        m_axi_my_region_data_ARSIZE,
        m_axi_my_region_data_ARBURST,
        m_axi_my_region_data_ARLOCK,
        m_axi_my_region_data_ARCACHE,
        m_axi_my_region_data_ARPROT,
        m_axi_my_region_data_ARQOS,
        m_axi_my_region_data_ARREGION,
        m_axi_my_region_data_ARUSER,
        m_axi_my_region_data_RVALID,
        m_axi_my_region_data_RREADY,
        m_axi_my_region_data_RDATA,
        m_axi_my_region_data_RLAST,
        m_axi_my_region_data_RID,
        m_axi_my_region_data_RUSER,
        m_axi_my_region_data_RRESP,
        m_axi_my_region_data_BVALID,
        m_axi_my_region_data_BREADY,
        m_axi_my_region_data_BRESP,
        m_axi_my_region_data_BID,
        m_axi_my_region_data_BUSER,
        m_axi_my_region_fcoord_AWVALID,
        m_axi_my_region_fcoord_AWREADY,
        m_axi_my_region_fcoord_AWADDR,
        m_axi_my_region_fcoord_AWID,
        m_axi_my_region_fcoord_AWLEN,
        m_axi_my_region_fcoord_AWSIZE,
        m_axi_my_region_fcoord_AWBURST,
        m_axi_my_region_fcoord_AWLOCK,
        m_axi_my_region_fcoord_AWCACHE,
        m_axi_my_region_fcoord_AWPROT,
        m_axi_my_region_fcoord_AWQOS,
        m_axi_my_region_fcoord_AWREGION,
        m_axi_my_region_fcoord_AWUSER,
        m_axi_my_region_fcoord_WVALID,
        m_axi_my_region_fcoord_WREADY,
        m_axi_my_region_fcoord_WDATA,
        m_axi_my_region_fcoord_WSTRB,
        m_axi_my_region_fcoord_WLAST,
        m_axi_my_region_fcoord_WID,
        m_axi_my_region_fcoord_WUSER,
        m_axi_my_region_fcoord_ARVALID,
        m_axi_my_region_fcoord_ARREADY,
        m_axi_my_region_fcoord_ARADDR,
        m_axi_my_region_fcoord_ARID,
        m_axi_my_region_fcoord_ARLEN,
        m_axi_my_region_fcoord_ARSIZE,
        m_axi_my_region_fcoord_ARBURST,
        m_axi_my_region_fcoord_ARLOCK,
        m_axi_my_region_fcoord_ARCACHE,
        m_axi_my_region_fcoord_ARPROT,
        m_axi_my_region_fcoord_ARQOS,
        m_axi_my_region_fcoord_ARREGION,
        m_axi_my_region_fcoord_ARUSER,
        m_axi_my_region_fcoord_RVALID,
        m_axi_my_region_fcoord_RREADY,
        m_axi_my_region_fcoord_RDATA,
        m_axi_my_region_fcoord_RLAST,
        m_axi_my_region_fcoord_RID,
        m_axi_my_region_fcoord_RUSER,
        m_axi_my_region_fcoord_RRESP,
        m_axi_my_region_fcoord_BVALID,
        m_axi_my_region_fcoord_BREADY,
        m_axi_my_region_fcoord_BRESP,
        m_axi_my_region_fcoord_BID,
        m_axi_my_region_fcoord_BUSER,
        m_axi_my_patches_AWVALID,
        m_axi_my_patches_AWREADY,
        m_axi_my_patches_AWADDR,
        m_axi_my_patches_AWID,
        m_axi_my_patches_AWLEN,
        m_axi_my_patches_AWSIZE,
        m_axi_my_patches_AWBURST,
        m_axi_my_patches_AWLOCK,
        m_axi_my_patches_AWCACHE,
        m_axi_my_patches_AWPROT,
        m_axi_my_patches_AWQOS,
        m_axi_my_patches_AWREGION,
        m_axi_my_patches_AWUSER,
        m_axi_my_patches_WVALID,
        m_axi_my_patches_WREADY,
        m_axi_my_patches_WDATA,
        m_axi_my_patches_WSTRB,
        m_axi_my_patches_WLAST,
        m_axi_my_patches_WID,
        m_axi_my_patches_WUSER,
        m_axi_my_patches_ARVALID,
        m_axi_my_patches_ARREADY,
        m_axi_my_patches_ARADDR,
        m_axi_my_patches_ARID,
        m_axi_my_patches_ARLEN,
        m_axi_my_patches_ARSIZE,
        m_axi_my_patches_ARBURST,
        m_axi_my_patches_ARLOCK,
        m_axi_my_patches_ARCACHE,
        m_axi_my_patches_ARPROT,
        m_axi_my_patches_ARQOS,
        m_axi_my_patches_ARREGION,
        m_axi_my_patches_ARUSER,
        m_axi_my_patches_RVALID,
        m_axi_my_patches_RREADY,
        m_axi_my_patches_RDATA,
        m_axi_my_patches_RLAST,
        m_axi_my_patches_RID,
        m_axi_my_patches_RUSER,
        m_axi_my_patches_RRESP,
        m_axi_my_patches_BVALID,
        m_axi_my_patches_BREADY,
        m_axi_my_patches_BRESP,
        m_axi_my_patches_BID,
        m_axi_my_patches_BUSER,
        m_axi_my_pos_AWVALID,
        m_axi_my_pos_AWREADY,
        m_axi_my_pos_AWADDR,
        m_axi_my_pos_AWID,
        m_axi_my_pos_AWLEN,
        m_axi_my_pos_AWSIZE,
        m_axi_my_pos_AWBURST,
        m_axi_my_pos_AWLOCK,
        m_axi_my_pos_AWCACHE,
        m_axi_my_pos_AWPROT,
        m_axi_my_pos_AWQOS,
        m_axi_my_pos_AWREGION,
        m_axi_my_pos_AWUSER,
        m_axi_my_pos_WVALID,
        m_axi_my_pos_WREADY,
        m_axi_my_pos_WDATA,
        m_axi_my_pos_WSTRB,
        m_axi_my_pos_WLAST,
        m_axi_my_pos_WID,
        m_axi_my_pos_WUSER,
        m_axi_my_pos_ARVALID,
        m_axi_my_pos_ARREADY,
        m_axi_my_pos_ARADDR,
        m_axi_my_pos_ARID,
        m_axi_my_pos_ARLEN,
        m_axi_my_pos_ARSIZE,
        m_axi_my_pos_ARBURST,
        m_axi_my_pos_ARLOCK,
        m_axi_my_pos_ARCACHE,
        m_axi_my_pos_ARPROT,
        m_axi_my_pos_ARQOS,
        m_axi_my_pos_ARREGION,
        m_axi_my_pos_ARUSER,
        m_axi_my_pos_RVALID,
        m_axi_my_pos_RREADY,
        m_axi_my_pos_RDATA,
        m_axi_my_pos_RLAST,
        m_axi_my_pos_RID,
        m_axi_my_pos_RUSER,
        m_axi_my_pos_RRESP,
        m_axi_my_pos_BVALID,
        m_axi_my_pos_BREADY,
        m_axi_my_pos_BRESP,
        m_axi_my_pos_BID,
        m_axi_my_pos_BUSER,
        m_axi_my_debug_AWVALID,
        m_axi_my_debug_AWREADY,
        m_axi_my_debug_AWADDR,
        m_axi_my_debug_AWID,
        m_axi_my_debug_AWLEN,
        m_axi_my_debug_AWSIZE,
        m_axi_my_debug_AWBURST,
        m_axi_my_debug_AWLOCK,
        m_axi_my_debug_AWCACHE,
        m_axi_my_debug_AWPROT,
        m_axi_my_debug_AWQOS,
        m_axi_my_debug_AWREGION,
        m_axi_my_debug_AWUSER,
        m_axi_my_debug_WVALID,
        m_axi_my_debug_WREADY,
        m_axi_my_debug_WDATA,
        m_axi_my_debug_WSTRB,
        m_axi_my_debug_WLAST,
        m_axi_my_debug_WID,
        m_axi_my_debug_WUSER,
        m_axi_my_debug_ARVALID,
        m_axi_my_debug_ARREADY,
        m_axi_my_debug_ARADDR,
        m_axi_my_debug_ARID,
        m_axi_my_debug_ARLEN,
        m_axi_my_debug_ARSIZE,
        m_axi_my_debug_ARBURST,
        m_axi_my_debug_ARLOCK,
        m_axi_my_debug_ARCACHE,
        m_axi_my_debug_ARPROT,
        m_axi_my_debug_ARQOS,
        m_axi_my_debug_ARREGION,
        m_axi_my_debug_ARUSER,
        m_axi_my_debug_RVALID,
        m_axi_my_debug_RREADY,
        m_axi_my_debug_RDATA,
        m_axi_my_debug_RLAST,
        m_axi_my_debug_RID,
        m_axi_my_debug_RUSER,
        m_axi_my_debug_RRESP,
        m_axi_my_debug_BVALID,
        m_axi_my_debug_BREADY,
        m_axi_my_debug_BRESP,
        m_axi_my_debug_BID,
        m_axi_my_debug_BUSER,
        m_axi_my_debug_array_AWVALID,
        m_axi_my_debug_array_AWREADY,
        m_axi_my_debug_array_AWADDR,
        m_axi_my_debug_array_AWID,
        m_axi_my_debug_array_AWLEN,
        m_axi_my_debug_array_AWSIZE,
        m_axi_my_debug_array_AWBURST,
        m_axi_my_debug_array_AWLOCK,
        m_axi_my_debug_array_AWCACHE,
        m_axi_my_debug_array_AWPROT,
        m_axi_my_debug_array_AWQOS,
        m_axi_my_debug_array_AWREGION,
        m_axi_my_debug_array_AWUSER,
        m_axi_my_debug_array_WVALID,
        m_axi_my_debug_array_WREADY,
        m_axi_my_debug_array_WDATA,
        m_axi_my_debug_array_WSTRB,
        m_axi_my_debug_array_WLAST,
        m_axi_my_debug_array_WID,
        m_axi_my_debug_array_WUSER,
        m_axi_my_debug_array_ARVALID,
        m_axi_my_debug_array_ARREADY,
        m_axi_my_debug_array_ARADDR,
        m_axi_my_debug_array_ARID,
        m_axi_my_debug_array_ARLEN,
        m_axi_my_debug_array_ARSIZE,
        m_axi_my_debug_array_ARBURST,
        m_axi_my_debug_array_ARLOCK,
        m_axi_my_debug_array_ARCACHE,
        m_axi_my_debug_array_ARPROT,
        m_axi_my_debug_array_ARQOS,
        m_axi_my_debug_array_ARREGION,
        m_axi_my_debug_array_ARUSER,
        m_axi_my_debug_array_RVALID,
        m_axi_my_debug_array_RREADY,
        m_axi_my_debug_array_RDATA,
        m_axi_my_debug_array_RLAST,
        m_axi_my_debug_array_RID,
        m_axi_my_debug_array_RUSER,
        m_axi_my_debug_array_RRESP,
        m_axi_my_debug_array_BVALID,
        m_axi_my_debug_array_BREADY,
        m_axi_my_debug_array_BRESP,
        m_axi_my_debug_array_BID,
        m_axi_my_debug_array_BUSER,
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        interrupt,
        s_axi_param_AWVALID,
        s_axi_param_AWREADY,
        s_axi_param_AWADDR,
        s_axi_param_WVALID,
        s_axi_param_WREADY,
        s_axi_param_WDATA,
        s_axi_param_WSTRB,
        s_axi_param_ARVALID,
        s_axi_param_ARREADY,
        s_axi_param_ARADDR,
        s_axi_param_RVALID,
        s_axi_param_RREADY,
        s_axi_param_RDATA,
        s_axi_param_RRESP,
        s_axi_param_BVALID,
        s_axi_param_BREADY,
        s_axi_param_BRESP
);

parameter    ap_ST_fsm_state1 = 91'd1;
parameter    ap_ST_fsm_state2 = 91'd2;
parameter    ap_ST_fsm_state3 = 91'd4;
parameter    ap_ST_fsm_state4 = 91'd8;
parameter    ap_ST_fsm_state5 = 91'd16;
parameter    ap_ST_fsm_state6 = 91'd32;
parameter    ap_ST_fsm_state7 = 91'd64;
parameter    ap_ST_fsm_state8 = 91'd128;
parameter    ap_ST_fsm_pp0_stage0 = 91'd256;
parameter    ap_ST_fsm_state12 = 91'd512;
parameter    ap_ST_fsm_state13 = 91'd1024;
parameter    ap_ST_fsm_state14 = 91'd2048;
parameter    ap_ST_fsm_state15 = 91'd4096;
parameter    ap_ST_fsm_state16 = 91'd8192;
parameter    ap_ST_fsm_state17 = 91'd16384;
parameter    ap_ST_fsm_state18 = 91'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 91'd65536;
parameter    ap_ST_fsm_state21 = 91'd131072;
parameter    ap_ST_fsm_state22 = 91'd262144;
parameter    ap_ST_fsm_state23 = 91'd524288;
parameter    ap_ST_fsm_state24 = 91'd1048576;
parameter    ap_ST_fsm_state25 = 91'd2097152;
parameter    ap_ST_fsm_state26 = 91'd4194304;
parameter    ap_ST_fsm_state27 = 91'd8388608;
parameter    ap_ST_fsm_pp2_stage0 = 91'd16777216;
parameter    ap_ST_fsm_state31 = 91'd33554432;
parameter    ap_ST_fsm_state32 = 91'd67108864;
parameter    ap_ST_fsm_state33 = 91'd134217728;
parameter    ap_ST_fsm_state34 = 91'd268435456;
parameter    ap_ST_fsm_state35 = 91'd536870912;
parameter    ap_ST_fsm_state36 = 91'd1073741824;
parameter    ap_ST_fsm_state37 = 91'd2147483648;
parameter    ap_ST_fsm_pp3_stage0 = 91'd4294967296;
parameter    ap_ST_fsm_state41 = 91'd8589934592;
parameter    ap_ST_fsm_pp4_stage0 = 91'd17179869184;
parameter    ap_ST_fsm_pp4_stage1 = 91'd34359738368;
parameter    ap_ST_fsm_pp4_stage2 = 91'd68719476736;
parameter    ap_ST_fsm_pp4_stage3 = 91'd137438953472;
parameter    ap_ST_fsm_pp4_stage4 = 91'd274877906944;
parameter    ap_ST_fsm_pp4_stage5 = 91'd549755813888;
parameter    ap_ST_fsm_pp4_stage6 = 91'd1099511627776;
parameter    ap_ST_fsm_pp4_stage7 = 91'd2199023255552;
parameter    ap_ST_fsm_pp4_stage8 = 91'd4398046511104;
parameter    ap_ST_fsm_pp4_stage9 = 91'd8796093022208;
parameter    ap_ST_fsm_pp4_stage10 = 91'd17592186044416;
parameter    ap_ST_fsm_pp4_stage11 = 91'd35184372088832;
parameter    ap_ST_fsm_pp4_stage12 = 91'd70368744177664;
parameter    ap_ST_fsm_pp4_stage13 = 91'd140737488355328;
parameter    ap_ST_fsm_pp4_stage14 = 91'd281474976710656;
parameter    ap_ST_fsm_pp4_stage15 = 91'd562949953421312;
parameter    ap_ST_fsm_pp4_stage16 = 91'd1125899906842624;
parameter    ap_ST_fsm_pp4_stage17 = 91'd2251799813685248;
parameter    ap_ST_fsm_pp4_stage18 = 91'd4503599627370496;
parameter    ap_ST_fsm_pp4_stage19 = 91'd9007199254740992;
parameter    ap_ST_fsm_pp4_stage20 = 91'd18014398509481984;
parameter    ap_ST_fsm_pp4_stage21 = 91'd36028797018963968;
parameter    ap_ST_fsm_pp4_stage22 = 91'd72057594037927936;
parameter    ap_ST_fsm_pp4_stage23 = 91'd144115188075855872;
parameter    ap_ST_fsm_pp4_stage24 = 91'd288230376151711744;
parameter    ap_ST_fsm_pp4_stage25 = 91'd576460752303423488;
parameter    ap_ST_fsm_pp4_stage26 = 91'd1152921504606846976;
parameter    ap_ST_fsm_pp4_stage27 = 91'd2305843009213693952;
parameter    ap_ST_fsm_pp4_stage28 = 91'd4611686018427387904;
parameter    ap_ST_fsm_pp4_stage29 = 91'd9223372036854775808;
parameter    ap_ST_fsm_pp4_stage30 = 91'd18446744073709551616;
parameter    ap_ST_fsm_pp4_stage31 = 91'd36893488147419103232;
parameter    ap_ST_fsm_pp4_stage32 = 91'd73786976294838206464;
parameter    ap_ST_fsm_pp4_stage33 = 91'd147573952589676412928;
parameter    ap_ST_fsm_pp4_stage34 = 91'd295147905179352825856;
parameter    ap_ST_fsm_pp4_stage35 = 91'd590295810358705651712;
parameter    ap_ST_fsm_pp4_stage36 = 91'd1180591620717411303424;
parameter    ap_ST_fsm_pp4_stage37 = 91'd2361183241434822606848;
parameter    ap_ST_fsm_pp4_stage38 = 91'd4722366482869645213696;
parameter    ap_ST_fsm_pp4_stage39 = 91'd9444732965739290427392;
parameter    ap_ST_fsm_pp4_stage40 = 91'd18889465931478580854784;
parameter    ap_ST_fsm_pp4_stage41 = 91'd37778931862957161709568;
parameter    ap_ST_fsm_pp4_stage42 = 91'd75557863725914323419136;
parameter    ap_ST_fsm_pp4_stage43 = 91'd151115727451828646838272;
parameter    ap_ST_fsm_pp4_stage44 = 91'd302231454903657293676544;
parameter    ap_ST_fsm_pp4_stage45 = 91'd604462909807314587353088;
parameter    ap_ST_fsm_pp4_stage46 = 91'd1208925819614629174706176;
parameter    ap_ST_fsm_pp4_stage47 = 91'd2417851639229258349412352;
parameter    ap_ST_fsm_state282 = 91'd4835703278458516698824704;
parameter    ap_ST_fsm_state283 = 91'd9671406556917033397649408;
parameter    ap_ST_fsm_state284 = 91'd19342813113834066795298816;
parameter    ap_ST_fsm_pp5_stage0 = 91'd38685626227668133590597632;
parameter    ap_ST_fsm_state288 = 91'd77371252455336267181195264;
parameter    ap_ST_fsm_state289 = 91'd154742504910672534362390528;
parameter    ap_ST_fsm_state290 = 91'd309485009821345068724781056;
parameter    ap_ST_fsm_state291 = 91'd618970019642690137449562112;
parameter    ap_ST_fsm_state292 = 91'd1237940039285380274899124224;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_ADDR_WIDTH = 6;
parameter    C_M_AXI_MY_REGION_DATA_ID_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_DATA_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_DATA_USER_VALUE = 0;
parameter    C_M_AXI_MY_REGION_DATA_PROT_VALUE = 0;
parameter    C_M_AXI_MY_REGION_DATA_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_ID_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_REGION_FCOORD_USER_VALUE = 0;
parameter    C_M_AXI_MY_REGION_FCOORD_PROT_VALUE = 0;
parameter    C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_PATCHES_ID_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_PATCHES_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_PATCHES_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_PATCHES_USER_VALUE = 0;
parameter    C_M_AXI_MY_PATCHES_PROT_VALUE = 0;
parameter    C_M_AXI_MY_PATCHES_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_POS_ID_WIDTH = 1;
parameter    C_M_AXI_MY_POS_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_POS_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_POS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_POS_USER_VALUE = 0;
parameter    C_M_AXI_MY_POS_PROT_VALUE = 0;
parameter    C_M_AXI_MY_POS_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_DEBUG_ID_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_USER_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_PROT_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_CACHE_VALUE = 3;
parameter    C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_ADDR_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_ARRAY_DATA_WIDTH = 32;
parameter    C_M_AXI_MY_DEBUG_ARRAY_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_WUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_RUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_BUSER_WIDTH = 1;
parameter    C_M_AXI_MY_DEBUG_ARRAY_USER_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_ARRAY_PROT_VALUE = 0;
parameter    C_M_AXI_MY_DEBUG_ARRAY_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_PARAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_REGION_DATA_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_REGION_FCOORD_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_PATCHES_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_POS_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_DEBUG_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MY_DEBUG_ARRAY_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_my_region_data_AWVALID;
input   m_axi_my_region_data_AWREADY;
output  [C_M_AXI_MY_REGION_DATA_ADDR_WIDTH - 1:0] m_axi_my_region_data_AWADDR;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_AWID;
output  [7:0] m_axi_my_region_data_AWLEN;
output  [2:0] m_axi_my_region_data_AWSIZE;
output  [1:0] m_axi_my_region_data_AWBURST;
output  [1:0] m_axi_my_region_data_AWLOCK;
output  [3:0] m_axi_my_region_data_AWCACHE;
output  [2:0] m_axi_my_region_data_AWPROT;
output  [3:0] m_axi_my_region_data_AWQOS;
output  [3:0] m_axi_my_region_data_AWREGION;
output  [C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH - 1:0] m_axi_my_region_data_AWUSER;
output   m_axi_my_region_data_WVALID;
input   m_axi_my_region_data_WREADY;
output  [C_M_AXI_MY_REGION_DATA_DATA_WIDTH - 1:0] m_axi_my_region_data_WDATA;
output  [C_M_AXI_MY_REGION_DATA_WSTRB_WIDTH - 1:0] m_axi_my_region_data_WSTRB;
output   m_axi_my_region_data_WLAST;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_WID;
output  [C_M_AXI_MY_REGION_DATA_WUSER_WIDTH - 1:0] m_axi_my_region_data_WUSER;
output   m_axi_my_region_data_ARVALID;
input   m_axi_my_region_data_ARREADY;
output  [C_M_AXI_MY_REGION_DATA_ADDR_WIDTH - 1:0] m_axi_my_region_data_ARADDR;
output  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_ARID;
output  [7:0] m_axi_my_region_data_ARLEN;
output  [2:0] m_axi_my_region_data_ARSIZE;
output  [1:0] m_axi_my_region_data_ARBURST;
output  [1:0] m_axi_my_region_data_ARLOCK;
output  [3:0] m_axi_my_region_data_ARCACHE;
output  [2:0] m_axi_my_region_data_ARPROT;
output  [3:0] m_axi_my_region_data_ARQOS;
output  [3:0] m_axi_my_region_data_ARREGION;
output  [C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH - 1:0] m_axi_my_region_data_ARUSER;
input   m_axi_my_region_data_RVALID;
output   m_axi_my_region_data_RREADY;
input  [C_M_AXI_MY_REGION_DATA_DATA_WIDTH - 1:0] m_axi_my_region_data_RDATA;
input   m_axi_my_region_data_RLAST;
input  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_RID;
input  [C_M_AXI_MY_REGION_DATA_RUSER_WIDTH - 1:0] m_axi_my_region_data_RUSER;
input  [1:0] m_axi_my_region_data_RRESP;
input   m_axi_my_region_data_BVALID;
output   m_axi_my_region_data_BREADY;
input  [1:0] m_axi_my_region_data_BRESP;
input  [C_M_AXI_MY_REGION_DATA_ID_WIDTH - 1:0] m_axi_my_region_data_BID;
input  [C_M_AXI_MY_REGION_DATA_BUSER_WIDTH - 1:0] m_axi_my_region_data_BUSER;
output   m_axi_my_region_fcoord_AWVALID;
input   m_axi_my_region_fcoord_AWREADY;
output  [C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH - 1:0] m_axi_my_region_fcoord_AWADDR;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_AWID;
output  [7:0] m_axi_my_region_fcoord_AWLEN;
output  [2:0] m_axi_my_region_fcoord_AWSIZE;
output  [1:0] m_axi_my_region_fcoord_AWBURST;
output  [1:0] m_axi_my_region_fcoord_AWLOCK;
output  [3:0] m_axi_my_region_fcoord_AWCACHE;
output  [2:0] m_axi_my_region_fcoord_AWPROT;
output  [3:0] m_axi_my_region_fcoord_AWQOS;
output  [3:0] m_axi_my_region_fcoord_AWREGION;
output  [C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH - 1:0] m_axi_my_region_fcoord_AWUSER;
output   m_axi_my_region_fcoord_WVALID;
input   m_axi_my_region_fcoord_WREADY;
output  [C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH - 1:0] m_axi_my_region_fcoord_WDATA;
output  [C_M_AXI_MY_REGION_FCOORD_WSTRB_WIDTH - 1:0] m_axi_my_region_fcoord_WSTRB;
output   m_axi_my_region_fcoord_WLAST;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_WID;
output  [C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH - 1:0] m_axi_my_region_fcoord_WUSER;
output   m_axi_my_region_fcoord_ARVALID;
input   m_axi_my_region_fcoord_ARREADY;
output  [C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH - 1:0] m_axi_my_region_fcoord_ARADDR;
output  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_ARID;
output  [7:0] m_axi_my_region_fcoord_ARLEN;
output  [2:0] m_axi_my_region_fcoord_ARSIZE;
output  [1:0] m_axi_my_region_fcoord_ARBURST;
output  [1:0] m_axi_my_region_fcoord_ARLOCK;
output  [3:0] m_axi_my_region_fcoord_ARCACHE;
output  [2:0] m_axi_my_region_fcoord_ARPROT;
output  [3:0] m_axi_my_region_fcoord_ARQOS;
output  [3:0] m_axi_my_region_fcoord_ARREGION;
output  [C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH - 1:0] m_axi_my_region_fcoord_ARUSER;
input   m_axi_my_region_fcoord_RVALID;
output   m_axi_my_region_fcoord_RREADY;
input  [C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH - 1:0] m_axi_my_region_fcoord_RDATA;
input   m_axi_my_region_fcoord_RLAST;
input  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_RID;
input  [C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH - 1:0] m_axi_my_region_fcoord_RUSER;
input  [1:0] m_axi_my_region_fcoord_RRESP;
input   m_axi_my_region_fcoord_BVALID;
output   m_axi_my_region_fcoord_BREADY;
input  [1:0] m_axi_my_region_fcoord_BRESP;
input  [C_M_AXI_MY_REGION_FCOORD_ID_WIDTH - 1:0] m_axi_my_region_fcoord_BID;
input  [C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH - 1:0] m_axi_my_region_fcoord_BUSER;
output   m_axi_my_patches_AWVALID;
input   m_axi_my_patches_AWREADY;
output  [C_M_AXI_MY_PATCHES_ADDR_WIDTH - 1:0] m_axi_my_patches_AWADDR;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_AWID;
output  [7:0] m_axi_my_patches_AWLEN;
output  [2:0] m_axi_my_patches_AWSIZE;
output  [1:0] m_axi_my_patches_AWBURST;
output  [1:0] m_axi_my_patches_AWLOCK;
output  [3:0] m_axi_my_patches_AWCACHE;
output  [2:0] m_axi_my_patches_AWPROT;
output  [3:0] m_axi_my_patches_AWQOS;
output  [3:0] m_axi_my_patches_AWREGION;
output  [C_M_AXI_MY_PATCHES_AWUSER_WIDTH - 1:0] m_axi_my_patches_AWUSER;
output   m_axi_my_patches_WVALID;
input   m_axi_my_patches_WREADY;
output  [C_M_AXI_MY_PATCHES_DATA_WIDTH - 1:0] m_axi_my_patches_WDATA;
output  [C_M_AXI_MY_PATCHES_WSTRB_WIDTH - 1:0] m_axi_my_patches_WSTRB;
output   m_axi_my_patches_WLAST;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_WID;
output  [C_M_AXI_MY_PATCHES_WUSER_WIDTH - 1:0] m_axi_my_patches_WUSER;
output   m_axi_my_patches_ARVALID;
input   m_axi_my_patches_ARREADY;
output  [C_M_AXI_MY_PATCHES_ADDR_WIDTH - 1:0] m_axi_my_patches_ARADDR;
output  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_ARID;
output  [7:0] m_axi_my_patches_ARLEN;
output  [2:0] m_axi_my_patches_ARSIZE;
output  [1:0] m_axi_my_patches_ARBURST;
output  [1:0] m_axi_my_patches_ARLOCK;
output  [3:0] m_axi_my_patches_ARCACHE;
output  [2:0] m_axi_my_patches_ARPROT;
output  [3:0] m_axi_my_patches_ARQOS;
output  [3:0] m_axi_my_patches_ARREGION;
output  [C_M_AXI_MY_PATCHES_ARUSER_WIDTH - 1:0] m_axi_my_patches_ARUSER;
input   m_axi_my_patches_RVALID;
output   m_axi_my_patches_RREADY;
input  [C_M_AXI_MY_PATCHES_DATA_WIDTH - 1:0] m_axi_my_patches_RDATA;
input   m_axi_my_patches_RLAST;
input  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_RID;
input  [C_M_AXI_MY_PATCHES_RUSER_WIDTH - 1:0] m_axi_my_patches_RUSER;
input  [1:0] m_axi_my_patches_RRESP;
input   m_axi_my_patches_BVALID;
output   m_axi_my_patches_BREADY;
input  [1:0] m_axi_my_patches_BRESP;
input  [C_M_AXI_MY_PATCHES_ID_WIDTH - 1:0] m_axi_my_patches_BID;
input  [C_M_AXI_MY_PATCHES_BUSER_WIDTH - 1:0] m_axi_my_patches_BUSER;
output   m_axi_my_pos_AWVALID;
input   m_axi_my_pos_AWREADY;
output  [C_M_AXI_MY_POS_ADDR_WIDTH - 1:0] m_axi_my_pos_AWADDR;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_AWID;
output  [7:0] m_axi_my_pos_AWLEN;
output  [2:0] m_axi_my_pos_AWSIZE;
output  [1:0] m_axi_my_pos_AWBURST;
output  [1:0] m_axi_my_pos_AWLOCK;
output  [3:0] m_axi_my_pos_AWCACHE;
output  [2:0] m_axi_my_pos_AWPROT;
output  [3:0] m_axi_my_pos_AWQOS;
output  [3:0] m_axi_my_pos_AWREGION;
output  [C_M_AXI_MY_POS_AWUSER_WIDTH - 1:0] m_axi_my_pos_AWUSER;
output   m_axi_my_pos_WVALID;
input   m_axi_my_pos_WREADY;
output  [C_M_AXI_MY_POS_DATA_WIDTH - 1:0] m_axi_my_pos_WDATA;
output  [C_M_AXI_MY_POS_WSTRB_WIDTH - 1:0] m_axi_my_pos_WSTRB;
output   m_axi_my_pos_WLAST;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_WID;
output  [C_M_AXI_MY_POS_WUSER_WIDTH - 1:0] m_axi_my_pos_WUSER;
output   m_axi_my_pos_ARVALID;
input   m_axi_my_pos_ARREADY;
output  [C_M_AXI_MY_POS_ADDR_WIDTH - 1:0] m_axi_my_pos_ARADDR;
output  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_ARID;
output  [7:0] m_axi_my_pos_ARLEN;
output  [2:0] m_axi_my_pos_ARSIZE;
output  [1:0] m_axi_my_pos_ARBURST;
output  [1:0] m_axi_my_pos_ARLOCK;
output  [3:0] m_axi_my_pos_ARCACHE;
output  [2:0] m_axi_my_pos_ARPROT;
output  [3:0] m_axi_my_pos_ARQOS;
output  [3:0] m_axi_my_pos_ARREGION;
output  [C_M_AXI_MY_POS_ARUSER_WIDTH - 1:0] m_axi_my_pos_ARUSER;
input   m_axi_my_pos_RVALID;
output   m_axi_my_pos_RREADY;
input  [C_M_AXI_MY_POS_DATA_WIDTH - 1:0] m_axi_my_pos_RDATA;
input   m_axi_my_pos_RLAST;
input  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_RID;
input  [C_M_AXI_MY_POS_RUSER_WIDTH - 1:0] m_axi_my_pos_RUSER;
input  [1:0] m_axi_my_pos_RRESP;
input   m_axi_my_pos_BVALID;
output   m_axi_my_pos_BREADY;
input  [1:0] m_axi_my_pos_BRESP;
input  [C_M_AXI_MY_POS_ID_WIDTH - 1:0] m_axi_my_pos_BID;
input  [C_M_AXI_MY_POS_BUSER_WIDTH - 1:0] m_axi_my_pos_BUSER;
output   m_axi_my_debug_AWVALID;
input   m_axi_my_debug_AWREADY;
output  [C_M_AXI_MY_DEBUG_ADDR_WIDTH - 1:0] m_axi_my_debug_AWADDR;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_AWID;
output  [7:0] m_axi_my_debug_AWLEN;
output  [2:0] m_axi_my_debug_AWSIZE;
output  [1:0] m_axi_my_debug_AWBURST;
output  [1:0] m_axi_my_debug_AWLOCK;
output  [3:0] m_axi_my_debug_AWCACHE;
output  [2:0] m_axi_my_debug_AWPROT;
output  [3:0] m_axi_my_debug_AWQOS;
output  [3:0] m_axi_my_debug_AWREGION;
output  [C_M_AXI_MY_DEBUG_AWUSER_WIDTH - 1:0] m_axi_my_debug_AWUSER;
output   m_axi_my_debug_WVALID;
input   m_axi_my_debug_WREADY;
output  [C_M_AXI_MY_DEBUG_DATA_WIDTH - 1:0] m_axi_my_debug_WDATA;
output  [C_M_AXI_MY_DEBUG_WSTRB_WIDTH - 1:0] m_axi_my_debug_WSTRB;
output   m_axi_my_debug_WLAST;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_WID;
output  [C_M_AXI_MY_DEBUG_WUSER_WIDTH - 1:0] m_axi_my_debug_WUSER;
output   m_axi_my_debug_ARVALID;
input   m_axi_my_debug_ARREADY;
output  [C_M_AXI_MY_DEBUG_ADDR_WIDTH - 1:0] m_axi_my_debug_ARADDR;
output  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_ARID;
output  [7:0] m_axi_my_debug_ARLEN;
output  [2:0] m_axi_my_debug_ARSIZE;
output  [1:0] m_axi_my_debug_ARBURST;
output  [1:0] m_axi_my_debug_ARLOCK;
output  [3:0] m_axi_my_debug_ARCACHE;
output  [2:0] m_axi_my_debug_ARPROT;
output  [3:0] m_axi_my_debug_ARQOS;
output  [3:0] m_axi_my_debug_ARREGION;
output  [C_M_AXI_MY_DEBUG_ARUSER_WIDTH - 1:0] m_axi_my_debug_ARUSER;
input   m_axi_my_debug_RVALID;
output   m_axi_my_debug_RREADY;
input  [C_M_AXI_MY_DEBUG_DATA_WIDTH - 1:0] m_axi_my_debug_RDATA;
input   m_axi_my_debug_RLAST;
input  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_RID;
input  [C_M_AXI_MY_DEBUG_RUSER_WIDTH - 1:0] m_axi_my_debug_RUSER;
input  [1:0] m_axi_my_debug_RRESP;
input   m_axi_my_debug_BVALID;
output   m_axi_my_debug_BREADY;
input  [1:0] m_axi_my_debug_BRESP;
input  [C_M_AXI_MY_DEBUG_ID_WIDTH - 1:0] m_axi_my_debug_BID;
input  [C_M_AXI_MY_DEBUG_BUSER_WIDTH - 1:0] m_axi_my_debug_BUSER;
output   m_axi_my_debug_array_AWVALID;
input   m_axi_my_debug_array_AWREADY;
output  [C_M_AXI_MY_DEBUG_ARRAY_ADDR_WIDTH - 1:0] m_axi_my_debug_array_AWADDR;
output  [C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH - 1:0] m_axi_my_debug_array_AWID;
output  [7:0] m_axi_my_debug_array_AWLEN;
output  [2:0] m_axi_my_debug_array_AWSIZE;
output  [1:0] m_axi_my_debug_array_AWBURST;
output  [1:0] m_axi_my_debug_array_AWLOCK;
output  [3:0] m_axi_my_debug_array_AWCACHE;
output  [2:0] m_axi_my_debug_array_AWPROT;
output  [3:0] m_axi_my_debug_array_AWQOS;
output  [3:0] m_axi_my_debug_array_AWREGION;
output  [C_M_AXI_MY_DEBUG_ARRAY_AWUSER_WIDTH - 1:0] m_axi_my_debug_array_AWUSER;
output   m_axi_my_debug_array_WVALID;
input   m_axi_my_debug_array_WREADY;
output  [C_M_AXI_MY_DEBUG_ARRAY_DATA_WIDTH - 1:0] m_axi_my_debug_array_WDATA;
output  [C_M_AXI_MY_DEBUG_ARRAY_WSTRB_WIDTH - 1:0] m_axi_my_debug_array_WSTRB;
output   m_axi_my_debug_array_WLAST;
output  [C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH - 1:0] m_axi_my_debug_array_WID;
output  [C_M_AXI_MY_DEBUG_ARRAY_WUSER_WIDTH - 1:0] m_axi_my_debug_array_WUSER;
output   m_axi_my_debug_array_ARVALID;
input   m_axi_my_debug_array_ARREADY;
output  [C_M_AXI_MY_DEBUG_ARRAY_ADDR_WIDTH - 1:0] m_axi_my_debug_array_ARADDR;
output  [C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH - 1:0] m_axi_my_debug_array_ARID;
output  [7:0] m_axi_my_debug_array_ARLEN;
output  [2:0] m_axi_my_debug_array_ARSIZE;
output  [1:0] m_axi_my_debug_array_ARBURST;
output  [1:0] m_axi_my_debug_array_ARLOCK;
output  [3:0] m_axi_my_debug_array_ARCACHE;
output  [2:0] m_axi_my_debug_array_ARPROT;
output  [3:0] m_axi_my_debug_array_ARQOS;
output  [3:0] m_axi_my_debug_array_ARREGION;
output  [C_M_AXI_MY_DEBUG_ARRAY_ARUSER_WIDTH - 1:0] m_axi_my_debug_array_ARUSER;
input   m_axi_my_debug_array_RVALID;
output   m_axi_my_debug_array_RREADY;
input  [C_M_AXI_MY_DEBUG_ARRAY_DATA_WIDTH - 1:0] m_axi_my_debug_array_RDATA;
input   m_axi_my_debug_array_RLAST;
input  [C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH - 1:0] m_axi_my_debug_array_RID;
input  [C_M_AXI_MY_DEBUG_ARRAY_RUSER_WIDTH - 1:0] m_axi_my_debug_array_RUSER;
input  [1:0] m_axi_my_debug_array_RRESP;
input   m_axi_my_debug_array_BVALID;
output   m_axi_my_debug_array_BREADY;
input  [1:0] m_axi_my_debug_array_BRESP;
input  [C_M_AXI_MY_DEBUG_ARRAY_ID_WIDTH - 1:0] m_axi_my_debug_array_BID;
input  [C_M_AXI_MY_DEBUG_ARRAY_BUSER_WIDTH - 1:0] m_axi_my_debug_array_BUSER;
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
output   interrupt;
input   s_axi_param_AWVALID;
output   s_axi_param_AWREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_AWADDR;
input   s_axi_param_WVALID;
output   s_axi_param_WREADY;
input  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_WDATA;
input  [C_S_AXI_PARAM_WSTRB_WIDTH - 1:0] s_axi_param_WSTRB;
input   s_axi_param_ARVALID;
output   s_axi_param_ARREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_ARADDR;
output   s_axi_param_RVALID;
input   s_axi_param_RREADY;
output  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_RDATA;
output  [1:0] s_axi_param_RRESP;
output   s_axi_param_BVALID;
input   s_axi_param_BREADY;
output  [1:0] s_axi_param_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [90:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] myRegion_data_ptr;
wire   [31:0] myRegion_fcoord_ptr;
wire   [31:0] my_ref_patch_with_border_ptr;
wire   [31:0] my_cur_px_estimate_ptr;
reg    my_converged_ap_vld;
wire   [31:0] n_iter;
wire   [31:0] my_inv_out;
wire   [31:0] my_debug_array_ptr;
reg   [7:0] pyr_region_fcoord_0_s;
reg   [7:0] pyr_region_fcoord_0_1;
reg   [31:0] cur_px_estimate_0_0;
reg   [31:0] cur_px_estimate_0_1;
reg   [11:0] pyr_region_data_0_address0;
reg    pyr_region_data_0_ce0;
reg    pyr_region_data_0_we0;
wire   [7:0] pyr_region_data_0_q0;
reg    pyr_region_data_0_ce1;
wire   [7:0] pyr_region_data_0_q1;
reg   [6:0] ref_patch_with_borde_15_address0;
reg    ref_patch_with_borde_15_ce0;
reg    ref_patch_with_borde_15_we0;
wire   [7:0] ref_patch_with_borde_15_q0;
reg   [6:0] ref_patch_with_borde_15_address1;
reg    ref_patch_with_borde_15_ce1;
wire   [7:0] ref_patch_with_borde_15_q1;
reg   [7:0] pyr_region_fcoord_1_s;
reg   [7:0] pyr_region_fcoord_1_1;
reg   [31:0] cur_px_estimate_1_0;
reg   [31:0] cur_px_estimate_1_1;
reg   [11:0] pyr_region_data_1_address0;
reg    pyr_region_data_1_ce0;
reg    pyr_region_data_1_we0;
wire   [7:0] pyr_region_data_1_q0;
reg    pyr_region_data_1_ce1;
wire   [7:0] pyr_region_data_1_q1;
reg   [6:0] ref_patch_with_borde_14_address0;
reg    ref_patch_with_borde_14_ce0;
reg    ref_patch_with_borde_14_we0;
wire   [7:0] ref_patch_with_borde_14_q0;
reg   [6:0] ref_patch_with_borde_14_address1;
reg    ref_patch_with_borde_14_ce1;
wire   [7:0] ref_patch_with_borde_14_q1;
reg   [7:0] pyr_region_fcoord_2_s;
reg   [7:0] pyr_region_fcoord_2_1;
reg   [31:0] cur_px_estimate_2_0;
reg   [31:0] cur_px_estimate_2_1;
reg   [11:0] pyr_region_data_2_address0;
reg    pyr_region_data_2_ce0;
reg    pyr_region_data_2_we0;
wire   [7:0] pyr_region_data_2_q0;
reg    pyr_region_data_2_ce1;
wire   [7:0] pyr_region_data_2_q1;
reg   [6:0] ref_patch_with_borde_7_address0;
reg    ref_patch_with_borde_7_ce0;
reg    ref_patch_with_borde_7_we0;
wire   [7:0] ref_patch_with_borde_7_q0;
reg   [6:0] ref_patch_with_borde_7_address1;
reg    ref_patch_with_borde_7_ce1;
wire   [7:0] ref_patch_with_borde_7_q1;
reg   [7:0] pyr_region_fcoord_3_s;
reg   [7:0] pyr_region_fcoord_3_1;
reg   [31:0] cur_px_estimate_3_0;
reg   [31:0] cur_px_estimate_3_1;
reg   [11:0] pyr_region_data_3_address0;
reg    pyr_region_data_3_ce0;
reg    pyr_region_data_3_we0;
wire   [7:0] pyr_region_data_3_q0;
reg    pyr_region_data_3_ce1;
wire   [7:0] pyr_region_data_3_q1;
reg   [6:0] ref_patch_with_borde_6_address0;
reg    ref_patch_with_borde_6_ce0;
reg    ref_patch_with_borde_6_we0;
wire   [7:0] ref_patch_with_borde_6_q0;
reg   [6:0] ref_patch_with_borde_6_address1;
reg    ref_patch_with_borde_6_ce1;
wire   [7:0] ref_patch_with_borde_6_q1;
reg   [7:0] pyr_region_fcoord_4_s;
reg   [7:0] pyr_region_fcoord_4_1;
reg   [31:0] cur_px_estimate_4_0;
reg   [31:0] cur_px_estimate_4_1;
reg   [11:0] pyr_region_data_4_address0;
reg    pyr_region_data_4_ce0;
reg    pyr_region_data_4_we0;
wire   [7:0] pyr_region_data_4_q0;
reg    pyr_region_data_4_ce1;
wire   [7:0] pyr_region_data_4_q1;
reg   [6:0] ref_patch_with_borde_5_address0;
reg    ref_patch_with_borde_5_ce0;
reg    ref_patch_with_borde_5_we0;
wire   [7:0] ref_patch_with_borde_5_q0;
reg   [6:0] ref_patch_with_borde_5_address1;
reg    ref_patch_with_borde_5_ce1;
wire   [7:0] ref_patch_with_borde_5_q1;
reg   [7:0] pyr_region_fcoord_5_s;
reg   [7:0] pyr_region_fcoord_5_1;
reg   [31:0] cur_px_estimate_5_0;
reg   [31:0] cur_px_estimate_5_1;
reg   [11:0] pyr_region_data_5_address0;
reg    pyr_region_data_5_ce0;
reg    pyr_region_data_5_we0;
wire   [7:0] pyr_region_data_5_q0;
reg    pyr_region_data_5_ce1;
wire   [7:0] pyr_region_data_5_q1;
reg   [6:0] ref_patch_with_borde_4_address0;
reg    ref_patch_with_borde_4_ce0;
reg    ref_patch_with_borde_4_we0;
wire   [7:0] ref_patch_with_borde_4_q0;
reg   [6:0] ref_patch_with_borde_4_address1;
reg    ref_patch_with_borde_4_ce1;
wire   [7:0] ref_patch_with_borde_4_q1;
reg   [7:0] pyr_region_fcoord_6_s;
reg   [7:0] pyr_region_fcoord_6_1;
reg   [31:0] cur_px_estimate_6_0;
reg   [31:0] cur_px_estimate_6_1;
reg   [11:0] pyr_region_data_6_address0;
reg    pyr_region_data_6_ce0;
reg    pyr_region_data_6_we0;
wire   [7:0] pyr_region_data_6_q0;
reg    pyr_region_data_6_ce1;
wire   [7:0] pyr_region_data_6_q1;
reg   [6:0] ref_patch_with_borde_3_address0;
reg    ref_patch_with_borde_3_ce0;
reg    ref_patch_with_borde_3_we0;
wire   [7:0] ref_patch_with_borde_3_q0;
reg   [6:0] ref_patch_with_borde_3_address1;
reg    ref_patch_with_borde_3_ce1;
wire   [7:0] ref_patch_with_borde_3_q1;
reg   [7:0] pyr_region_fcoord_7_s;
reg   [7:0] pyr_region_fcoord_7_1;
reg   [31:0] cur_px_estimate_7_0;
reg   [31:0] cur_px_estimate_7_1;
reg   [11:0] pyr_region_data_7_address0;
reg    pyr_region_data_7_ce0;
reg    pyr_region_data_7_we0;
wire   [7:0] pyr_region_data_7_q0;
reg    pyr_region_data_7_ce1;
wire   [7:0] pyr_region_data_7_q1;
reg   [6:0] ref_patch_with_borde_2_address0;
reg    ref_patch_with_borde_2_ce0;
reg    ref_patch_with_borde_2_we0;
wire   [7:0] ref_patch_with_borde_2_q0;
reg   [6:0] ref_patch_with_borde_2_address1;
reg    ref_patch_with_borde_2_ce1;
wire   [7:0] ref_patch_with_borde_2_q1;
reg   [7:0] pyr_region_fcoord_8_s;
reg   [7:0] pyr_region_fcoord_8_1;
reg   [31:0] cur_px_estimate_8_0;
reg   [31:0] cur_px_estimate_8_1;
reg   [11:0] pyr_region_data_8_address0;
reg    pyr_region_data_8_ce0;
reg    pyr_region_data_8_we0;
wire   [7:0] pyr_region_data_8_q0;
reg    pyr_region_data_8_ce1;
wire   [7:0] pyr_region_data_8_q1;
reg   [6:0] ref_patch_with_borde_1_address0;
reg    ref_patch_with_borde_1_ce0;
reg    ref_patch_with_borde_1_we0;
wire   [7:0] ref_patch_with_borde_1_q0;
reg   [6:0] ref_patch_with_borde_1_address1;
reg    ref_patch_with_borde_1_ce1;
wire   [7:0] ref_patch_with_borde_1_q1;
reg   [7:0] pyr_region_fcoord_9_s;
reg   [7:0] pyr_region_fcoord_9_1;
reg   [31:0] cur_px_estimate_9_0;
reg   [31:0] cur_px_estimate_9_1;
reg   [11:0] pyr_region_data_9_address0;
reg    pyr_region_data_9_ce0;
reg    pyr_region_data_9_we0;
wire   [7:0] pyr_region_data_9_q0;
reg    pyr_region_data_9_ce1;
wire   [7:0] pyr_region_data_9_q1;
reg   [6:0] ref_patch_with_borde_address0;
reg    ref_patch_with_borde_ce0;
reg    ref_patch_with_borde_we0;
wire   [7:0] ref_patch_with_borde_q0;
reg   [6:0] ref_patch_with_borde_address1;
reg    ref_patch_with_borde_ce1;
wire   [7:0] ref_patch_with_borde_q1;
reg   [7:0] pyr_region_fcoord_10;
reg   [7:0] pyr_region_fcoord_10_1;
reg   [31:0] cur_px_estimate_10_0;
reg   [31:0] cur_px_estimate_10_1;
reg   [11:0] pyr_region_data_10_address0;
reg    pyr_region_data_10_ce0;
reg    pyr_region_data_10_we0;
wire   [7:0] pyr_region_data_10_q0;
reg    pyr_region_data_10_ce1;
wire   [7:0] pyr_region_data_10_q1;
reg   [6:0] ref_patch_with_borde_13_address0;
reg    ref_patch_with_borde_13_ce0;
reg    ref_patch_with_borde_13_we0;
wire   [7:0] ref_patch_with_borde_13_q0;
reg   [6:0] ref_patch_with_borde_13_address1;
reg    ref_patch_with_borde_13_ce1;
wire   [7:0] ref_patch_with_borde_13_q1;
reg   [7:0] pyr_region_fcoord_11;
reg   [7:0] pyr_region_fcoord_11_1;
reg   [31:0] cur_px_estimate_11_0;
reg   [31:0] cur_px_estimate_11_1;
reg   [11:0] pyr_region_data_11_address0;
reg    pyr_region_data_11_ce0;
reg    pyr_region_data_11_we0;
wire   [7:0] pyr_region_data_11_q0;
reg    pyr_region_data_11_ce1;
wire   [7:0] pyr_region_data_11_q1;
reg   [6:0] ref_patch_with_borde_12_address0;
reg    ref_patch_with_borde_12_ce0;
reg    ref_patch_with_borde_12_we0;
wire   [7:0] ref_patch_with_borde_12_q0;
reg   [6:0] ref_patch_with_borde_12_address1;
reg    ref_patch_with_borde_12_ce1;
wire   [7:0] ref_patch_with_borde_12_q1;
reg   [7:0] pyr_region_fcoord_12;
reg   [7:0] pyr_region_fcoord_12_1;
reg   [31:0] cur_px_estimate_12_0;
reg   [31:0] cur_px_estimate_12_1;
reg   [11:0] pyr_region_data_12_address0;
reg    pyr_region_data_12_ce0;
reg    pyr_region_data_12_we0;
wire   [7:0] pyr_region_data_12_q0;
reg    pyr_region_data_12_ce1;
wire   [7:0] pyr_region_data_12_q1;
reg   [6:0] ref_patch_with_borde_11_address0;
reg    ref_patch_with_borde_11_ce0;
reg    ref_patch_with_borde_11_we0;
wire   [7:0] ref_patch_with_borde_11_q0;
reg   [6:0] ref_patch_with_borde_11_address1;
reg    ref_patch_with_borde_11_ce1;
wire   [7:0] ref_patch_with_borde_11_q1;
reg   [7:0] pyr_region_fcoord_13;
reg   [7:0] pyr_region_fcoord_13_1;
reg   [31:0] cur_px_estimate_13_0;
reg   [31:0] cur_px_estimate_13_1;
reg   [11:0] pyr_region_data_13_address0;
reg    pyr_region_data_13_ce0;
reg    pyr_region_data_13_we0;
wire   [7:0] pyr_region_data_13_q0;
reg    pyr_region_data_13_ce1;
wire   [7:0] pyr_region_data_13_q1;
reg   [6:0] ref_patch_with_borde_10_address0;
reg    ref_patch_with_borde_10_ce0;
reg    ref_patch_with_borde_10_we0;
wire   [7:0] ref_patch_with_borde_10_q0;
reg   [6:0] ref_patch_with_borde_10_address1;
reg    ref_patch_with_borde_10_ce1;
wire   [7:0] ref_patch_with_borde_10_q1;
reg   [7:0] pyr_region_fcoord_14;
reg   [7:0] pyr_region_fcoord_14_1;
reg   [31:0] cur_px_estimate_14_0;
reg   [31:0] cur_px_estimate_14_1;
reg   [11:0] pyr_region_data_14_address0;
reg    pyr_region_data_14_ce0;
reg    pyr_region_data_14_we0;
wire   [7:0] pyr_region_data_14_q0;
reg    pyr_region_data_14_ce1;
wire   [7:0] pyr_region_data_14_q1;
reg   [6:0] ref_patch_with_borde_9_address0;
reg    ref_patch_with_borde_9_ce0;
reg    ref_patch_with_borde_9_we0;
wire   [7:0] ref_patch_with_borde_9_q0;
reg   [6:0] ref_patch_with_borde_9_address1;
reg    ref_patch_with_borde_9_ce1;
wire   [7:0] ref_patch_with_borde_9_q1;
reg   [7:0] pyr_region_fcoord_15;
reg   [7:0] pyr_region_fcoord_15_1;
reg   [31:0] cur_px_estimate_15_0;
reg   [31:0] cur_px_estimate_15_1;
reg   [11:0] pyr_region_data_15_address0;
reg    pyr_region_data_15_ce0;
reg    pyr_region_data_15_we0;
wire   [7:0] pyr_region_data_15_q0;
reg    pyr_region_data_15_ce1;
wire   [7:0] pyr_region_data_15_q1;
reg   [6:0] ref_patch_with_borde_8_address0;
reg    ref_patch_with_borde_8_ce0;
reg    ref_patch_with_borde_8_we0;
wire   [7:0] ref_patch_with_borde_8_q0;
reg   [6:0] ref_patch_with_borde_8_address1;
reg    ref_patch_with_borde_8_ce1;
wire   [7:0] ref_patch_with_borde_8_q1;
reg    my_region_data_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    my_region_data_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    my_region_fcoord_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    my_region_fcoord_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    my_patches_blk_n_AR;
wire    ap_CS_fsm_state21;
reg    my_patches_blk_n_R;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond3_reg_41360;
reg    my_pos_blk_n_AR;
wire    ap_CS_fsm_state31;
reg    my_pos_blk_n_R;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg    my_pos_blk_n_AW;
wire    ap_CS_fsm_state282;
reg    my_pos_blk_n_W;
reg    ap_enable_reg_pp5_iter2;
wire    ap_block_pp5_stage0;
reg   [0:0] exitcond6_reg_67485;
reg   [0:0] exitcond6_reg_67485_pp5_iter1_reg;
reg    my_pos_blk_n_B;
wire    ap_CS_fsm_state292;
wire    my_region_data_AWREADY;
wire    my_region_data_WREADY;
reg    my_region_data_ARVALID;
wire    my_region_data_ARREADY;
wire    my_region_data_RVALID;
reg    my_region_data_RREADY;
wire   [7:0] my_region_data_RDATA;
wire    my_region_data_RLAST;
wire   [0:0] my_region_data_RID;
wire   [0:0] my_region_data_RUSER;
wire   [1:0] my_region_data_RRESP;
wire    my_region_data_BVALID;
wire   [1:0] my_region_data_BRESP;
wire   [0:0] my_region_data_BID;
wire   [0:0] my_region_data_BUSER;
wire    my_region_fcoord_AWREADY;
wire    my_region_fcoord_WREADY;
reg    my_region_fcoord_ARVALID;
wire    my_region_fcoord_ARREADY;
wire    my_region_fcoord_RVALID;
reg    my_region_fcoord_RREADY;
wire   [7:0] my_region_fcoord_RDATA;
wire    my_region_fcoord_RLAST;
wire   [0:0] my_region_fcoord_RID;
wire   [0:0] my_region_fcoord_RUSER;
wire   [1:0] my_region_fcoord_RRESP;
wire    my_region_fcoord_BVALID;
wire   [1:0] my_region_fcoord_BRESP;
wire   [0:0] my_region_fcoord_BID;
wire   [0:0] my_region_fcoord_BUSER;
wire    my_patches_AWREADY;
wire    my_patches_WREADY;
reg    my_patches_ARVALID;
wire    my_patches_ARREADY;
wire    my_patches_RVALID;
reg    my_patches_RREADY;
wire   [7:0] my_patches_RDATA;
wire    my_patches_RLAST;
wire   [0:0] my_patches_RID;
wire   [0:0] my_patches_RUSER;
wire   [1:0] my_patches_RRESP;
wire    my_patches_BVALID;
wire   [1:0] my_patches_BRESP;
wire   [0:0] my_patches_BID;
wire   [0:0] my_patches_BUSER;
reg    my_pos_AWVALID;
wire    my_pos_AWREADY;
reg    my_pos_WVALID;
wire    my_pos_WREADY;
reg    my_pos_ARVALID;
wire    my_pos_ARREADY;
wire    my_pos_RVALID;
reg    my_pos_RREADY;
wire   [31:0] my_pos_RDATA;
wire    my_pos_RLAST;
wire   [0:0] my_pos_RID;
wire   [0:0] my_pos_RUSER;
wire   [1:0] my_pos_RRESP;
wire    my_pos_BVALID;
reg    my_pos_BREADY;
wire   [1:0] my_pos_BRESP;
wire   [0:0] my_pos_BID;
wire   [0:0] my_pos_BUSER;
reg   [16:0] indvar_reg_14444;
reg   [5:0] indvar1_reg_14455;
reg   [10:0] indvar3_reg_14466;
reg   [22:0] phi_mul_reg_14477;
reg   [10:0] phi_urem_reg_14488;
reg   [5:0] indvar6_reg_14500;
reg   [4:0] k_reg_14511;
reg   [5:0] indvar8_reg_14522;
wire   [7:0] grp_fu_17017_p18;
reg   [7:0] reg_17091;
wire    ap_CS_fsm_pp4_stage1;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state43_pp4_stage1_iter0;
wire    ap_block_state91_pp4_stage1_iter1;
wire    ap_block_state139_pp4_stage1_iter2;
wire    ap_block_state187_pp4_stage1_iter3;
wire    ap_block_state235_pp4_stage1_iter4;
wire    ap_block_pp4_stage1_11001;
reg   [0:0] exitcond1_reg_54608;
wire    ap_CS_fsm_pp4_stage2;
wire    ap_block_state44_pp4_stage2_iter0;
wire    ap_block_state92_pp4_stage2_iter1;
wire    ap_block_state140_pp4_stage2_iter2;
wire    ap_block_state188_pp4_stage2_iter3;
wire    ap_block_state236_pp4_stage2_iter4;
wire    ap_block_pp4_stage2_11001;
wire    ap_CS_fsm_pp4_stage3;
wire    ap_block_state45_pp4_stage3_iter0;
wire    ap_block_state93_pp4_stage3_iter1;
wire    ap_block_state141_pp4_stage3_iter2;
wire    ap_block_state189_pp4_stage3_iter3;
wire    ap_block_state237_pp4_stage3_iter4;
wire    ap_block_pp4_stage3_11001;
wire    ap_CS_fsm_pp4_stage4;
wire    ap_block_state46_pp4_stage4_iter0;
wire    ap_block_state94_pp4_stage4_iter1;
wire    ap_block_state142_pp4_stage4_iter2;
wire    ap_block_state190_pp4_stage4_iter3;
wire    ap_block_state238_pp4_stage4_iter4;
wire    ap_block_pp4_stage4_11001;
wire    ap_CS_fsm_pp4_stage5;
wire    ap_block_state47_pp4_stage5_iter0;
wire    ap_block_state95_pp4_stage5_iter1;
wire    ap_block_state143_pp4_stage5_iter2;
wire    ap_block_state191_pp4_stage5_iter3;
wire    ap_block_state239_pp4_stage5_iter4;
wire    ap_block_pp4_stage5_11001;
wire    ap_CS_fsm_pp4_stage6;
wire    ap_block_state48_pp4_stage6_iter0;
wire    ap_block_state96_pp4_stage6_iter1;
wire    ap_block_state144_pp4_stage6_iter2;
wire    ap_block_state192_pp4_stage6_iter3;
wire    ap_block_state240_pp4_stage6_iter4;
wire    ap_block_pp4_stage6_11001;
wire    ap_CS_fsm_pp4_stage7;
wire    ap_block_state49_pp4_stage7_iter0;
wire    ap_block_state97_pp4_stage7_iter1;
wire    ap_block_state145_pp4_stage7_iter2;
wire    ap_block_state193_pp4_stage7_iter3;
wire    ap_block_state241_pp4_stage7_iter4;
wire    ap_block_pp4_stage7_11001;
wire    ap_CS_fsm_pp4_stage8;
wire    ap_block_state50_pp4_stage8_iter0;
wire    ap_block_state98_pp4_stage8_iter1;
wire    ap_block_state146_pp4_stage8_iter2;
wire    ap_block_state194_pp4_stage8_iter3;
wire    ap_block_state242_pp4_stage8_iter4;
wire    ap_block_pp4_stage8_11001;
wire    ap_CS_fsm_pp4_stage9;
wire    ap_block_state51_pp4_stage9_iter0;
wire    ap_block_state99_pp4_stage9_iter1;
wire    ap_block_state147_pp4_stage9_iter2;
wire    ap_block_state195_pp4_stage9_iter3;
wire    ap_block_state243_pp4_stage9_iter4;
wire    ap_block_pp4_stage9_11001;
wire    ap_CS_fsm_pp4_stage10;
wire    ap_block_state52_pp4_stage10_iter0;
wire    ap_block_state100_pp4_stage10_iter1;
wire    ap_block_state148_pp4_stage10_iter2;
wire    ap_block_state196_pp4_stage10_iter3;
wire    ap_block_state244_pp4_stage10_iter4;
wire    ap_block_pp4_stage10_11001;
wire    ap_CS_fsm_pp4_stage11;
wire    ap_block_state53_pp4_stage11_iter0;
wire    ap_block_state101_pp4_stage11_iter1;
wire    ap_block_state149_pp4_stage11_iter2;
wire    ap_block_state197_pp4_stage11_iter3;
wire    ap_block_state245_pp4_stage11_iter4;
wire    ap_block_pp4_stage11_11001;
wire    ap_CS_fsm_pp4_stage12;
wire    ap_block_state54_pp4_stage12_iter0;
wire    ap_block_state102_pp4_stage12_iter1;
wire    ap_block_state150_pp4_stage12_iter2;
wire    ap_block_state198_pp4_stage12_iter3;
wire    ap_block_state246_pp4_stage12_iter4;
wire    ap_block_pp4_stage12_11001;
wire    ap_CS_fsm_pp4_stage13;
wire    ap_block_state55_pp4_stage13_iter0;
wire    ap_block_state103_pp4_stage13_iter1;
wire    ap_block_state151_pp4_stage13_iter2;
wire    ap_block_state199_pp4_stage13_iter3;
wire    ap_block_state247_pp4_stage13_iter4;
wire    ap_block_pp4_stage13_11001;
wire    ap_CS_fsm_pp4_stage14;
wire    ap_block_state56_pp4_stage14_iter0;
wire    ap_block_state104_pp4_stage14_iter1;
wire    ap_block_state152_pp4_stage14_iter2;
wire    ap_block_state200_pp4_stage14_iter3;
wire    ap_block_state248_pp4_stage14_iter4;
wire    ap_block_pp4_stage14_11001;
wire    ap_CS_fsm_pp4_stage15;
wire    ap_block_state57_pp4_stage15_iter0;
wire    ap_block_state105_pp4_stage15_iter1;
wire    ap_block_state153_pp4_stage15_iter2;
wire    ap_block_state201_pp4_stage15_iter3;
wire    ap_block_state249_pp4_stage15_iter4;
wire    ap_block_pp4_stage15_11001;
wire    ap_CS_fsm_pp4_stage16;
wire    ap_block_state58_pp4_stage16_iter0;
wire    ap_block_state106_pp4_stage16_iter1;
wire    ap_block_state154_pp4_stage16_iter2;
wire    ap_block_state202_pp4_stage16_iter3;
wire    ap_block_state250_pp4_stage16_iter4;
wire    ap_block_pp4_stage16_11001;
wire    ap_CS_fsm_pp4_stage17;
wire    ap_block_state59_pp4_stage17_iter0;
wire    ap_block_state107_pp4_stage17_iter1;
wire    ap_block_state155_pp4_stage17_iter2;
wire    ap_block_state203_pp4_stage17_iter3;
wire    ap_block_state251_pp4_stage17_iter4;
wire    ap_block_pp4_stage17_11001;
wire    ap_CS_fsm_pp4_stage18;
wire    ap_block_state60_pp4_stage18_iter0;
wire    ap_block_state108_pp4_stage18_iter1;
wire    ap_block_state156_pp4_stage18_iter2;
wire    ap_block_state204_pp4_stage18_iter3;
wire    ap_block_state252_pp4_stage18_iter4;
wire    ap_block_pp4_stage18_11001;
wire    ap_CS_fsm_pp4_stage19;
wire    ap_block_state61_pp4_stage19_iter0;
wire    ap_block_state109_pp4_stage19_iter1;
wire    ap_block_state157_pp4_stage19_iter2;
wire    ap_block_state205_pp4_stage19_iter3;
wire    ap_block_state253_pp4_stage19_iter4;
wire    ap_block_pp4_stage19_11001;
wire    ap_CS_fsm_pp4_stage20;
wire    ap_block_state62_pp4_stage20_iter0;
wire    ap_block_state110_pp4_stage20_iter1;
wire    ap_block_state158_pp4_stage20_iter2;
wire    ap_block_state206_pp4_stage20_iter3;
wire    ap_block_state254_pp4_stage20_iter4;
wire    ap_block_pp4_stage20_11001;
wire    ap_CS_fsm_pp4_stage21;
wire    ap_block_state63_pp4_stage21_iter0;
wire    ap_block_state111_pp4_stage21_iter1;
wire    ap_block_state159_pp4_stage21_iter2;
wire    ap_block_state207_pp4_stage21_iter3;
wire    ap_block_state255_pp4_stage21_iter4;
wire    ap_block_pp4_stage21_11001;
wire    ap_CS_fsm_pp4_stage22;
wire    ap_block_state64_pp4_stage22_iter0;
wire    ap_block_state112_pp4_stage22_iter1;
wire    ap_block_state160_pp4_stage22_iter2;
wire    ap_block_state208_pp4_stage22_iter3;
wire    ap_block_state256_pp4_stage22_iter4;
wire    ap_block_pp4_stage22_11001;
wire    ap_CS_fsm_pp4_stage23;
wire    ap_block_state65_pp4_stage23_iter0;
wire    ap_block_state113_pp4_stage23_iter1;
wire    ap_block_state161_pp4_stage23_iter2;
wire    ap_block_state209_pp4_stage23_iter3;
wire    ap_block_state257_pp4_stage23_iter4;
wire    ap_block_pp4_stage23_11001;
wire    ap_CS_fsm_pp4_stage24;
wire    ap_block_state66_pp4_stage24_iter0;
wire    ap_block_state114_pp4_stage24_iter1;
wire    ap_block_state162_pp4_stage24_iter2;
wire    ap_block_state210_pp4_stage24_iter3;
wire    ap_block_state258_pp4_stage24_iter4;
wire    ap_block_pp4_stage24_11001;
wire    ap_CS_fsm_pp4_stage25;
wire    ap_block_state67_pp4_stage25_iter0;
wire    ap_block_state115_pp4_stage25_iter1;
wire    ap_block_state163_pp4_stage25_iter2;
wire    ap_block_state211_pp4_stage25_iter3;
wire    ap_block_state259_pp4_stage25_iter4;
wire    ap_block_pp4_stage25_11001;
wire    ap_CS_fsm_pp4_stage26;
wire    ap_block_state68_pp4_stage26_iter0;
wire    ap_block_state116_pp4_stage26_iter1;
wire    ap_block_state164_pp4_stage26_iter2;
wire    ap_block_state212_pp4_stage26_iter3;
wire    ap_block_state260_pp4_stage26_iter4;
wire    ap_block_pp4_stage26_11001;
wire    ap_CS_fsm_pp4_stage27;
wire    ap_block_state69_pp4_stage27_iter0;
wire    ap_block_state117_pp4_stage27_iter1;
wire    ap_block_state165_pp4_stage27_iter2;
wire    ap_block_state213_pp4_stage27_iter3;
wire    ap_block_state261_pp4_stage27_iter4;
wire    ap_block_pp4_stage27_11001;
wire    ap_CS_fsm_pp4_stage28;
wire    ap_block_state70_pp4_stage28_iter0;
wire    ap_block_state118_pp4_stage28_iter1;
wire    ap_block_state166_pp4_stage28_iter2;
wire    ap_block_state214_pp4_stage28_iter3;
wire    ap_block_state262_pp4_stage28_iter4;
wire    ap_block_pp4_stage28_11001;
wire    ap_CS_fsm_pp4_stage29;
wire    ap_block_state71_pp4_stage29_iter0;
wire    ap_block_state119_pp4_stage29_iter1;
wire    ap_block_state167_pp4_stage29_iter2;
wire    ap_block_state215_pp4_stage29_iter3;
wire    ap_block_state263_pp4_stage29_iter4;
wire    ap_block_pp4_stage29_11001;
wire    ap_CS_fsm_pp4_stage30;
wire    ap_block_state72_pp4_stage30_iter0;
wire    ap_block_state120_pp4_stage30_iter1;
wire    ap_block_state168_pp4_stage30_iter2;
wire    ap_block_state216_pp4_stage30_iter3;
wire    ap_block_state264_pp4_stage30_iter4;
wire    ap_block_pp4_stage30_11001;
wire    ap_CS_fsm_pp4_stage31;
wire    ap_block_state73_pp4_stage31_iter0;
wire    ap_block_state121_pp4_stage31_iter1;
wire    ap_block_state169_pp4_stage31_iter2;
wire    ap_block_state217_pp4_stage31_iter3;
wire    ap_block_state265_pp4_stage31_iter4;
wire    ap_block_pp4_stage31_11001;
wire    ap_CS_fsm_pp4_stage32;
wire    ap_block_state74_pp4_stage32_iter0;
wire    ap_block_state122_pp4_stage32_iter1;
wire    ap_block_state170_pp4_stage32_iter2;
wire    ap_block_state218_pp4_stage32_iter3;
wire    ap_block_state266_pp4_stage32_iter4;
wire    ap_block_pp4_stage32_11001;
wire    ap_CS_fsm_pp4_stage33;
wire    ap_block_state75_pp4_stage33_iter0;
wire    ap_block_state123_pp4_stage33_iter1;
wire    ap_block_state171_pp4_stage33_iter2;
wire    ap_block_state219_pp4_stage33_iter3;
wire    ap_block_state267_pp4_stage33_iter4;
wire    ap_block_pp4_stage33_11001;
wire    ap_CS_fsm_pp4_stage34;
wire    ap_block_state76_pp4_stage34_iter0;
wire    ap_block_state124_pp4_stage34_iter1;
wire    ap_block_state172_pp4_stage34_iter2;
wire    ap_block_state220_pp4_stage34_iter3;
wire    ap_block_state268_pp4_stage34_iter4;
wire    ap_block_pp4_stage34_11001;
wire    ap_CS_fsm_pp4_stage35;
wire    ap_block_state77_pp4_stage35_iter0;
wire    ap_block_state125_pp4_stage35_iter1;
wire    ap_block_state173_pp4_stage35_iter2;
wire    ap_block_state221_pp4_stage35_iter3;
wire    ap_block_state269_pp4_stage35_iter4;
wire    ap_block_pp4_stage35_11001;
wire    ap_CS_fsm_pp4_stage36;
wire    ap_block_state78_pp4_stage36_iter0;
wire    ap_block_state126_pp4_stage36_iter1;
wire    ap_block_state174_pp4_stage36_iter2;
wire    ap_block_state222_pp4_stage36_iter3;
wire    ap_block_state270_pp4_stage36_iter4;
wire    ap_block_pp4_stage36_11001;
wire    ap_CS_fsm_pp4_stage37;
wire    ap_block_state79_pp4_stage37_iter0;
wire    ap_block_state127_pp4_stage37_iter1;
wire    ap_block_state175_pp4_stage37_iter2;
wire    ap_block_state223_pp4_stage37_iter3;
wire    ap_block_state271_pp4_stage37_iter4;
wire    ap_block_pp4_stage37_11001;
wire    ap_CS_fsm_pp4_stage39;
wire    ap_block_state81_pp4_stage39_iter0;
wire    ap_block_state129_pp4_stage39_iter1;
wire    ap_block_state177_pp4_stage39_iter2;
wire    ap_block_state225_pp4_stage39_iter3;
wire    ap_block_state273_pp4_stage39_iter4;
wire    ap_block_pp4_stage39_11001;
wire    ap_CS_fsm_pp4_stage40;
wire    ap_block_state82_pp4_stage40_iter0;
wire    ap_block_state130_pp4_stage40_iter1;
wire    ap_block_state178_pp4_stage40_iter2;
wire    ap_block_state226_pp4_stage40_iter3;
wire    ap_block_state274_pp4_stage40_iter4;
wire    ap_block_pp4_stage40_11001;
wire    ap_CS_fsm_pp4_stage41;
wire    ap_block_state83_pp4_stage41_iter0;
wire    ap_block_state131_pp4_stage41_iter1;
wire    ap_block_state179_pp4_stage41_iter2;
wire    ap_block_state227_pp4_stage41_iter3;
wire    ap_block_state275_pp4_stage41_iter4;
wire    ap_block_pp4_stage41_11001;
wire    ap_CS_fsm_pp4_stage43;
wire    ap_block_state85_pp4_stage43_iter0;
wire    ap_block_state133_pp4_stage43_iter1;
wire    ap_block_state181_pp4_stage43_iter2;
wire    ap_block_state229_pp4_stage43_iter3;
wire    ap_block_state277_pp4_stage43_iter4;
wire    ap_block_pp4_stage43_11001;
wire   [7:0] grp_fu_17054_p18;
reg   [7:0] reg_17095;
wire    ap_CS_fsm_pp4_stage38;
wire    ap_block_state80_pp4_stage38_iter0;
wire    ap_block_state128_pp4_stage38_iter1;
wire    ap_block_state176_pp4_stage38_iter2;
wire    ap_block_state224_pp4_stage38_iter3;
wire    ap_block_state272_pp4_stage38_iter4;
wire    ap_block_pp4_stage38_11001;
wire    ap_CS_fsm_pp4_stage42;
wire    ap_block_state84_pp4_stage42_iter0;
wire    ap_block_state132_pp4_stage42_iter1;
wire    ap_block_state180_pp4_stage42_iter2;
wire    ap_block_state228_pp4_stage42_iter3;
wire    ap_block_state276_pp4_stage42_iter4;
wire    ap_block_pp4_stage42_11001;
wire    ap_CS_fsm_pp4_stage44;
wire    ap_block_state86_pp4_stage44_iter0;
wire    ap_block_state134_pp4_stage44_iter1;
wire    ap_block_state182_pp4_stage44_iter2;
wire    ap_block_state230_pp4_stage44_iter3;
wire    ap_block_state278_pp4_stage44_iter4;
wire    ap_block_pp4_stage44_11001;
wire   [31:0] grp_fu_17008_p1;
reg   [31:0] reg_17099;
reg   [31:0] reg_17113;
wire    ap_CS_fsm_pp4_stage46;
wire    ap_block_state88_pp4_stage46_iter0;
wire    ap_block_state136_pp4_stage46_iter1;
wire    ap_block_state184_pp4_stage46_iter2;
wire    ap_block_state232_pp4_stage46_iter3;
wire    ap_block_state280_pp4_stage46_iter4;
wire    ap_block_pp4_stage46_11001;
reg   [31:0] reg_17127;
wire    ap_CS_fsm_pp4_stage47;
wire    ap_block_state89_pp4_stage47_iter0;
wire    ap_block_state137_pp4_stage47_iter1;
wire    ap_block_state185_pp4_stage47_iter2;
wire    ap_block_state233_pp4_stage47_iter3;
wire    ap_block_state281_pp4_stage47_iter4;
wire    ap_block_pp4_stage47_11001;
reg   [31:0] reg_17141;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_state42_pp4_stage0_iter0;
wire    ap_block_state90_pp4_stage0_iter1;
wire    ap_block_state138_pp4_stage0_iter2;
wire    ap_block_state186_pp4_stage0_iter3;
wire    ap_block_state234_pp4_stage0_iter4;
wire    ap_block_pp4_stage0_11001;
wire   [31:0] grp_fu_16977_p2;
reg   [31:0] reg_17155;
reg   [31:0] reg_17163;
wire   [31:0] grp_fu_17011_p1;
reg   [31:0] reg_17177;
reg   [31:0] reg_17192;
wire   [31:0] grp_fu_16981_p2;
reg   [31:0] reg_17201;
reg   [31:0] reg_17210;
reg   [31:0] reg_17222;
reg   [31:0] reg_17236;
reg   [31:0] reg_17245;
wire    ap_CS_fsm_pp4_stage45;
wire    ap_block_state87_pp4_stage45_iter0;
wire    ap_block_state135_pp4_stage45_iter1;
wire    ap_block_state183_pp4_stage45_iter2;
wire    ap_block_state231_pp4_stage45_iter3;
wire    ap_block_state279_pp4_stage45_iter4;
wire    ap_block_pp4_stage45_11001;
reg   [31:0] reg_17257;
reg   [31:0] reg_17270;
reg   [31:0] reg_17278;
reg   [31:0] reg_17287;
reg   [31:0] reg_17297;
reg   [31:0] reg_17313;
reg   [31:0] reg_17321;
reg   [31:0] reg_17331;
reg   [31:0] reg_17346;
reg   [31:0] reg_17355;
reg   [31:0] reg_17363;
wire   [31:0] grp_fu_16985_p2;
reg   [31:0] reg_17371;
reg   [31:0] reg_17379;
wire   [31:0] grp_fu_16949_p2;
reg   [31:0] reg_17391;
reg   [31:0] reg_17398;
reg   [31:0] reg_17406;
reg   [31:0] reg_17415;
reg   [31:0] reg_17423;
reg   [31:0] reg_17437;
reg   [31:0] reg_17445;
reg   [31:0] reg_17452;
reg   [31:0] reg_17466;
reg   [31:0] reg_17475;
reg   [31:0] reg_17481;
reg   [31:0] reg_17489;
reg   [31:0] reg_17498;
reg   [31:0] reg_17505;
reg   [31:0] reg_17514;
reg   [31:0] reg_17523;
wire   [31:0] grp_fu_16953_p2;
reg   [31:0] reg_17529;
wire   [31:0] grp_fu_17014_p1;
reg   [31:0] reg_17537;
reg   [31:0] reg_17552;
reg   [31:0] reg_17560;
wire   [31:0] grp_fu_16957_p2;
reg   [31:0] reg_17567;
reg   [31:0] reg_17575;
reg   [31:0] reg_17583;
reg   [31:0] reg_17595;
reg   [31:0] reg_17602;
reg   [31:0] reg_17608;
reg   [31:0] reg_17620;
reg   [31:0] reg_17629;
reg   [31:0] reg_17638;
reg   [31:0] reg_17645;
reg   [31:0] reg_17658;
reg   [31:0] reg_17666;
reg   [31:0] reg_17674;
wire   [31:0] grp_fu_16989_p2;
reg   [31:0] reg_17683;
wire   [31:0] grp_fu_16993_p2;
reg   [31:0] reg_17692;
reg    ap_enable_reg_pp4_iter3;
reg   [31:0] reg_17699;
reg   [31:0] reg_17711;
reg   [31:0] reg_17720;
reg   [31:0] reg_17727;
reg   [31:0] reg_17734;
reg   [31:0] reg_17742;
reg   [31:0] reg_17753;
reg   [31:0] reg_17762;
reg   [31:0] reg_17770;
reg   [31:0] reg_17776;
reg   [31:0] reg_17785;
reg   [31:0] reg_17791;
reg   [31:0] reg_17802;
wire   [31:0] grp_fu_16961_p2;
reg   [31:0] reg_17808;
reg   [31:0] reg_17816;
reg   [31:0] reg_17824;
reg   [31:0] reg_17837;
reg   [31:0] reg_17844;
reg   [31:0] reg_17852;
reg   [31:0] reg_17858;
reg   [31:0] reg_17867;
reg   [31:0] reg_17875;
reg   [31:0] reg_17882;
reg   [31:0] reg_17888;
reg   [31:0] reg_17896;
reg   [31:0] reg_17904;
wire   [31:0] grp_fu_16965_p2;
reg   [31:0] reg_17911;
reg   [31:0] reg_17918;
reg   [31:0] reg_17925;
reg   [31:0] reg_17932;
reg   [31:0] reg_17938;
reg   [31:0] reg_17944;
reg   [31:0] reg_17950;
reg   [31:0] reg_17957;
reg   [31:0] reg_17964;
reg    ap_enable_reg_pp4_iter2;
reg   [31:0] reg_17972;
reg   [31:0] reg_17979;
reg   [31:0] reg_17988;
reg   [31:0] reg_17996;
reg   [31:0] reg_18004;
reg   [31:0] reg_18011;
reg   [31:0] reg_18018;
reg   [31:0] reg_18024;
reg   [31:0] reg_18033;
reg   [31:0] reg_18040;
reg   [31:0] reg_18048;
reg   [31:0] reg_18056;
wire   [31:0] grp_fu_16969_p2;
reg   [31:0] reg_18065;
wire   [31:0] grp_fu_16973_p2;
reg   [31:0] reg_18073;
reg   [31:0] reg_18080;
reg   [7:0] reg_18087;
reg   [31:0] reg_18091;
reg   [31:0] reg_18097;
reg   [31:0] reg_18104;
reg   [31:0] reg_18111;
reg   [31:0] reg_18117;
reg   [31:0] reg_18123;
reg   [31:0] reg_18130;
reg   [31:0] reg_18137;
reg   [31:0] reg_18144;
reg   [31:0] reg_18151;
reg   [31:0] reg_18159;
reg   [31:0] reg_18166;
reg   [31:0] reg_18174;
reg   [31:0] reg_18182;
reg   [31:0] reg_18190;
reg   [31:0] reg_18198;
reg   [31:0] reg_18205;
reg   [31:0] reg_18213;
reg   [31:0] reg_18219;
reg   [31:0] reg_18226;
reg   [31:0] reg_18232;
reg   [31:0] reg_18238;
reg   [31:0] reg_18245;
reg   [31:0] reg_18251;
reg   [31:0] reg_18258;
reg   [31:0] reg_18264;
reg    ap_enable_reg_pp4_iter4;
reg   [31:0] reg_18271;
reg   [31:0] reg_18277;
reg   [31:0] reg_18283;
reg   [31:0] reg_18289;
reg   [31:0] reg_18295;
reg   [29:0] my_cur_px_estimate_p_reg_41275;
reg   [31:0] my_patches_addr_reg_41280;
reg   [31:0] my_region_fcoord_add_reg_41286;
reg   [31:0] my_region_data_addr_reg_41292;
reg   [31:0] my_pos_addr_reg_41298;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond4_fu_18350_p2;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [16:0] indvar_next_fu_18356_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] tmp_291_fu_18362_p1;
reg   [11:0] tmp_291_reg_41314;
reg   [11:0] tmp_291_reg_41314_pp0_iter1_reg;
reg   [3:0] p_t_reg_41319;
reg   [3:0] p_t_reg_41319_pp0_iter1_reg;
reg   [7:0] my_region_data_addr_1_reg_41323;
wire   [0:0] exitcond2_fu_18395_p2;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [5:0] indvar_next1_fu_18401_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [3:0] p_t1_reg_41352;
wire   [0:0] tmp_292_fu_18417_p1;
reg   [0:0] tmp_292_reg_41356;
wire   [0:0] exitcond3_fu_18613_p2;
wire    ap_block_state28_pp2_stage0_iter0;
reg    ap_block_state29_pp2_stage0_iter1;
wire    ap_block_state30_pp2_stage0_iter2;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond3_reg_41360_pp2_iter1_reg;
wire   [10:0] indvar_next2_fu_18619_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [22:0] next_mul_fu_18625_p2;
reg   [3:0] div_t_reg_41374;
reg   [3:0] div_t_reg_41374_pp2_iter1_reg;
reg   [7:0] my_patches_addr_read_reg_41378;
wire   [10:0] idx_urem_fu_18673_p3;
reg    ap_enable_reg_pp2_iter2;
wire   [0:0] exitcond5_fu_18681_p2;
wire    ap_block_state38_pp3_stage0_iter0;
reg    ap_block_state39_pp3_stage0_iter1;
wire    ap_block_state40_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [5:0] indvar_next3_fu_18687_p2;
reg    ap_enable_reg_pp3_iter0;
reg   [3:0] p_t2_reg_41412;
reg   [3:0] p_t2_reg_41412_pp3_iter1_reg;
wire   [0:0] tmp_293_fu_18703_p1;
reg   [0:0] tmp_293_reg_41416;
reg   [0:0] tmp_293_reg_41416_pp3_iter1_reg;
reg   [31:0] my_pos_addr_read_reg_41420;
wire   [0:0] exitcond1_fu_18867_p2;
wire   [4:0] k_1_fu_18873_p2;
reg   [4:0] k_1_reg_54612;
wire   [3:0] tmp_295_fu_18879_p1;
reg   [3:0] tmp_295_reg_54617;
reg   [3:0] tmp_295_reg_54617_pp4_iter1_reg;
reg   [3:0] tmp_295_reg_54617_pp4_iter2_reg;
reg   [3:0] tmp_295_reg_54617_pp4_iter3_reg;
reg   [3:0] tmp_295_reg_54617_pp4_iter4_reg;
wire   [8:0] tmp_164_cast_fu_18883_p1;
reg   [8:0] tmp_164_cast_reg_54623;
wire  signed [31:0] ref_patch_dx_0_01_fu_18897_p1;
wire   [8:0] tmp_175_cast_fu_18902_p1;
reg   [8:0] tmp_175_cast_reg_54634;
wire  signed [31:0] ref_patch_dy_0_01_fu_18916_p1;
wire   [8:0] tmp_185_1_cast_fu_18921_p1;
reg   [8:0] tmp_185_1_cast_reg_54645;
wire   [8:0] tmp_189_1_cast_fu_18925_p1;
reg   [8:0] tmp_189_1_cast_reg_54651;
wire  signed [31:0] ref_patch_dx_0_11_fu_18935_p1;
wire   [8:0] tmp_196_1_cast_fu_18940_p1;
reg   [8:0] tmp_196_1_cast_reg_54661;
wire  signed [31:0] ref_patch_dy_0_11_fu_18954_p1;
wire   [8:0] tmp_185_2_cast_fu_18959_p1;
reg   [8:0] tmp_185_2_cast_reg_54673;
wire  signed [31:0] ref_patch_dx_0_21_fu_18968_p1;
wire   [8:0] tmp_196_2_cast_fu_18973_p1;
reg   [8:0] tmp_196_2_cast_reg_54684;
wire  signed [31:0] ref_patch_dx_0_91_fu_18982_p1;
wire  signed [31:0] ref_patch_dy_0_21_fu_19076_p1;
wire   [8:0] tmp_185_3_cast_fu_19081_p1;
reg   [8:0] tmp_185_3_cast_reg_54701;
wire  signed [31:0] ref_patch_dx_0_31_fu_19090_p1;
wire   [8:0] tmp_196_3_cast_fu_19175_p1;
reg   [8:0] tmp_196_3_cast_reg_54712;
wire  signed [31:0] ref_patch_dy_0_31_fu_19189_p1;
wire  signed [31:0] ref_patch_dx_0_101_fu_19199_p1;
wire   [8:0] tmp_185_4_cast_fu_19284_p1;
reg   [8:0] tmp_185_4_cast_reg_54728;
wire  signed [31:0] ref_patch_dx_0_41_fu_19293_p1;
wire   [8:0] tmp_196_4_cast_fu_19298_p1;
reg   [8:0] tmp_196_4_cast_reg_54739;
wire  signed [31:0] ref_patch_dx_0_111_fu_19307_p1;
wire  signed [31:0] ref_patch_dy_0_41_fu_19401_p1;
wire   [8:0] tmp_185_5_cast_fu_19406_p1;
reg   [8:0] tmp_185_5_cast_reg_54756;
wire  signed [31:0] ref_patch_dx_0_51_fu_19415_p1;
wire   [8:0] tmp_196_5_cast_fu_19500_p1;
reg   [8:0] tmp_196_5_cast_reg_54767;
wire  signed [31:0] ref_patch_dy_0_51_fu_19514_p1;
wire  signed [31:0] ref_patch_dx_0_121_fu_19604_p1;
wire   [8:0] tmp_185_6_cast_fu_19769_p1;
reg   [8:0] tmp_185_6_cast_reg_54783;
wire  signed [31:0] ref_patch_dx_0_61_fu_19778_p1;
wire   [8:0] tmp_196_6_cast_fu_19783_p1;
reg   [8:0] tmp_196_6_cast_reg_54793;
wire  signed [31:0] ref_patch_dx_0_131_fu_19792_p1;
wire  signed [31:0] ref_patch_dy_0_61_fu_19886_p1;
wire  signed [31:0] ref_patch_dx_0_71_fu_19900_p1;
wire   [8:0] tmp_196_7_cast_fu_20065_p1;
reg   [8:0] tmp_196_7_cast_reg_54815;
wire  signed [31:0] ref_patch_dy_0_71_fu_20079_p1;
wire  signed [31:0] ref_patch_dx_0_141_fu_20169_p1;
wire  signed [31:0] ref_patch_dx_0_81_fu_20343_p1;
wire   [8:0] tmp_196_8_cast_fu_20348_p1;
reg   [8:0] tmp_196_8_cast_reg_54835;
wire  signed [31:0] ref_patch_dy_0_81_fu_20357_p1;
wire   [8:0] tmp_196_9_cast_fu_20442_p1;
reg   [8:0] tmp_196_9_cast_reg_54846;
wire  signed [31:0] ref_patch_dy_0_91_fu_20451_p1;
wire   [8:0] tmp_196_cast_fu_20456_p1;
reg   [8:0] tmp_196_cast_reg_54858;
wire  signed [31:0] ref_patch_dy_0_101_fu_20465_p1;
wire  signed [31:0] ref_patch_dx_0_171_fu_20555_p1;
wire   [8:0] tmp_196_10_cast_fu_20640_p1;
reg   [8:0] tmp_196_10_cast_reg_54874;
wire  signed [31:0] ref_patch_dy_0_111_fu_20649_p1;
wire   [8:0] tmp_196_11_cast_fu_20654_p1;
reg   [8:0] tmp_196_11_cast_reg_54885;
wire  signed [31:0] ref_patch_dy_0_121_fu_20663_p1;
wire  signed [31:0] ref_patch_dx_0_181_fu_20753_p1;
wire   [8:0] tmp_196_12_cast_fu_20918_p1;
reg   [8:0] tmp_196_12_cast_reg_54902;
wire  signed [31:0] ref_patch_dy_0_131_fu_20927_p1;
wire   [8:0] tmp_196_13_cast_fu_20932_p1;
reg   [8:0] tmp_196_13_cast_reg_54914;
wire  signed [31:0] ref_patch_dy_0_141_fu_20941_p1;
wire  signed [31:0] ref_patch_dx_0_191_fu_20950_p1;
wire  signed [31:0] ref_patch_dx_0_151_fu_21124_p1;
wire   [8:0] tmp_196_14_cast_fu_21129_p1;
reg   [8:0] tmp_196_14_cast_reg_54936;
wire  signed [31:0] ref_patch_dy_0_151_fu_21138_p1;
wire  signed [31:0] ref_patch_dx_0_201_fu_21147_p1;
reg   [31:0] ref_patch_dy_0_8_reg_54952;
wire  signed [31:0] ref_patch_dx_0_161_fu_21321_p1;
wire   [8:0] tmp_196_15_cast_fu_21326_p1;
reg   [8:0] tmp_196_15_cast_reg_54965;
wire  signed [31:0] ref_patch_dy_0_161_fu_21335_p1;
wire  signed [31:0] ref_patch_dx_0_211_fu_21344_p1;
reg   [31:0] ref_patch_dy_0_10_reg_54981;
wire   [8:0] tmp_196_16_cast_fu_21589_p1;
reg   [8:0] tmp_196_16_cast_reg_54989;
wire  signed [31:0] ref_patch_dy_0_171_fu_21598_p1;
wire   [8:0] tmp_196_17_cast_fu_21603_p1;
reg   [8:0] tmp_196_17_cast_reg_55001;
wire  signed [31:0] ref_patch_dy_0_181_fu_21612_p1;
wire  signed [31:0] ref_patch_dx_0_221_fu_21621_p1;
wire   [8:0] tmp_196_18_cast_fu_21866_p1;
reg   [8:0] tmp_196_18_cast_reg_55018;
wire  signed [31:0] ref_patch_dy_0_191_fu_21875_p1;
wire   [8:0] tmp_196_19_cast_fu_21880_p1;
reg   [8:0] tmp_196_19_cast_reg_55030;
wire  signed [31:0] ref_patch_dy_0_201_fu_21889_p1;
wire  signed [31:0] ref_patch_dx_0_251_fu_21898_p1;
reg   [31:0] ref_patch_dy_0_14_reg_55047;
wire   [8:0] tmp_196_20_cast_fu_22143_p1;
reg   [8:0] tmp_196_20_cast_reg_55055;
wire  signed [31:0] ref_patch_dy_0_211_fu_22152_p1;
wire   [8:0] tmp_196_21_cast_fu_22157_p1;
reg   [8:0] tmp_196_21_cast_reg_55067;
wire  signed [31:0] ref_patch_dy_0_221_fu_22166_p1;
wire  signed [31:0] ref_patch_dx_0_261_fu_22175_p1;
reg   [31:0] ref_patch_dy_0_15_reg_55084;
wire  signed [31:0] ref_patch_dx_0_231_fu_22429_p1;
wire   [8:0] tmp_196_22_cast_fu_22434_p1;
reg   [8:0] tmp_196_22_cast_reg_55097;
wire  signed [31:0] ref_patch_dy_0_231_fu_22443_p1;
wire  signed [31:0] ref_patch_dx_0_271_fu_22452_p1;
wire  signed [31:0] ref_patch_dx_0_241_fu_22706_p1;
wire   [8:0] tmp_196_23_cast_fu_22711_p1;
reg   [8:0] tmp_196_23_cast_reg_55118;
wire  signed [31:0] ref_patch_dy_0_241_fu_22720_p1;
wire  signed [31:0] ref_patch_dx_0_281_fu_22729_p1;
wire   [8:0] tmp_196_24_cast_fu_22974_p1;
reg   [8:0] tmp_196_24_cast_reg_55134;
wire  signed [31:0] ref_patch_dy_0_251_fu_22983_p1;
wire   [8:0] tmp_196_25_cast_fu_22988_p1;
reg   [8:0] tmp_196_25_cast_reg_55146;
wire  signed [31:0] ref_patch_dy_0_261_fu_22997_p1;
wire  signed [31:0] ref_patch_dx_0_291_fu_23006_p1;
wire   [8:0] tmp_196_26_cast_fu_23251_p1;
reg   [8:0] tmp_196_26_cast_reg_55163;
wire  signed [31:0] ref_patch_dy_0_271_fu_23260_p1;
wire   [8:0] tmp_196_27_cast_fu_23265_p1;
reg   [8:0] tmp_196_27_cast_reg_55175;
wire  signed [31:0] ref_patch_dy_0_281_fu_23274_p1;
wire  signed [31:0] ref_patch_dx_0_301_fu_23283_p1;
wire   [8:0] tmp_196_28_cast_fu_23528_p1;
reg   [8:0] tmp_196_28_cast_reg_55192;
wire  signed [31:0] ref_patch_dy_0_291_fu_23537_p1;
wire   [8:0] tmp_196_29_cast_fu_23542_p1;
reg   [8:0] tmp_196_29_cast_reg_55204;
wire  signed [31:0] ref_patch_dy_0_301_fu_23551_p1;
wire  signed [31:0] ref_patch_dx_0_331_fu_23560_p1;
reg   [31:0] ref_patch_dx_0_27_reg_55221;
wire  signed [31:0] ref_patch_dx_0_311_fu_23814_p1;
wire   [8:0] tmp_196_30_cast_fu_23819_p1;
reg   [8:0] tmp_196_30_cast_reg_55234;
wire  signed [31:0] ref_patch_dy_0_311_fu_23828_p1;
wire  signed [31:0] ref_patch_dx_0_341_fu_23837_p1;
wire  signed [31:0] ref_patch_dx_0_321_fu_24091_p1;
wire   [8:0] tmp_196_31_cast_fu_24096_p1;
reg   [8:0] tmp_196_31_cast_reg_55255;
wire  signed [31:0] ref_patch_dy_0_321_fu_24105_p1;
wire  signed [31:0] ref_patch_dx_0_351_fu_24114_p1;
wire   [8:0] tmp_196_32_cast_fu_24359_p1;
reg   [8:0] tmp_196_32_cast_reg_55271;
wire  signed [31:0] ref_patch_dy_0_331_fu_24368_p1;
wire   [8:0] tmp_196_33_cast_fu_24373_p1;
reg   [8:0] tmp_196_33_cast_reg_55283;
wire  signed [31:0] ref_patch_dy_0_341_fu_24382_p1;
wire  signed [31:0] ref_patch_dx_0_361_fu_24391_p1;
wire   [8:0] tmp_196_34_cast_fu_24636_p1;
reg   [8:0] tmp_196_34_cast_reg_55300;
wire  signed [31:0] ref_patch_dy_0_351_fu_24645_p1;
wire   [8:0] tmp_196_35_cast_fu_24650_p1;
reg   [8:0] tmp_196_35_cast_reg_55312;
wire  signed [31:0] ref_patch_dy_0_361_fu_24659_p1;
wire  signed [31:0] ref_patch_dx_0_371_fu_24668_p1;
wire   [8:0] tmp_196_36_cast_fu_24913_p1;
reg   [8:0] tmp_196_36_cast_reg_55329;
wire  signed [31:0] ref_patch_dy_0_371_fu_24922_p1;
wire  signed [31:0] ref_patch_dx_0_381_fu_24931_p1;
wire   [8:0] tmp_196_37_cast_fu_24936_p1;
reg   [8:0] tmp_196_37_cast_reg_55346;
wire  signed [31:0] ref_patch_dy_0_381_fu_24945_p1;
wire  signed [31:0] ref_patch_dx_0_391_fu_25199_p1;
wire   [8:0] tmp_196_38_cast_fu_25204_p1;
reg   [8:0] tmp_196_38_cast_reg_55363;
wire  signed [31:0] ref_patch_dy_0_391_fu_25213_p1;
wire  signed [31:0] ref_patch_dx_0_411_fu_25222_p1;
reg   [31:0] ref_patch_dx_0_35_reg_55379;
wire  signed [31:0] ref_patch_dx_0_401_fu_25476_p1;
wire   [8:0] tmp_196_39_cast_fu_25481_p1;
reg   [8:0] tmp_196_39_cast_reg_55392;
wire  signed [31:0] ref_patch_dy_0_401_fu_25490_p1;
wire  signed [31:0] ref_patch_dx_0_421_fu_25499_p1;
wire   [8:0] tmp_196_40_cast_fu_25744_p1;
reg   [8:0] tmp_196_40_cast_reg_55408;
wire  signed [31:0] ref_patch_dy_0_411_fu_25753_p1;
wire   [8:0] tmp_196_41_cast_fu_25758_p1;
reg   [8:0] tmp_196_41_cast_reg_55420;
wire  signed [31:0] ref_patch_dy_0_421_fu_25767_p1;
wire  signed [31:0] ref_patch_dx_0_431_fu_25776_p1;
wire   [8:0] tmp_196_42_cast_fu_26021_p1;
reg   [8:0] tmp_196_42_cast_reg_55437;
wire  signed [31:0] ref_patch_dy_0_431_fu_26030_p1;
wire  signed [31:0] ref_patch_dx_0_441_fu_26039_p1;
wire   [8:0] tmp_196_43_cast_fu_26044_p1;
reg   [8:0] tmp_196_43_cast_reg_55454;
wire  signed [31:0] ref_patch_dy_0_441_fu_26053_p1;
wire  signed [31:0] ref_patch_dx_0_451_fu_26302_p1;
wire   [8:0] tmp_196_44_cast_fu_26307_p1;
reg   [8:0] tmp_196_44_cast_reg_55471;
wire  signed [31:0] ref_patch_dy_0_451_fu_26316_p1;
wire  signed [31:0] ref_patch_dx_0_461_fu_26325_p1;
wire   [8:0] tmp_196_45_cast_fu_26570_p1;
reg   [8:0] tmp_196_45_cast_reg_55488;
wire  signed [31:0] ref_patch_dy_0_461_fu_26579_p1;
wire  signed [31:0] ref_patch_dx_0_471_fu_26593_p1;
wire   [8:0] tmp_196_46_cast_fu_26598_p1;
reg   [8:0] tmp_196_46_cast_reg_55505;
wire  signed [31:0] ref_patch_dy_0_471_fu_26607_p1;
wire  signed [31:0] ref_patch_dx_0_481_fu_26861_p1;
wire   [8:0] tmp_196_47_cast_fu_26866_p1;
reg   [8:0] tmp_196_47_cast_reg_55521;
wire  signed [31:0] ref_patch_dy_0_481_fu_26875_p1;
wire  signed [31:0] ref_patch_dx_0_491_fu_26884_p1;
wire   [8:0] tmp_196_48_cast_fu_27129_p1;
reg   [8:0] tmp_196_48_cast_reg_55536;
wire  signed [31:0] ref_patch_dy_0_491_fu_27138_p1;
wire  signed [31:0] ref_patch_dx_0_501_fu_27147_p1;
wire   [8:0] tmp_196_49_cast_fu_27152_p1;
reg   [8:0] tmp_196_49_cast_reg_55552;
wire  signed [31:0] ref_patch_dy_0_501_fu_27161_p1;
wire  signed [31:0] ref_patch_dx_0_511_fu_27410_p1;
wire   [8:0] tmp_196_50_cast_fu_27415_p1;
reg   [8:0] tmp_196_50_cast_reg_55568;
wire  signed [31:0] ref_patch_dy_0_511_fu_27424_p1;
wire  signed [31:0] ref_patch_dx_0_521_fu_27433_p1;
wire   [8:0] tmp_196_51_cast_fu_27678_p1;
reg   [8:0] tmp_196_51_cast_reg_55584;
wire  signed [31:0] ref_patch_dy_0_521_fu_27687_p1;
wire  signed [31:0] ref_patch_dx_0_531_fu_27696_p1;
wire   [8:0] tmp_196_52_cast_fu_27701_p1;
reg   [8:0] tmp_196_52_cast_reg_55600;
wire  signed [31:0] ref_patch_dy_0_531_fu_27710_p1;
wire  signed [31:0] ref_patch_dx_0_541_fu_27959_p1;
wire   [8:0] tmp_196_53_cast_fu_27964_p1;
reg   [8:0] tmp_196_53_cast_reg_55616;
wire  signed [31:0] ref_patch_dy_0_541_fu_27973_p1;
wire  signed [31:0] ref_patch_dx_0_551_fu_27987_p1;
wire   [8:0] tmp_201_55_fu_27996_p2;
reg   [8:0] tmp_201_55_reg_55632;
wire   [8:0] tmp_196_54_cast_fu_28241_p1;
reg   [8:0] tmp_196_54_cast_reg_55637;
wire  signed [31:0] ref_patch_dy_0_551_fu_28250_p1;
wire  signed [31:0] ref_patch_dx_0_561_fu_28264_p1;
wire  signed [31:0] ref_patch_dy_0_561_fu_28269_p1;
wire   [8:0] tmp_201_56_fu_28277_p2;
reg   [8:0] tmp_201_56_reg_55657;
wire   [8:0] tmp_201_57_fu_28286_p2;
reg   [8:0] tmp_201_57_reg_55662;
wire  signed [31:0] ref_patch_dx_0_571_fu_28535_p1;
wire  signed [31:0] ref_patch_dy_0_571_fu_28540_p1;
wire  signed [31:0] ref_patch_dx_0_581_fu_28548_p1;
wire   [8:0] tmp_201_58_fu_28557_p2;
reg   [8:0] tmp_201_58_reg_55682;
wire   [8:0] tmp_201_59_fu_28566_p2;
reg   [8:0] tmp_201_59_reg_55687;
wire  signed [31:0] ref_patch_dy_0_581_fu_28811_p1;
wire  signed [31:0] ref_patch_dx_0_591_fu_28819_p1;
wire  signed [31:0] ref_patch_dy_0_591_fu_28824_p1;
wire   [8:0] tmp_201_60_fu_28832_p2;
reg   [8:0] tmp_201_60_reg_55707;
wire   [8:0] tmp_201_61_fu_28841_p2;
reg   [8:0] tmp_201_61_reg_55712;
wire  signed [31:0] ref_patch_dx_0_601_fu_29090_p1;
wire  signed [31:0] ref_patch_dy_0_601_fu_29095_p1;
wire  signed [31:0] ref_patch_dx_0_611_fu_29103_p1;
wire   [8:0] tmp_190_62_fu_29112_p2;
reg   [8:0] tmp_190_62_reg_55732;
wire   [8:0] tmp_201_62_fu_29121_p2;
reg   [8:0] tmp_201_62_reg_55737;
wire  signed [31:0] ref_patch_dy_0_611_fu_29366_p1;
wire  signed [31:0] ref_patch_dx_0_621_fu_29374_p1;
wire  signed [31:0] ref_patch_dy_0_621_fu_29379_p1;
wire  signed [31:0] ref_patch_dx_0_631_fu_29623_p1;
wire  signed [31:0] ref_patch_dy_0_631_fu_29627_p1;
reg   [31:0] ref_patch_dy_0_61_47_reg_55767;
reg   [31:0] tmp_205_60_reg_55775;
reg   [31:0] tmp320_reg_55780;
reg   [31:0] tmp298_reg_55785;
reg   [31:0] tmp354_reg_55790;
reg   [31:0] tmp398_reg_55795;
reg   [31:0] tmp522_reg_55800;
reg   [31:0] tmp413_reg_55805;
reg   [31:0] tmp336_reg_55810;
reg   [31:0] tmp537_reg_55815;
reg   [31:0] tmp274_reg_55820;
reg   [31:0] tmp460_reg_55825;
reg   [31:0] tmp351_reg_55830;
reg   [31:0] tmp475_reg_55835;
reg   [31:0] tmp304_reg_55840;
reg   [31:0] tmp490_reg_55845;
reg   [31:0] tmp429_reg_55850;
reg   [31:0] tmp_99_reg_55855;
reg   [31:0] tmp_153_reg_55861;
reg   [31:0] tmp_209_s_reg_55866;
reg   [31:0] tmp_101_reg_55871;
reg   [31:0] tmp_98_reg_55880;
reg   [31:0] tmp_104_reg_55887;
reg   [31:0] tmp_106_reg_55893;
reg   [31:0] tmp_100_reg_55899;
reg   [31:0] tmp_105_reg_55905;
reg   [31:0] tmp_102_reg_55910;
reg   [31:0] tmp_109_reg_55916;
reg   [31:0] tmp_103_reg_55922;
reg   [31:0] tmp_110_reg_55927;
reg   [31:0] tmp_112_reg_55932;
reg   [31:0] tmp_143_reg_55938;
reg   [31:0] tmp_144_reg_55943;
reg   [31:0] tmp_113_reg_55948;
reg   [31:0] tmp_113_reg_55948_pp4_iter4_reg;
reg   [31:0] tmp_142_reg_55953;
reg   [31:0] tmp_142_reg_55953_pp4_iter4_reg;
reg   [31:0] tmp_148_reg_55958;
reg   [31:0] tmp_148_reg_55958_pp4_iter4_reg;
reg   [31:0] tmp_145_reg_55963;
reg   [31:0] tmp_145_reg_55963_pp4_iter4_reg;
reg   [31:0] tmp_151_reg_55968;
reg   [31:0] tmp_151_reg_55968_pp4_iter4_reg;
reg   [31:0] tmp_155_reg_55973;
reg   [31:0] tmp_155_reg_55973_pp4_iter4_reg;
reg   [31:0] tmp_154_reg_55978;
reg   [31:0] tmp_154_reg_55978_pp4_iter4_reg;
reg   [31:0] tmp_157_reg_55983;
reg   [31:0] tmp_157_reg_55983_pp4_iter4_reg;
reg   [31:0] tmp_111_reg_55988;
wire   [31:0] tmp_168_neg_fu_30754_p2;
reg   [31:0] tmp_168_neg_reg_55993;
wire   [31:0] tmp_150_fu_30760_p1;
wire   [31:0] tmp_177_neg_fu_30767_p2;
reg   [31:0] tmp_177_neg_reg_56003;
wire   [31:0] tmp_156_fu_30773_p1;
reg    ap_sig_ioackin_my_pos_AWREADY;
reg   [31:0] cur_px_estimate_0_0_1_reg_67293;
wire    ap_CS_fsm_state283;
wire    grp_gauss_newton_optim_r_fu_14533_ap_ready;
wire    grp_gauss_newton_optim_r_fu_14533_ap_done;
wire    grp_gauss_newton_optim_r_fu_14684_ap_ready;
wire    grp_gauss_newton_optim_r_fu_14684_ap_done;
wire    grp_gauss_newton_optim_r_fu_14835_ap_ready;
wire    grp_gauss_newton_optim_r_fu_14835_ap_done;
wire    grp_gauss_newton_optim_r_fu_14986_ap_ready;
wire    grp_gauss_newton_optim_r_fu_14986_ap_done;
wire    grp_gauss_newton_optim_r_fu_15137_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15137_ap_done;
wire    grp_gauss_newton_optim_r_fu_15288_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15288_ap_done;
wire    grp_gauss_newton_optim_r_fu_15439_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15439_ap_done;
wire    grp_gauss_newton_optim_r_fu_15590_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15590_ap_done;
wire    grp_gauss_newton_optim_r_fu_15741_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15741_ap_done;
wire    grp_gauss_newton_optim_r_fu_15892_ap_ready;
wire    grp_gauss_newton_optim_r_fu_15892_ap_done;
wire    grp_gauss_newton_optim_r_fu_16043_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16043_ap_done;
wire    grp_gauss_newton_optim_r_fu_16194_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16194_ap_done;
wire    grp_gauss_newton_optim_r_fu_16345_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16345_ap_done;
wire    grp_gauss_newton_optim_r_fu_16496_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16496_ap_done;
wire    grp_gauss_newton_optim_r_fu_16647_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16647_ap_done;
wire    grp_gauss_newton_optim_r_fu_16798_ap_ready;
wire    grp_gauss_newton_optim_r_fu_16798_ap_done;
reg    ap_block_state283_on_subcall_done;
reg   [31:0] cur_px_estimate_0_1_1_reg_67299;
reg   [31:0] cur_px_estimate_1_0_1_reg_67305;
reg   [31:0] cur_px_estimate_1_1_1_reg_67311;
reg   [31:0] cur_px_estimate_2_0_1_reg_67317;
reg   [31:0] cur_px_estimate_2_1_1_reg_67323;
reg   [31:0] cur_px_estimate_3_0_1_reg_67329;
reg   [31:0] cur_px_estimate_3_1_1_reg_67335;
reg   [31:0] cur_px_estimate_4_0_1_reg_67341;
reg   [31:0] cur_px_estimate_4_1_1_reg_67347;
reg   [31:0] cur_px_estimate_5_0_1_reg_67353;
reg   [31:0] cur_px_estimate_5_1_1_reg_67359;
reg   [31:0] cur_px_estimate_6_0_1_reg_67365;
reg   [31:0] cur_px_estimate_6_1_1_reg_67371;
reg   [31:0] cur_px_estimate_7_0_1_reg_67377;
reg   [31:0] cur_px_estimate_7_1_1_reg_67383;
reg   [31:0] cur_px_estimate_8_0_1_reg_67389;
reg   [31:0] cur_px_estimate_8_1_1_reg_67395;
reg   [31:0] cur_px_estimate_9_0_1_reg_67401;
reg   [31:0] cur_px_estimate_9_1_1_reg_67407;
reg   [31:0] cur_px_estimate_10_0_2_reg_67413;
reg   [31:0] cur_px_estimate_10_1_2_reg_67419;
reg   [31:0] cur_px_estimate_11_0_2_reg_67425;
reg   [31:0] cur_px_estimate_11_1_2_reg_67431;
reg   [31:0] cur_px_estimate_12_0_2_reg_67437;
reg   [31:0] cur_px_estimate_12_1_2_reg_67443;
reg   [31:0] cur_px_estimate_13_0_2_reg_67449;
reg   [31:0] cur_px_estimate_13_1_2_reg_67455;
reg   [31:0] cur_px_estimate_14_0_2_reg_67461;
reg   [31:0] cur_px_estimate_14_1_2_reg_67467;
reg   [31:0] cur_px_estimate_15_0_2_reg_67473;
reg   [31:0] cur_px_estimate_15_1_2_reg_67479;
wire   [0:0] exitcond6_fu_40873_p2;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state285_pp5_stage0_iter0;
wire    ap_block_state286_pp5_stage0_iter1;
wire    ap_block_state287_pp5_stage0_iter2;
reg    ap_sig_ioackin_my_pos_WREADY;
reg    ap_block_state287_io;
reg    ap_block_pp5_stage0_11001;
wire   [5:0] indvar_next4_fu_40879_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [4:0] tmp_296_fu_40885_p1;
reg   [4:0] tmp_296_reg_67494;
wire   [31:0] tmp_261_fu_41089_p3;
reg   [31:0] tmp_261_reg_67513;
wire   [31:0] UnifiedRetVal_i_fu_41268_p3;
reg   [31:0] UnifiedRetVal_i_reg_67518;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
wire    ap_CS_fsm_state27;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state28;
wire    ap_CS_fsm_state37;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state38;
reg    ap_enable_reg_pp3_iter2;
wire    ap_CS_fsm_state41;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state42;
wire    ap_block_pp4_stage47_subdone;
wire    ap_CS_fsm_state284;
reg    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state285;
reg    ap_enable_reg_pp5_iter1;
wire    grp_gauss_newton_optim_r_fu_14533_ap_start;
wire    grp_gauss_newton_optim_r_fu_14533_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_14533_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_14533_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_14684_ap_start;
wire    grp_gauss_newton_optim_r_fu_14684_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_14684_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_14684_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_14835_ap_start;
wire    grp_gauss_newton_optim_r_fu_14835_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_14835_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_14835_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_14986_ap_start;
wire    grp_gauss_newton_optim_r_fu_14986_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_14986_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_14986_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15137_ap_start;
wire    grp_gauss_newton_optim_r_fu_15137_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15137_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15137_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15288_ap_start;
wire    grp_gauss_newton_optim_r_fu_15288_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15288_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15288_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15439_ap_start;
wire    grp_gauss_newton_optim_r_fu_15439_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15439_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15439_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15590_ap_start;
wire    grp_gauss_newton_optim_r_fu_15590_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15590_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15590_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15741_ap_start;
wire    grp_gauss_newton_optim_r_fu_15741_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15741_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15741_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_15892_ap_start;
wire    grp_gauss_newton_optim_r_fu_15892_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_15892_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_15892_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16043_ap_start;
wire    grp_gauss_newton_optim_r_fu_16043_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16043_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16043_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16194_ap_start;
wire    grp_gauss_newton_optim_r_fu_16194_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16194_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16194_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16345_ap_start;
wire    grp_gauss_newton_optim_r_fu_16345_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16345_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16345_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16496_ap_start;
wire    grp_gauss_newton_optim_r_fu_16496_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16496_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16496_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16647_ap_start;
wire    grp_gauss_newton_optim_r_fu_16647_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16647_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16647_ap_return_1;
wire    grp_gauss_newton_optim_r_fu_16798_ap_start;
wire    grp_gauss_newton_optim_r_fu_16798_ap_idle;
wire   [11:0] grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address0;
wire    grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce0;
wire   [11:0] grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address1;
wire    grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce1;
wire   [6:0] grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address0;
wire    grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce0;
wire   [6:0] grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address1;
wire    grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce1;
wire   [31:0] grp_gauss_newton_optim_r_fu_16798_ap_return_0;
wire   [31:0] grp_gauss_newton_optim_r_fu_16798_ap_return_1;
reg   [4:0] ap_phi_mux_k_phi_fu_14515_p4;
wire    ap_block_pp4_stage0;
reg    grp_gauss_newton_optim_r_fu_14533_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_14684_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_14835_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_14986_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15137_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15288_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15439_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15590_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15741_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_15892_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16043_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16194_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16345_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16496_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16647_ap_start_reg;
reg    grp_gauss_newton_optim_r_fu_16798_ap_start_reg;
wire   [63:0] tmp_cast_fu_18376_p1;
wire   [63:0] tmp_88_fu_18641_p1;
wire  signed [63:0] tmp_158_fu_18311_p1;
wire  signed [63:0] tmp_159_fu_18321_p1;
wire  signed [63:0] tmp_160_fu_18331_p1;
wire   [63:0] tmp_fu_18341_p1;
reg    ap_reg_ioackin_my_region_data_ARREADY;
reg    ap_sig_ioackin_my_region_data_ARREADY;
reg    ap_reg_ioackin_my_region_fcoord_ARREADY;
reg    ap_sig_ioackin_my_region_fcoord_ARREADY;
reg    ap_reg_ioackin_my_patches_ARREADY;
reg    ap_sig_ioackin_my_patches_ARREADY;
reg    ap_reg_ioackin_my_pos_ARREADY;
reg    ap_sig_ioackin_my_pos_ARREADY;
reg    ap_reg_ioackin_my_pos_AWREADY;
reg    ap_reg_ioackin_my_pos_WREADY;
wire    ap_block_pp5_stage0_01001;
reg   [31:0] ref_patch_dx_15_0_fu_3570;
reg   [31:0] ref_patch_dx_15_1_fu_3574;
reg   [31:0] ref_patch_dx_15_2_fu_3578;
reg   [31:0] ref_patch_dx_15_3_fu_3582;
reg   [31:0] ref_patch_dx_15_4_fu_3586;
reg   [31:0] ref_patch_dx_15_5_fu_3590;
reg   [31:0] ref_patch_dx_15_6_fu_3594;
reg   [31:0] ref_patch_dx_15_7_fu_3598;
reg   [31:0] ref_patch_dx_15_8_fu_3602;
reg   [31:0] ref_patch_dx_15_9_fu_3606;
reg   [31:0] ref_patch_dx_15_10_1_fu_3610;
reg   [31:0] ref_patch_dx_15_11_1_fu_3614;
reg   [31:0] ref_patch_dx_15_12_1_fu_3618;
reg   [31:0] ref_patch_dx_15_13_1_fu_3622;
reg   [31:0] ref_patch_dx_15_14_1_fu_3626;
reg   [31:0] ref_patch_dx_15_15_1_fu_3630;
reg   [31:0] ref_patch_dx_15_16_1_fu_3634;
reg   [31:0] ref_patch_dx_15_17_1_fu_3638;
reg   [31:0] ref_patch_dx_15_18_1_fu_3642;
reg   [31:0] ref_patch_dx_15_19_1_fu_3646;
reg   [31:0] ref_patch_dx_15_20_1_fu_3650;
reg   [31:0] ref_patch_dx_15_21_1_fu_3654;
reg   [31:0] ref_patch_dx_15_22_1_fu_3658;
reg   [31:0] ref_patch_dx_15_23_1_fu_3662;
reg   [31:0] ref_patch_dx_15_24_1_fu_3666;
reg   [31:0] ref_patch_dx_15_25_1_fu_3670;
reg   [31:0] ref_patch_dx_15_26_1_fu_3674;
reg   [31:0] ref_patch_dx_15_27_1_fu_3678;
reg   [31:0] ref_patch_dx_15_28_1_fu_3682;
reg   [31:0] ref_patch_dx_15_29_1_fu_3686;
reg   [31:0] ref_patch_dx_15_30_1_fu_3690;
reg   [31:0] ref_patch_dx_15_31_1_fu_3694;
reg   [31:0] ref_patch_dx_15_32_1_fu_3698;
reg   [31:0] ref_patch_dx_15_33_1_fu_3702;
reg   [31:0] ref_patch_dx_15_34_1_fu_3706;
reg   [31:0] ref_patch_dx_15_35_1_fu_3710;
reg   [31:0] ref_patch_dx_15_36_1_fu_3714;
reg   [31:0] ref_patch_dx_15_37_1_fu_3718;
reg   [31:0] ref_patch_dx_15_38_1_fu_3722;
reg   [31:0] ref_patch_dx_15_39_1_fu_3726;
reg   [31:0] ref_patch_dx_15_40_1_fu_3730;
reg   [31:0] ref_patch_dx_15_41_1_fu_3734;
reg   [31:0] ref_patch_dx_15_42_1_fu_3738;
reg   [31:0] ref_patch_dx_15_43_1_fu_3742;
reg   [31:0] ref_patch_dx_15_44_1_fu_3746;
reg   [31:0] ref_patch_dx_15_45_1_fu_3750;
reg   [31:0] ref_patch_dx_15_46_1_fu_3754;
reg   [31:0] ref_patch_dx_15_47_1_fu_3758;
reg   [31:0] ref_patch_dx_15_48_1_fu_3762;
reg   [31:0] ref_patch_dx_15_49_1_fu_3766;
reg   [31:0] ref_patch_dx_15_50_1_fu_3770;
reg   [31:0] ref_patch_dx_15_51_1_fu_3774;
reg   [31:0] ref_patch_dx_15_52_1_fu_3778;
reg   [31:0] ref_patch_dx_15_53_1_fu_3782;
reg   [31:0] ref_patch_dx_15_54_1_fu_3786;
reg   [31:0] ref_patch_dx_15_55_1_fu_3790;
reg   [31:0] ref_patch_dx_15_56_1_fu_3794;
reg   [31:0] ref_patch_dx_15_57_1_fu_3798;
reg   [31:0] ref_patch_dx_15_58_1_fu_3802;
reg   [31:0] ref_patch_dx_15_59_1_fu_3806;
reg   [31:0] ref_patch_dx_15_60_1_fu_3810;
reg   [31:0] ref_patch_dx_15_61_1_fu_3814;
reg   [31:0] ref_patch_dx_15_62_1_fu_3818;
reg   [31:0] ref_patch_dx_15_63_1_fu_3822;
reg   [31:0] ref_patch_dx_15_0_1_fu_3826;
reg   [31:0] ref_patch_dx_15_1_1_fu_3830;
reg   [31:0] ref_patch_dx_15_2_1_fu_3834;
reg   [31:0] ref_patch_dx_15_3_1_fu_3838;
reg   [31:0] ref_patch_dx_15_4_1_fu_3842;
reg   [31:0] ref_patch_dx_15_5_1_fu_3846;
reg   [31:0] ref_patch_dx_15_6_1_fu_3850;
reg   [31:0] ref_patch_dx_15_7_1_fu_3854;
reg   [31:0] ref_patch_dx_15_8_1_fu_3858;
reg   [31:0] ref_patch_dx_15_9_1_fu_3862;
reg   [31:0] ref_patch_dx_15_10_2_fu_3866;
reg   [31:0] ref_patch_dx_15_11_2_fu_3870;
reg   [31:0] ref_patch_dx_15_12_2_fu_3874;
reg   [31:0] ref_patch_dx_15_13_2_fu_3878;
reg   [31:0] ref_patch_dx_15_14_2_fu_3882;
reg   [31:0] ref_patch_dx_15_15_2_fu_3886;
reg   [31:0] ref_patch_dx_15_16_2_fu_3890;
reg   [31:0] ref_patch_dx_15_17_2_fu_3894;
reg   [31:0] ref_patch_dx_15_18_2_fu_3898;
reg   [31:0] ref_patch_dx_15_19_2_fu_3902;
reg   [31:0] ref_patch_dx_15_20_2_fu_3906;
reg   [31:0] ref_patch_dx_15_21_2_fu_3910;
reg   [31:0] ref_patch_dx_15_22_2_fu_3914;
reg   [31:0] ref_patch_dx_15_23_2_fu_3918;
reg   [31:0] ref_patch_dx_15_24_2_fu_3922;
reg   [31:0] ref_patch_dx_15_25_2_fu_3926;
reg   [31:0] ref_patch_dx_15_26_2_fu_3930;
reg   [31:0] ref_patch_dx_15_27_2_fu_3934;
reg   [31:0] ref_patch_dx_15_28_2_fu_3938;
reg   [31:0] ref_patch_dx_15_29_2_fu_3942;
reg   [31:0] ref_patch_dx_15_30_2_fu_3946;
reg   [31:0] ref_patch_dx_15_31_2_fu_3950;
reg   [31:0] ref_patch_dx_15_32_2_fu_3954;
reg   [31:0] ref_patch_dx_15_33_2_fu_3958;
reg   [31:0] ref_patch_dx_15_34_2_fu_3962;
reg   [31:0] ref_patch_dx_15_35_2_fu_3966;
reg   [31:0] ref_patch_dx_15_36_2_fu_3970;
reg   [31:0] ref_patch_dx_15_37_2_fu_3974;
reg   [31:0] ref_patch_dx_15_38_2_fu_3978;
reg   [31:0] ref_patch_dx_15_39_2_fu_3982;
reg   [31:0] ref_patch_dx_15_40_2_fu_3986;
reg   [31:0] ref_patch_dx_15_41_2_fu_3990;
reg   [31:0] ref_patch_dx_15_42_2_fu_3994;
reg   [31:0] ref_patch_dx_15_43_2_fu_3998;
reg   [31:0] ref_patch_dx_15_44_2_fu_4002;
reg   [31:0] ref_patch_dx_15_45_2_fu_4006;
reg   [31:0] ref_patch_dx_15_46_2_fu_4010;
reg   [31:0] ref_patch_dx_15_47_2_fu_4014;
reg   [31:0] ref_patch_dx_15_48_2_fu_4018;
reg   [31:0] ref_patch_dx_15_49_2_fu_4022;
reg   [31:0] ref_patch_dx_15_50_2_fu_4026;
reg   [31:0] ref_patch_dx_15_51_2_fu_4030;
reg   [31:0] ref_patch_dx_15_52_2_fu_4034;
reg   [31:0] ref_patch_dx_15_53_2_fu_4038;
reg   [31:0] ref_patch_dx_15_54_2_fu_4042;
reg   [31:0] ref_patch_dx_15_55_2_fu_4046;
reg   [31:0] ref_patch_dx_15_56_2_fu_4050;
reg   [31:0] ref_patch_dx_15_57_2_fu_4054;
reg   [31:0] ref_patch_dx_15_58_2_fu_4058;
reg   [31:0] ref_patch_dx_15_59_2_fu_4062;
reg   [31:0] ref_patch_dx_15_60_2_fu_4066;
reg   [31:0] ref_patch_dx_15_61_2_fu_4070;
reg   [31:0] ref_patch_dx_15_62_2_fu_4074;
reg   [31:0] ref_patch_dx_15_63_2_fu_4078;
reg   [31:0] ref_patch_dx_15_0_2_fu_4082;
reg   [31:0] ref_patch_dx_15_1_2_fu_4086;
reg   [31:0] ref_patch_dx_15_2_2_fu_4090;
reg   [31:0] ref_patch_dx_15_3_2_fu_4094;
reg   [31:0] ref_patch_dx_15_4_2_fu_4098;
reg   [31:0] ref_patch_dx_15_5_2_fu_4102;
reg   [31:0] ref_patch_dx_15_6_2_fu_4106;
reg   [31:0] ref_patch_dx_15_7_2_fu_4110;
reg   [31:0] ref_patch_dx_15_8_2_fu_4114;
reg   [31:0] ref_patch_dx_15_9_2_fu_4118;
reg   [31:0] ref_patch_dx_15_10_3_fu_4122;
reg   [31:0] ref_patch_dx_15_11_3_fu_4126;
reg   [31:0] ref_patch_dx_15_12_3_fu_4130;
reg   [31:0] ref_patch_dx_15_13_3_fu_4134;
reg   [31:0] ref_patch_dx_15_14_3_fu_4138;
reg   [31:0] ref_patch_dx_15_15_3_fu_4142;
reg   [31:0] ref_patch_dx_15_16_3_fu_4146;
reg   [31:0] ref_patch_dx_15_17_3_fu_4150;
reg   [31:0] ref_patch_dx_15_18_3_fu_4154;
reg   [31:0] ref_patch_dx_15_19_3_fu_4158;
reg   [31:0] ref_patch_dx_15_20_3_fu_4162;
reg   [31:0] ref_patch_dx_15_21_3_fu_4166;
reg   [31:0] ref_patch_dx_15_22_3_fu_4170;
reg   [31:0] ref_patch_dx_15_23_3_fu_4174;
reg   [31:0] ref_patch_dx_15_24_3_fu_4178;
reg   [31:0] ref_patch_dx_15_25_3_fu_4182;
reg   [31:0] ref_patch_dx_15_26_3_fu_4186;
reg   [31:0] ref_patch_dx_15_27_3_fu_4190;
reg   [31:0] ref_patch_dx_15_28_3_fu_4194;
reg   [31:0] ref_patch_dx_15_29_3_fu_4198;
reg   [31:0] ref_patch_dx_15_30_3_fu_4202;
reg   [31:0] ref_patch_dx_15_31_3_fu_4206;
reg   [31:0] ref_patch_dx_15_32_3_fu_4210;
reg   [31:0] ref_patch_dx_15_33_3_fu_4214;
reg   [31:0] ref_patch_dx_15_34_3_fu_4218;
reg   [31:0] ref_patch_dx_15_35_3_fu_4222;
reg   [31:0] ref_patch_dx_15_36_3_fu_4226;
reg   [31:0] ref_patch_dx_15_37_3_fu_4230;
reg   [31:0] ref_patch_dx_15_38_3_fu_4234;
reg   [31:0] ref_patch_dx_15_39_3_fu_4238;
reg   [31:0] ref_patch_dx_15_40_3_fu_4242;
reg   [31:0] ref_patch_dx_15_41_3_fu_4246;
reg   [31:0] ref_patch_dx_15_42_3_fu_4250;
reg   [31:0] ref_patch_dx_15_43_3_fu_4254;
reg   [31:0] ref_patch_dx_15_44_3_fu_4258;
reg   [31:0] ref_patch_dx_15_45_3_fu_4262;
reg   [31:0] ref_patch_dx_15_46_3_fu_4266;
reg   [31:0] ref_patch_dx_15_47_3_fu_4270;
reg   [31:0] ref_patch_dx_15_48_3_fu_4274;
reg   [31:0] ref_patch_dx_15_49_3_fu_4278;
reg   [31:0] ref_patch_dx_15_50_3_fu_4282;
reg   [31:0] ref_patch_dx_15_51_3_fu_4286;
reg   [31:0] ref_patch_dx_15_52_3_fu_4290;
reg   [31:0] ref_patch_dx_15_53_3_fu_4294;
reg   [31:0] ref_patch_dx_15_54_3_fu_4298;
reg   [31:0] ref_patch_dx_15_55_3_fu_4302;
reg   [31:0] ref_patch_dx_15_56_3_fu_4306;
reg   [31:0] ref_patch_dx_15_57_3_fu_4310;
reg   [31:0] ref_patch_dx_15_58_3_fu_4314;
reg   [31:0] ref_patch_dx_15_59_3_fu_4318;
reg   [31:0] ref_patch_dx_15_60_3_fu_4322;
reg   [31:0] ref_patch_dx_15_61_3_fu_4326;
reg   [31:0] ref_patch_dx_15_62_3_fu_4330;
reg   [31:0] ref_patch_dx_15_63_3_fu_4334;
reg   [31:0] ref_patch_dx_15_0_3_fu_4338;
reg   [31:0] ref_patch_dx_15_1_3_fu_4342;
reg   [31:0] ref_patch_dx_15_2_3_fu_4346;
reg   [31:0] ref_patch_dx_15_3_3_fu_4350;
reg   [31:0] ref_patch_dx_15_4_3_fu_4354;
reg   [31:0] ref_patch_dx_15_5_3_fu_4358;
reg   [31:0] ref_patch_dx_15_6_3_fu_4362;
reg   [31:0] ref_patch_dx_15_7_3_fu_4366;
reg   [31:0] ref_patch_dx_15_8_3_fu_4370;
reg   [31:0] ref_patch_dx_15_9_3_fu_4374;
reg   [31:0] ref_patch_dx_15_10_4_fu_4378;
reg   [31:0] ref_patch_dx_15_11_4_fu_4382;
reg   [31:0] ref_patch_dx_15_12_4_fu_4386;
reg   [31:0] ref_patch_dx_15_13_4_fu_4390;
reg   [31:0] ref_patch_dx_15_14_4_fu_4394;
reg   [31:0] ref_patch_dx_15_15_4_fu_4398;
reg   [31:0] ref_patch_dx_15_16_4_fu_4402;
reg   [31:0] ref_patch_dx_15_17_4_fu_4406;
reg   [31:0] ref_patch_dx_15_18_4_fu_4410;
reg   [31:0] ref_patch_dx_15_19_4_fu_4414;
reg   [31:0] ref_patch_dx_15_20_4_fu_4418;
reg   [31:0] ref_patch_dx_15_21_4_fu_4422;
reg   [31:0] ref_patch_dx_15_22_4_fu_4426;
reg   [31:0] ref_patch_dx_15_23_4_fu_4430;
reg   [31:0] ref_patch_dx_15_24_4_fu_4434;
reg   [31:0] ref_patch_dx_15_25_4_fu_4438;
reg   [31:0] ref_patch_dx_15_26_4_fu_4442;
reg   [31:0] ref_patch_dx_15_27_4_fu_4446;
reg   [31:0] ref_patch_dx_15_28_4_fu_4450;
reg   [31:0] ref_patch_dx_15_29_4_fu_4454;
reg   [31:0] ref_patch_dx_15_30_4_fu_4458;
reg   [31:0] ref_patch_dx_15_31_4_fu_4462;
reg   [31:0] ref_patch_dx_15_32_4_fu_4466;
reg   [31:0] ref_patch_dx_15_33_4_fu_4470;
reg   [31:0] ref_patch_dx_15_34_4_fu_4474;
reg   [31:0] ref_patch_dx_15_35_4_fu_4478;
reg   [31:0] ref_patch_dx_15_36_4_fu_4482;
reg   [31:0] ref_patch_dx_15_37_4_fu_4486;
reg   [31:0] ref_patch_dx_15_38_4_fu_4490;
reg   [31:0] ref_patch_dx_15_39_4_fu_4494;
reg   [31:0] ref_patch_dx_15_40_4_fu_4498;
reg   [31:0] ref_patch_dx_15_41_4_fu_4502;
reg   [31:0] ref_patch_dx_15_42_4_fu_4506;
reg   [31:0] ref_patch_dx_15_43_4_fu_4510;
reg   [31:0] ref_patch_dx_15_44_4_fu_4514;
reg   [31:0] ref_patch_dx_15_45_4_fu_4518;
reg   [31:0] ref_patch_dx_15_46_4_fu_4522;
reg   [31:0] ref_patch_dx_15_47_4_fu_4526;
reg   [31:0] ref_patch_dx_15_48_4_fu_4530;
reg   [31:0] ref_patch_dx_15_49_4_fu_4534;
reg   [31:0] ref_patch_dx_15_50_4_fu_4538;
reg   [31:0] ref_patch_dx_15_51_4_fu_4542;
reg   [31:0] ref_patch_dx_15_52_4_fu_4546;
reg   [31:0] ref_patch_dx_15_53_4_fu_4550;
reg   [31:0] ref_patch_dx_15_54_4_fu_4554;
reg   [31:0] ref_patch_dx_15_55_4_fu_4558;
reg   [31:0] ref_patch_dx_15_56_4_fu_4562;
reg   [31:0] ref_patch_dx_15_57_4_fu_4566;
reg   [31:0] ref_patch_dx_15_58_4_fu_4570;
reg   [31:0] ref_patch_dx_15_59_4_fu_4574;
reg   [31:0] ref_patch_dx_15_60_4_fu_4578;
reg   [31:0] ref_patch_dx_15_61_4_fu_4582;
reg   [31:0] ref_patch_dx_15_62_4_fu_4586;
reg   [31:0] ref_patch_dx_15_63_4_fu_4590;
reg   [31:0] ref_patch_dx_15_0_4_fu_4594;
reg   [31:0] ref_patch_dx_15_1_4_fu_4598;
reg   [31:0] ref_patch_dx_15_2_4_fu_4602;
reg   [31:0] ref_patch_dx_15_3_4_fu_4606;
reg   [31:0] ref_patch_dx_15_4_4_fu_4610;
reg   [31:0] ref_patch_dx_15_5_4_fu_4614;
reg   [31:0] ref_patch_dx_15_6_4_fu_4618;
reg   [31:0] ref_patch_dx_15_7_4_fu_4622;
reg   [31:0] ref_patch_dx_15_8_4_fu_4626;
reg   [31:0] ref_patch_dx_15_9_4_fu_4630;
reg   [31:0] ref_patch_dx_15_10_5_fu_4634;
reg   [31:0] ref_patch_dx_15_11_5_fu_4638;
reg   [31:0] ref_patch_dx_15_12_5_fu_4642;
reg   [31:0] ref_patch_dx_15_13_5_fu_4646;
reg   [31:0] ref_patch_dx_15_14_5_fu_4650;
reg   [31:0] ref_patch_dx_15_15_5_fu_4654;
reg   [31:0] ref_patch_dx_15_16_5_fu_4658;
reg   [31:0] ref_patch_dx_15_17_5_fu_4662;
reg   [31:0] ref_patch_dx_15_18_5_fu_4666;
reg   [31:0] ref_patch_dx_15_19_5_fu_4670;
reg   [31:0] ref_patch_dx_15_20_5_fu_4674;
reg   [31:0] ref_patch_dx_15_21_5_fu_4678;
reg   [31:0] ref_patch_dx_15_22_5_fu_4682;
reg   [31:0] ref_patch_dx_15_23_5_fu_4686;
reg   [31:0] ref_patch_dx_15_24_5_fu_4690;
reg   [31:0] ref_patch_dx_15_25_5_fu_4694;
reg   [31:0] ref_patch_dx_15_26_5_fu_4698;
reg   [31:0] ref_patch_dx_15_27_5_fu_4702;
reg   [31:0] ref_patch_dx_15_28_5_fu_4706;
reg   [31:0] ref_patch_dx_15_29_5_fu_4710;
reg   [31:0] ref_patch_dx_15_30_5_fu_4714;
reg   [31:0] ref_patch_dx_15_31_5_fu_4718;
reg   [31:0] ref_patch_dx_15_32_5_fu_4722;
reg   [31:0] ref_patch_dx_15_33_5_fu_4726;
reg   [31:0] ref_patch_dx_15_34_5_fu_4730;
reg   [31:0] ref_patch_dx_15_35_5_fu_4734;
reg   [31:0] ref_patch_dx_15_36_5_fu_4738;
reg   [31:0] ref_patch_dx_15_37_5_fu_4742;
reg   [31:0] ref_patch_dx_15_38_5_fu_4746;
reg   [31:0] ref_patch_dx_15_39_5_fu_4750;
reg   [31:0] ref_patch_dx_15_40_5_fu_4754;
reg   [31:0] ref_patch_dx_15_41_5_fu_4758;
reg   [31:0] ref_patch_dx_15_42_5_fu_4762;
reg   [31:0] ref_patch_dx_15_43_5_fu_4766;
reg   [31:0] ref_patch_dx_15_44_5_fu_4770;
reg   [31:0] ref_patch_dx_15_45_5_fu_4774;
reg   [31:0] ref_patch_dx_15_46_5_fu_4778;
reg   [31:0] ref_patch_dx_15_47_5_fu_4782;
reg   [31:0] ref_patch_dx_15_48_5_fu_4786;
reg   [31:0] ref_patch_dx_15_49_5_fu_4790;
reg   [31:0] ref_patch_dx_15_50_5_fu_4794;
reg   [31:0] ref_patch_dx_15_51_5_fu_4798;
reg   [31:0] ref_patch_dx_15_52_5_fu_4802;
reg   [31:0] ref_patch_dx_15_53_5_fu_4806;
reg   [31:0] ref_patch_dx_15_54_5_fu_4810;
reg   [31:0] ref_patch_dx_15_55_5_fu_4814;
reg   [31:0] ref_patch_dx_15_56_5_fu_4818;
reg   [31:0] ref_patch_dx_15_57_5_fu_4822;
reg   [31:0] ref_patch_dx_15_58_5_fu_4826;
reg   [31:0] ref_patch_dx_15_59_5_fu_4830;
reg   [31:0] ref_patch_dx_15_60_5_fu_4834;
reg   [31:0] ref_patch_dx_15_61_5_fu_4838;
reg   [31:0] ref_patch_dx_15_62_5_fu_4842;
reg   [31:0] ref_patch_dx_15_63_5_fu_4846;
reg   [31:0] ref_patch_dx_15_0_5_fu_4850;
reg   [31:0] ref_patch_dx_15_1_5_fu_4854;
reg   [31:0] ref_patch_dx_15_2_5_fu_4858;
reg   [31:0] ref_patch_dx_15_3_5_fu_4862;
reg   [31:0] ref_patch_dx_15_4_5_fu_4866;
reg   [31:0] ref_patch_dx_15_5_5_fu_4870;
reg   [31:0] ref_patch_dx_15_6_5_fu_4874;
reg   [31:0] ref_patch_dx_15_7_5_fu_4878;
reg   [31:0] ref_patch_dx_15_8_5_fu_4882;
reg   [31:0] ref_patch_dx_15_9_5_fu_4886;
reg   [31:0] ref_patch_dx_15_10_6_fu_4890;
reg   [31:0] ref_patch_dx_15_11_6_fu_4894;
reg   [31:0] ref_patch_dx_15_12_6_fu_4898;
reg   [31:0] ref_patch_dx_15_13_6_fu_4902;
reg   [31:0] ref_patch_dx_15_14_6_fu_4906;
reg   [31:0] ref_patch_dx_15_15_6_fu_4910;
reg   [31:0] ref_patch_dx_15_16_6_fu_4914;
reg   [31:0] ref_patch_dx_15_17_6_fu_4918;
reg   [31:0] ref_patch_dx_15_18_6_fu_4922;
reg   [31:0] ref_patch_dx_15_19_6_fu_4926;
reg   [31:0] ref_patch_dx_15_20_6_fu_4930;
reg   [31:0] ref_patch_dx_15_21_6_fu_4934;
reg   [31:0] ref_patch_dx_15_22_6_fu_4938;
reg   [31:0] ref_patch_dx_15_23_6_fu_4942;
reg   [31:0] ref_patch_dx_15_24_6_fu_4946;
reg   [31:0] ref_patch_dx_15_25_6_fu_4950;
reg   [31:0] ref_patch_dx_15_26_6_fu_4954;
reg   [31:0] ref_patch_dx_15_27_6_fu_4958;
reg   [31:0] ref_patch_dx_15_28_6_fu_4962;
reg   [31:0] ref_patch_dx_15_29_6_fu_4966;
reg   [31:0] ref_patch_dx_15_30_6_fu_4970;
reg   [31:0] ref_patch_dx_15_31_6_fu_4974;
reg   [31:0] ref_patch_dx_15_32_6_fu_4978;
reg   [31:0] ref_patch_dx_15_33_6_fu_4982;
reg   [31:0] ref_patch_dx_15_34_6_fu_4986;
reg   [31:0] ref_patch_dx_15_35_6_fu_4990;
reg   [31:0] ref_patch_dx_15_36_6_fu_4994;
reg   [31:0] ref_patch_dx_15_37_6_fu_4998;
reg   [31:0] ref_patch_dx_15_38_6_fu_5002;
reg   [31:0] ref_patch_dx_15_39_6_fu_5006;
reg   [31:0] ref_patch_dx_15_40_6_fu_5010;
reg   [31:0] ref_patch_dx_15_41_6_fu_5014;
reg   [31:0] ref_patch_dx_15_42_6_fu_5018;
reg   [31:0] ref_patch_dx_15_43_6_fu_5022;
reg   [31:0] ref_patch_dx_15_44_6_fu_5026;
reg   [31:0] ref_patch_dx_15_45_6_fu_5030;
reg   [31:0] ref_patch_dx_15_46_6_fu_5034;
reg   [31:0] ref_patch_dx_15_47_6_fu_5038;
reg   [31:0] ref_patch_dx_15_48_6_fu_5042;
reg   [31:0] ref_patch_dx_15_49_6_fu_5046;
reg   [31:0] ref_patch_dx_15_50_6_fu_5050;
reg   [31:0] ref_patch_dx_15_51_6_fu_5054;
reg   [31:0] ref_patch_dx_15_52_6_fu_5058;
reg   [31:0] ref_patch_dx_15_53_6_fu_5062;
reg   [31:0] ref_patch_dx_15_54_6_fu_5066;
reg   [31:0] ref_patch_dx_15_55_6_fu_5070;
reg   [31:0] ref_patch_dx_15_56_6_fu_5074;
reg   [31:0] ref_patch_dx_15_57_6_fu_5078;
reg   [31:0] ref_patch_dx_15_58_6_fu_5082;
reg   [31:0] ref_patch_dx_15_59_6_fu_5086;
reg   [31:0] ref_patch_dx_15_60_6_fu_5090;
reg   [31:0] ref_patch_dx_15_61_6_fu_5094;
reg   [31:0] ref_patch_dx_15_62_6_fu_5098;
reg   [31:0] ref_patch_dx_15_63_6_fu_5102;
reg   [31:0] ref_patch_dx_15_0_6_fu_5106;
reg   [31:0] ref_patch_dx_15_1_6_fu_5110;
reg   [31:0] ref_patch_dx_15_2_6_fu_5114;
reg   [31:0] ref_patch_dx_15_3_6_fu_5118;
reg   [31:0] ref_patch_dx_15_4_6_fu_5122;
reg   [31:0] ref_patch_dx_15_5_6_fu_5126;
reg   [31:0] ref_patch_dx_15_6_6_fu_5130;
reg   [31:0] ref_patch_dx_15_7_6_fu_5134;
reg   [31:0] ref_patch_dx_15_8_6_fu_5138;
reg   [31:0] ref_patch_dx_15_9_6_fu_5142;
reg   [31:0] ref_patch_dx_15_10_7_fu_5146;
reg   [31:0] ref_patch_dx_15_11_7_fu_5150;
reg   [31:0] ref_patch_dx_15_12_7_fu_5154;
reg   [31:0] ref_patch_dx_15_13_7_fu_5158;
reg   [31:0] ref_patch_dx_15_14_7_fu_5162;
reg   [31:0] ref_patch_dx_15_15_7_fu_5166;
reg   [31:0] ref_patch_dx_15_16_7_fu_5170;
reg   [31:0] ref_patch_dx_15_17_7_fu_5174;
reg   [31:0] ref_patch_dx_15_18_7_fu_5178;
reg   [31:0] ref_patch_dx_15_19_7_fu_5182;
reg   [31:0] ref_patch_dx_15_20_7_fu_5186;
reg   [31:0] ref_patch_dx_15_21_7_fu_5190;
reg   [31:0] ref_patch_dx_15_22_7_fu_5194;
reg   [31:0] ref_patch_dx_15_23_7_fu_5198;
reg   [31:0] ref_patch_dx_15_24_7_fu_5202;
reg   [31:0] ref_patch_dx_15_25_7_fu_5206;
reg   [31:0] ref_patch_dx_15_26_7_fu_5210;
reg   [31:0] ref_patch_dx_15_27_7_fu_5214;
reg   [31:0] ref_patch_dx_15_28_7_fu_5218;
reg   [31:0] ref_patch_dx_15_29_7_fu_5222;
reg   [31:0] ref_patch_dx_15_30_7_fu_5226;
reg   [31:0] ref_patch_dx_15_31_7_fu_5230;
reg   [31:0] ref_patch_dx_15_32_7_fu_5234;
reg   [31:0] ref_patch_dx_15_33_7_fu_5238;
reg   [31:0] ref_patch_dx_15_34_7_fu_5242;
reg   [31:0] ref_patch_dx_15_35_7_fu_5246;
reg   [31:0] ref_patch_dx_15_36_7_fu_5250;
reg   [31:0] ref_patch_dx_15_37_7_fu_5254;
reg   [31:0] ref_patch_dx_15_38_7_fu_5258;
reg   [31:0] ref_patch_dx_15_39_7_fu_5262;
reg   [31:0] ref_patch_dx_15_40_7_fu_5266;
reg   [31:0] ref_patch_dx_15_41_7_fu_5270;
reg   [31:0] ref_patch_dx_15_42_7_fu_5274;
reg   [31:0] ref_patch_dx_15_43_7_fu_5278;
reg   [31:0] ref_patch_dx_15_44_7_fu_5282;
reg   [31:0] ref_patch_dx_15_45_7_fu_5286;
reg   [31:0] ref_patch_dx_15_46_7_fu_5290;
reg   [31:0] ref_patch_dx_15_47_7_fu_5294;
reg   [31:0] ref_patch_dx_15_48_7_fu_5298;
reg   [31:0] ref_patch_dx_15_49_7_fu_5302;
reg   [31:0] ref_patch_dx_15_50_7_fu_5306;
reg   [31:0] ref_patch_dx_15_51_7_fu_5310;
reg   [31:0] ref_patch_dx_15_52_7_fu_5314;
reg   [31:0] ref_patch_dx_15_53_7_fu_5318;
reg   [31:0] ref_patch_dx_15_54_7_fu_5322;
reg   [31:0] ref_patch_dx_15_55_7_fu_5326;
reg   [31:0] ref_patch_dx_15_56_7_fu_5330;
reg   [31:0] ref_patch_dx_15_57_7_fu_5334;
reg   [31:0] ref_patch_dx_15_58_7_fu_5338;
reg   [31:0] ref_patch_dx_15_59_7_fu_5342;
reg   [31:0] ref_patch_dx_15_60_7_fu_5346;
reg   [31:0] ref_patch_dx_15_61_7_fu_5350;
reg   [31:0] ref_patch_dx_15_62_7_fu_5354;
reg   [31:0] ref_patch_dx_15_63_7_fu_5358;
reg   [31:0] ref_patch_dx_15_0_7_fu_5362;
reg   [31:0] ref_patch_dx_15_1_7_fu_5366;
reg   [31:0] ref_patch_dx_15_2_7_fu_5370;
reg   [31:0] ref_patch_dx_15_3_7_fu_5374;
reg   [31:0] ref_patch_dx_15_4_7_fu_5378;
reg   [31:0] ref_patch_dx_15_5_7_fu_5382;
reg   [31:0] ref_patch_dx_15_6_7_fu_5386;
reg   [31:0] ref_patch_dx_15_7_7_fu_5390;
reg   [31:0] ref_patch_dx_15_8_7_fu_5394;
reg   [31:0] ref_patch_dx_15_9_7_fu_5398;
reg   [31:0] ref_patch_dx_15_10_8_fu_5402;
reg   [31:0] ref_patch_dx_15_11_8_fu_5406;
reg   [31:0] ref_patch_dx_15_12_8_fu_5410;
reg   [31:0] ref_patch_dx_15_13_8_fu_5414;
reg   [31:0] ref_patch_dx_15_14_8_fu_5418;
reg   [31:0] ref_patch_dx_15_15_8_fu_5422;
reg   [31:0] ref_patch_dx_15_16_8_fu_5426;
reg   [31:0] ref_patch_dx_15_17_8_fu_5430;
reg   [31:0] ref_patch_dx_15_18_8_fu_5434;
reg   [31:0] ref_patch_dx_15_19_8_fu_5438;
reg   [31:0] ref_patch_dx_15_20_8_fu_5442;
reg   [31:0] ref_patch_dx_15_21_8_fu_5446;
reg   [31:0] ref_patch_dx_15_22_8_fu_5450;
reg   [31:0] ref_patch_dx_15_23_8_fu_5454;
reg   [31:0] ref_patch_dx_15_24_8_fu_5458;
reg   [31:0] ref_patch_dx_15_25_8_fu_5462;
reg   [31:0] ref_patch_dx_15_26_8_fu_5466;
reg   [31:0] ref_patch_dx_15_27_8_fu_5470;
reg   [31:0] ref_patch_dx_15_28_8_fu_5474;
reg   [31:0] ref_patch_dx_15_29_8_fu_5478;
reg   [31:0] ref_patch_dx_15_30_8_fu_5482;
reg   [31:0] ref_patch_dx_15_31_8_fu_5486;
reg   [31:0] ref_patch_dx_15_32_8_fu_5490;
reg   [31:0] ref_patch_dx_15_33_8_fu_5494;
reg   [31:0] ref_patch_dx_15_34_8_fu_5498;
reg   [31:0] ref_patch_dx_15_35_8_fu_5502;
reg   [31:0] ref_patch_dx_15_36_8_fu_5506;
reg   [31:0] ref_patch_dx_15_37_8_fu_5510;
reg   [31:0] ref_patch_dx_15_38_8_fu_5514;
reg   [31:0] ref_patch_dx_15_39_8_fu_5518;
reg   [31:0] ref_patch_dx_15_40_8_fu_5522;
reg   [31:0] ref_patch_dx_15_41_8_fu_5526;
reg   [31:0] ref_patch_dx_15_42_8_fu_5530;
reg   [31:0] ref_patch_dx_15_43_8_fu_5534;
reg   [31:0] ref_patch_dx_15_44_8_fu_5538;
reg   [31:0] ref_patch_dx_15_45_8_fu_5542;
reg   [31:0] ref_patch_dx_15_46_8_fu_5546;
reg   [31:0] ref_patch_dx_15_47_8_fu_5550;
reg   [31:0] ref_patch_dx_15_48_8_fu_5554;
reg   [31:0] ref_patch_dx_15_49_8_fu_5558;
reg   [31:0] ref_patch_dx_15_50_8_fu_5562;
reg   [31:0] ref_patch_dx_15_51_8_fu_5566;
reg   [31:0] ref_patch_dx_15_52_8_fu_5570;
reg   [31:0] ref_patch_dx_15_53_8_fu_5574;
reg   [31:0] ref_patch_dx_15_54_8_fu_5578;
reg   [31:0] ref_patch_dx_15_55_8_fu_5582;
reg   [31:0] ref_patch_dx_15_56_8_fu_5586;
reg   [31:0] ref_patch_dx_15_57_8_fu_5590;
reg   [31:0] ref_patch_dx_15_58_8_fu_5594;
reg   [31:0] ref_patch_dx_15_59_8_fu_5598;
reg   [31:0] ref_patch_dx_15_60_8_fu_5602;
reg   [31:0] ref_patch_dx_15_61_8_fu_5606;
reg   [31:0] ref_patch_dx_15_62_8_fu_5610;
reg   [31:0] ref_patch_dx_15_63_8_fu_5614;
reg   [31:0] ref_patch_dx_15_0_8_fu_5618;
reg   [31:0] ref_patch_dx_15_1_8_fu_5622;
reg   [31:0] ref_patch_dx_15_2_8_fu_5626;
reg   [31:0] ref_patch_dx_15_3_8_fu_5630;
reg   [31:0] ref_patch_dx_15_4_8_fu_5634;
reg   [31:0] ref_patch_dx_15_5_8_fu_5638;
reg   [31:0] ref_patch_dx_15_6_8_fu_5642;
reg   [31:0] ref_patch_dx_15_7_8_fu_5646;
reg   [31:0] ref_patch_dx_15_8_8_fu_5650;
reg   [31:0] ref_patch_dx_15_9_8_fu_5654;
reg   [31:0] ref_patch_dx_15_10_9_fu_5658;
reg   [31:0] ref_patch_dx_15_11_9_fu_5662;
reg   [31:0] ref_patch_dx_15_12_9_fu_5666;
reg   [31:0] ref_patch_dx_15_13_9_fu_5670;
reg   [31:0] ref_patch_dx_15_14_9_fu_5674;
reg   [31:0] ref_patch_dx_15_15_9_fu_5678;
reg   [31:0] ref_patch_dx_15_16_9_fu_5682;
reg   [31:0] ref_patch_dx_15_17_9_fu_5686;
reg   [31:0] ref_patch_dx_15_18_9_fu_5690;
reg   [31:0] ref_patch_dx_15_19_9_fu_5694;
reg   [31:0] ref_patch_dx_15_20_9_fu_5698;
reg   [31:0] ref_patch_dx_15_21_9_fu_5702;
reg   [31:0] ref_patch_dx_15_22_9_fu_5706;
reg   [31:0] ref_patch_dx_15_23_9_fu_5710;
reg   [31:0] ref_patch_dx_15_24_9_fu_5714;
reg   [31:0] ref_patch_dx_15_25_9_fu_5718;
reg   [31:0] ref_patch_dx_15_26_9_fu_5722;
reg   [31:0] ref_patch_dx_15_27_9_fu_5726;
reg   [31:0] ref_patch_dx_15_28_9_fu_5730;
reg   [31:0] ref_patch_dx_15_29_9_fu_5734;
reg   [31:0] ref_patch_dx_15_30_9_fu_5738;
reg   [31:0] ref_patch_dx_15_31_9_fu_5742;
reg   [31:0] ref_patch_dx_15_32_9_fu_5746;
reg   [31:0] ref_patch_dx_15_33_9_fu_5750;
reg   [31:0] ref_patch_dx_15_34_9_fu_5754;
reg   [31:0] ref_patch_dx_15_35_9_fu_5758;
reg   [31:0] ref_patch_dx_15_36_9_fu_5762;
reg   [31:0] ref_patch_dx_15_37_9_fu_5766;
reg   [31:0] ref_patch_dx_15_38_9_fu_5770;
reg   [31:0] ref_patch_dx_15_39_9_fu_5774;
reg   [31:0] ref_patch_dx_15_40_9_fu_5778;
reg   [31:0] ref_patch_dx_15_41_9_fu_5782;
reg   [31:0] ref_patch_dx_15_42_9_fu_5786;
reg   [31:0] ref_patch_dx_15_43_9_fu_5790;
reg   [31:0] ref_patch_dx_15_44_9_fu_5794;
reg   [31:0] ref_patch_dx_15_45_9_fu_5798;
reg   [31:0] ref_patch_dx_15_46_9_fu_5802;
reg   [31:0] ref_patch_dx_15_47_9_fu_5806;
reg   [31:0] ref_patch_dx_15_48_9_fu_5810;
reg   [31:0] ref_patch_dx_15_49_9_fu_5814;
reg   [31:0] ref_patch_dx_15_50_9_fu_5818;
reg   [31:0] ref_patch_dx_15_51_9_fu_5822;
reg   [31:0] ref_patch_dx_15_52_9_fu_5826;
reg   [31:0] ref_patch_dx_15_53_9_fu_5830;
reg   [31:0] ref_patch_dx_15_54_9_fu_5834;
reg   [31:0] ref_patch_dx_15_55_9_fu_5838;
reg   [31:0] ref_patch_dx_15_56_9_fu_5842;
reg   [31:0] ref_patch_dx_15_57_9_fu_5846;
reg   [31:0] ref_patch_dx_15_58_9_fu_5850;
reg   [31:0] ref_patch_dx_15_59_9_fu_5854;
reg   [31:0] ref_patch_dx_15_60_9_fu_5858;
reg   [31:0] ref_patch_dx_15_61_9_fu_5862;
reg   [31:0] ref_patch_dx_15_62_9_fu_5866;
reg   [31:0] ref_patch_dx_15_63_9_fu_5870;
reg   [31:0] ref_patch_dx_15_0_9_fu_5874;
reg   [31:0] ref_patch_dx_15_1_9_fu_5878;
reg   [31:0] ref_patch_dx_15_2_9_fu_5882;
reg   [31:0] ref_patch_dx_15_3_9_fu_5886;
reg   [31:0] ref_patch_dx_15_4_9_fu_5890;
reg   [31:0] ref_patch_dx_15_5_9_fu_5894;
reg   [31:0] ref_patch_dx_15_6_9_fu_5898;
reg   [31:0] ref_patch_dx_15_7_9_fu_5902;
reg   [31:0] ref_patch_dx_15_8_9_fu_5906;
reg   [31:0] ref_patch_dx_15_9_9_fu_5910;
reg   [31:0] ref_patch_dx_15_10_10_fu_5914;
reg   [31:0] ref_patch_dx_15_11_10_fu_5918;
reg   [31:0] ref_patch_dx_15_12_10_fu_5922;
reg   [31:0] ref_patch_dx_15_13_10_fu_5926;
reg   [31:0] ref_patch_dx_15_14_10_fu_5930;
reg   [31:0] ref_patch_dx_15_15_10_fu_5934;
reg   [31:0] ref_patch_dx_15_16_10_fu_5938;
reg   [31:0] ref_patch_dx_15_17_10_fu_5942;
reg   [31:0] ref_patch_dx_15_18_10_fu_5946;
reg   [31:0] ref_patch_dx_15_19_10_fu_5950;
reg   [31:0] ref_patch_dx_15_20_10_fu_5954;
reg   [31:0] ref_patch_dx_15_21_10_fu_5958;
reg   [31:0] ref_patch_dx_15_22_10_fu_5962;
reg   [31:0] ref_patch_dx_15_23_10_fu_5966;
reg   [31:0] ref_patch_dx_15_24_10_fu_5970;
reg   [31:0] ref_patch_dx_15_25_10_fu_5974;
reg   [31:0] ref_patch_dx_15_26_10_fu_5978;
reg   [31:0] ref_patch_dx_15_27_10_fu_5982;
reg   [31:0] ref_patch_dx_15_28_10_fu_5986;
reg   [31:0] ref_patch_dx_15_29_10_fu_5990;
reg   [31:0] ref_patch_dx_15_30_10_fu_5994;
reg   [31:0] ref_patch_dx_15_31_10_fu_5998;
reg   [31:0] ref_patch_dx_15_32_10_fu_6002;
reg   [31:0] ref_patch_dx_15_33_10_fu_6006;
reg   [31:0] ref_patch_dx_15_34_10_fu_6010;
reg   [31:0] ref_patch_dx_15_35_10_fu_6014;
reg   [31:0] ref_patch_dx_15_36_10_fu_6018;
reg   [31:0] ref_patch_dx_15_37_10_fu_6022;
reg   [31:0] ref_patch_dx_15_38_10_fu_6026;
reg   [31:0] ref_patch_dx_15_39_10_fu_6030;
reg   [31:0] ref_patch_dx_15_40_10_fu_6034;
reg   [31:0] ref_patch_dx_15_41_10_fu_6038;
reg   [31:0] ref_patch_dx_15_42_10_fu_6042;
reg   [31:0] ref_patch_dx_15_43_10_fu_6046;
reg   [31:0] ref_patch_dx_15_44_10_fu_6050;
reg   [31:0] ref_patch_dx_15_45_10_fu_6054;
reg   [31:0] ref_patch_dx_15_46_10_fu_6058;
reg   [31:0] ref_patch_dx_15_47_10_fu_6062;
reg   [31:0] ref_patch_dx_15_48_10_fu_6066;
reg   [31:0] ref_patch_dx_15_49_10_fu_6070;
reg   [31:0] ref_patch_dx_15_50_10_fu_6074;
reg   [31:0] ref_patch_dx_15_51_10_fu_6078;
reg   [31:0] ref_patch_dx_15_52_10_fu_6082;
reg   [31:0] ref_patch_dx_15_53_10_fu_6086;
reg   [31:0] ref_patch_dx_15_54_10_fu_6090;
reg   [31:0] ref_patch_dx_15_55_10_fu_6094;
reg   [31:0] ref_patch_dx_15_56_10_fu_6098;
reg   [31:0] ref_patch_dx_15_57_10_fu_6102;
reg   [31:0] ref_patch_dx_15_58_10_fu_6106;
reg   [31:0] ref_patch_dx_15_59_10_fu_6110;
reg   [31:0] ref_patch_dx_15_60_10_fu_6114;
reg   [31:0] ref_patch_dx_15_61_10_fu_6118;
reg   [31:0] ref_patch_dx_15_62_10_fu_6122;
reg   [31:0] ref_patch_dx_15_63_10_fu_6126;
reg   [31:0] ref_patch_dx_15_0_10_fu_6130;
reg   [31:0] ref_patch_dx_15_1_10_fu_6134;
reg   [31:0] ref_patch_dx_15_2_10_fu_6138;
reg   [31:0] ref_patch_dx_15_3_10_fu_6142;
reg   [31:0] ref_patch_dx_15_4_10_fu_6146;
reg   [31:0] ref_patch_dx_15_5_10_fu_6150;
reg   [31:0] ref_patch_dx_15_6_10_fu_6154;
reg   [31:0] ref_patch_dx_15_7_10_fu_6158;
reg   [31:0] ref_patch_dx_15_8_10_fu_6162;
reg   [31:0] ref_patch_dx_15_9_10_fu_6166;
reg   [31:0] ref_patch_dx_15_10_11_fu_6170;
reg   [31:0] ref_patch_dx_15_11_11_fu_6174;
reg   [31:0] ref_patch_dx_15_12_11_fu_6178;
reg   [31:0] ref_patch_dx_15_13_11_fu_6182;
reg   [31:0] ref_patch_dx_15_14_11_fu_6186;
reg   [31:0] ref_patch_dx_15_15_11_fu_6190;
reg   [31:0] ref_patch_dx_15_16_11_fu_6194;
reg   [31:0] ref_patch_dx_15_17_11_fu_6198;
reg   [31:0] ref_patch_dx_15_18_11_fu_6202;
reg   [31:0] ref_patch_dx_15_19_11_fu_6206;
reg   [31:0] ref_patch_dx_15_20_11_fu_6210;
reg   [31:0] ref_patch_dx_15_21_11_fu_6214;
reg   [31:0] ref_patch_dx_15_22_11_fu_6218;
reg   [31:0] ref_patch_dx_15_23_11_fu_6222;
reg   [31:0] ref_patch_dx_15_24_11_fu_6226;
reg   [31:0] ref_patch_dx_15_25_11_fu_6230;
reg   [31:0] ref_patch_dx_15_26_11_fu_6234;
reg   [31:0] ref_patch_dx_15_27_11_fu_6238;
reg   [31:0] ref_patch_dx_15_28_11_fu_6242;
reg   [31:0] ref_patch_dx_15_29_11_fu_6246;
reg   [31:0] ref_patch_dx_15_30_11_fu_6250;
reg   [31:0] ref_patch_dx_15_31_11_fu_6254;
reg   [31:0] ref_patch_dx_15_32_11_fu_6258;
reg   [31:0] ref_patch_dx_15_33_11_fu_6262;
reg   [31:0] ref_patch_dx_15_34_11_fu_6266;
reg   [31:0] ref_patch_dx_15_35_11_fu_6270;
reg   [31:0] ref_patch_dx_15_36_11_fu_6274;
reg   [31:0] ref_patch_dx_15_37_11_fu_6278;
reg   [31:0] ref_patch_dx_15_38_11_fu_6282;
reg   [31:0] ref_patch_dx_15_39_11_fu_6286;
reg   [31:0] ref_patch_dx_15_40_11_fu_6290;
reg   [31:0] ref_patch_dx_15_41_11_fu_6294;
reg   [31:0] ref_patch_dx_15_42_11_fu_6298;
reg   [31:0] ref_patch_dx_15_43_11_fu_6302;
reg   [31:0] ref_patch_dx_15_44_11_fu_6306;
reg   [31:0] ref_patch_dx_15_45_11_fu_6310;
reg   [31:0] ref_patch_dx_15_46_11_fu_6314;
reg   [31:0] ref_patch_dx_15_47_11_fu_6318;
reg   [31:0] ref_patch_dx_15_48_11_fu_6322;
reg   [31:0] ref_patch_dx_15_49_11_fu_6326;
reg   [31:0] ref_patch_dx_15_50_11_fu_6330;
reg   [31:0] ref_patch_dx_15_51_11_fu_6334;
reg   [31:0] ref_patch_dx_15_52_11_fu_6338;
reg   [31:0] ref_patch_dx_15_53_11_fu_6342;
reg   [31:0] ref_patch_dx_15_54_11_fu_6346;
reg   [31:0] ref_patch_dx_15_55_11_fu_6350;
reg   [31:0] ref_patch_dx_15_56_11_fu_6354;
reg   [31:0] ref_patch_dx_15_57_11_fu_6358;
reg   [31:0] ref_patch_dx_15_58_11_fu_6362;
reg   [31:0] ref_patch_dx_15_59_11_fu_6366;
reg   [31:0] ref_patch_dx_15_60_11_fu_6370;
reg   [31:0] ref_patch_dx_15_61_11_fu_6374;
reg   [31:0] ref_patch_dx_15_62_11_fu_6378;
reg   [31:0] ref_patch_dx_15_63_11_fu_6382;
reg   [31:0] ref_patch_dx_15_0_11_fu_6386;
reg   [31:0] ref_patch_dx_15_1_11_fu_6390;
reg   [31:0] ref_patch_dx_15_2_11_fu_6394;
reg   [31:0] ref_patch_dx_15_3_11_fu_6398;
reg   [31:0] ref_patch_dx_15_4_11_fu_6402;
reg   [31:0] ref_patch_dx_15_5_11_fu_6406;
reg   [31:0] ref_patch_dx_15_6_11_fu_6410;
reg   [31:0] ref_patch_dx_15_7_11_fu_6414;
reg   [31:0] ref_patch_dx_15_8_11_fu_6418;
reg   [31:0] ref_patch_dx_15_9_11_fu_6422;
reg   [31:0] ref_patch_dx_15_10_12_fu_6426;
reg   [31:0] ref_patch_dx_15_11_12_fu_6430;
reg   [31:0] ref_patch_dx_15_12_12_fu_6434;
reg   [31:0] ref_patch_dx_15_13_12_fu_6438;
reg   [31:0] ref_patch_dx_15_14_12_fu_6442;
reg   [31:0] ref_patch_dx_15_15_12_fu_6446;
reg   [31:0] ref_patch_dx_15_16_12_fu_6450;
reg   [31:0] ref_patch_dx_15_17_12_fu_6454;
reg   [31:0] ref_patch_dx_15_18_12_fu_6458;
reg   [31:0] ref_patch_dx_15_19_12_fu_6462;
reg   [31:0] ref_patch_dx_15_20_12_fu_6466;
reg   [31:0] ref_patch_dx_15_21_12_fu_6470;
reg   [31:0] ref_patch_dx_15_22_12_fu_6474;
reg   [31:0] ref_patch_dx_15_23_12_fu_6478;
reg   [31:0] ref_patch_dx_15_24_12_fu_6482;
reg   [31:0] ref_patch_dx_15_25_12_fu_6486;
reg   [31:0] ref_patch_dx_15_26_12_fu_6490;
reg   [31:0] ref_patch_dx_15_27_12_fu_6494;
reg   [31:0] ref_patch_dx_15_28_12_fu_6498;
reg   [31:0] ref_patch_dx_15_29_12_fu_6502;
reg   [31:0] ref_patch_dx_15_30_12_fu_6506;
reg   [31:0] ref_patch_dx_15_31_12_fu_6510;
reg   [31:0] ref_patch_dx_15_32_12_fu_6514;
reg   [31:0] ref_patch_dx_15_33_12_fu_6518;
reg   [31:0] ref_patch_dx_15_34_12_fu_6522;
reg   [31:0] ref_patch_dx_15_35_12_fu_6526;
reg   [31:0] ref_patch_dx_15_36_12_fu_6530;
reg   [31:0] ref_patch_dx_15_37_12_fu_6534;
reg   [31:0] ref_patch_dx_15_38_12_fu_6538;
reg   [31:0] ref_patch_dx_15_39_12_fu_6542;
reg   [31:0] ref_patch_dx_15_40_12_fu_6546;
reg   [31:0] ref_patch_dx_15_41_12_fu_6550;
reg   [31:0] ref_patch_dx_15_42_12_fu_6554;
reg   [31:0] ref_patch_dx_15_43_12_fu_6558;
reg   [31:0] ref_patch_dx_15_44_12_fu_6562;
reg   [31:0] ref_patch_dx_15_45_12_fu_6566;
reg   [31:0] ref_patch_dx_15_46_12_fu_6570;
reg   [31:0] ref_patch_dx_15_47_12_fu_6574;
reg   [31:0] ref_patch_dx_15_48_12_fu_6578;
reg   [31:0] ref_patch_dx_15_49_12_fu_6582;
reg   [31:0] ref_patch_dx_15_50_12_fu_6586;
reg   [31:0] ref_patch_dx_15_51_12_fu_6590;
reg   [31:0] ref_patch_dx_15_52_12_fu_6594;
reg   [31:0] ref_patch_dx_15_53_12_fu_6598;
reg   [31:0] ref_patch_dx_15_54_12_fu_6602;
reg   [31:0] ref_patch_dx_15_55_12_fu_6606;
reg   [31:0] ref_patch_dx_15_56_12_fu_6610;
reg   [31:0] ref_patch_dx_15_57_12_fu_6614;
reg   [31:0] ref_patch_dx_15_58_12_fu_6618;
reg   [31:0] ref_patch_dx_15_59_12_fu_6622;
reg   [31:0] ref_patch_dx_15_60_12_fu_6626;
reg   [31:0] ref_patch_dx_15_61_12_fu_6630;
reg   [31:0] ref_patch_dx_15_62_12_fu_6634;
reg   [31:0] ref_patch_dx_15_63_12_fu_6638;
reg   [31:0] ref_patch_dx_15_0_12_fu_6642;
reg   [31:0] ref_patch_dx_15_1_12_fu_6646;
reg   [31:0] ref_patch_dx_15_2_12_fu_6650;
reg   [31:0] ref_patch_dx_15_3_12_fu_6654;
reg   [31:0] ref_patch_dx_15_4_12_fu_6658;
reg   [31:0] ref_patch_dx_15_5_12_fu_6662;
reg   [31:0] ref_patch_dx_15_6_12_fu_6666;
reg   [31:0] ref_patch_dx_15_7_12_fu_6670;
reg   [31:0] ref_patch_dx_15_8_12_fu_6674;
reg   [31:0] ref_patch_dx_15_9_12_fu_6678;
reg   [31:0] ref_patch_dx_15_10_13_fu_6682;
reg   [31:0] ref_patch_dx_15_11_13_fu_6686;
reg   [31:0] ref_patch_dx_15_12_13_fu_6690;
reg   [31:0] ref_patch_dx_15_13_13_fu_6694;
reg   [31:0] ref_patch_dx_15_14_13_fu_6698;
reg   [31:0] ref_patch_dx_15_15_13_fu_6702;
reg   [31:0] ref_patch_dx_15_16_13_fu_6706;
reg   [31:0] ref_patch_dx_15_17_13_fu_6710;
reg   [31:0] ref_patch_dx_15_18_13_fu_6714;
reg   [31:0] ref_patch_dx_15_19_13_fu_6718;
reg   [31:0] ref_patch_dx_15_20_13_fu_6722;
reg   [31:0] ref_patch_dx_15_21_13_fu_6726;
reg   [31:0] ref_patch_dx_15_22_13_fu_6730;
reg   [31:0] ref_patch_dx_15_23_13_fu_6734;
reg   [31:0] ref_patch_dx_15_24_13_fu_6738;
reg   [31:0] ref_patch_dx_15_25_13_fu_6742;
reg   [31:0] ref_patch_dx_15_26_13_fu_6746;
reg   [31:0] ref_patch_dx_15_27_13_fu_6750;
reg   [31:0] ref_patch_dx_15_28_13_fu_6754;
reg   [31:0] ref_patch_dx_15_29_13_fu_6758;
reg   [31:0] ref_patch_dx_15_30_13_fu_6762;
reg   [31:0] ref_patch_dx_15_31_13_fu_6766;
reg   [31:0] ref_patch_dx_15_32_13_fu_6770;
reg   [31:0] ref_patch_dx_15_33_13_fu_6774;
reg   [31:0] ref_patch_dx_15_34_13_fu_6778;
reg   [31:0] ref_patch_dx_15_35_13_fu_6782;
reg   [31:0] ref_patch_dx_15_36_13_fu_6786;
reg   [31:0] ref_patch_dx_15_37_13_fu_6790;
reg   [31:0] ref_patch_dx_15_38_13_fu_6794;
reg   [31:0] ref_patch_dx_15_39_13_fu_6798;
reg   [31:0] ref_patch_dx_15_40_13_fu_6802;
reg   [31:0] ref_patch_dx_15_41_13_fu_6806;
reg   [31:0] ref_patch_dx_15_42_13_fu_6810;
reg   [31:0] ref_patch_dx_15_43_13_fu_6814;
reg   [31:0] ref_patch_dx_15_44_13_fu_6818;
reg   [31:0] ref_patch_dx_15_45_13_fu_6822;
reg   [31:0] ref_patch_dx_15_46_13_fu_6826;
reg   [31:0] ref_patch_dx_15_47_13_fu_6830;
reg   [31:0] ref_patch_dx_15_48_13_fu_6834;
reg   [31:0] ref_patch_dx_15_49_13_fu_6838;
reg   [31:0] ref_patch_dx_15_50_13_fu_6842;
reg   [31:0] ref_patch_dx_15_51_13_fu_6846;
reg   [31:0] ref_patch_dx_15_52_13_fu_6850;
reg   [31:0] ref_patch_dx_15_53_13_fu_6854;
reg   [31:0] ref_patch_dx_15_54_13_fu_6858;
reg   [31:0] ref_patch_dx_15_55_13_fu_6862;
reg   [31:0] ref_patch_dx_15_56_13_fu_6866;
reg   [31:0] ref_patch_dx_15_57_13_fu_6870;
reg   [31:0] ref_patch_dx_15_58_13_fu_6874;
reg   [31:0] ref_patch_dx_15_59_13_fu_6878;
reg   [31:0] ref_patch_dx_15_60_13_fu_6882;
reg   [31:0] ref_patch_dx_15_61_13_fu_6886;
reg   [31:0] ref_patch_dx_15_62_13_fu_6890;
reg   [31:0] ref_patch_dx_15_63_13_fu_6894;
reg   [31:0] ref_patch_dx_15_0_13_fu_6898;
reg   [31:0] ref_patch_dx_15_1_13_fu_6902;
reg   [31:0] ref_patch_dx_15_2_13_fu_6906;
reg   [31:0] ref_patch_dx_15_3_13_fu_6910;
reg   [31:0] ref_patch_dx_15_4_13_fu_6914;
reg   [31:0] ref_patch_dx_15_5_13_fu_6918;
reg   [31:0] ref_patch_dx_15_6_13_fu_6922;
reg   [31:0] ref_patch_dx_15_7_13_fu_6926;
reg   [31:0] ref_patch_dx_15_8_13_fu_6930;
reg   [31:0] ref_patch_dx_15_9_13_fu_6934;
reg   [31:0] ref_patch_dx_15_10_14_fu_6938;
reg   [31:0] ref_patch_dx_15_11_14_fu_6942;
reg   [31:0] ref_patch_dx_15_12_14_fu_6946;
reg   [31:0] ref_patch_dx_15_13_14_fu_6950;
reg   [31:0] ref_patch_dx_15_14_14_fu_6954;
reg   [31:0] ref_patch_dx_15_15_14_fu_6958;
reg   [31:0] ref_patch_dx_15_16_14_fu_6962;
reg   [31:0] ref_patch_dx_15_17_14_fu_6966;
reg   [31:0] ref_patch_dx_15_18_14_fu_6970;
reg   [31:0] ref_patch_dx_15_19_14_fu_6974;
reg   [31:0] ref_patch_dx_15_20_14_fu_6978;
reg   [31:0] ref_patch_dx_15_21_14_fu_6982;
reg   [31:0] ref_patch_dx_15_22_14_fu_6986;
reg   [31:0] ref_patch_dx_15_23_14_fu_6990;
reg   [31:0] ref_patch_dx_15_24_14_fu_6994;
reg   [31:0] ref_patch_dx_15_25_14_fu_6998;
reg   [31:0] ref_patch_dx_15_26_14_fu_7002;
reg   [31:0] ref_patch_dx_15_27_14_fu_7006;
reg   [31:0] ref_patch_dx_15_28_14_fu_7010;
reg   [31:0] ref_patch_dx_15_29_14_fu_7014;
reg   [31:0] ref_patch_dx_15_30_14_fu_7018;
reg   [31:0] ref_patch_dx_15_31_14_fu_7022;
reg   [31:0] ref_patch_dx_15_32_14_fu_7026;
reg   [31:0] ref_patch_dx_15_33_14_fu_7030;
reg   [31:0] ref_patch_dx_15_34_14_fu_7034;
reg   [31:0] ref_patch_dx_15_35_14_fu_7038;
reg   [31:0] ref_patch_dx_15_36_14_fu_7042;
reg   [31:0] ref_patch_dx_15_37_14_fu_7046;
reg   [31:0] ref_patch_dx_15_38_14_fu_7050;
reg   [31:0] ref_patch_dx_15_39_14_fu_7054;
reg   [31:0] ref_patch_dx_15_40_14_fu_7058;
reg   [31:0] ref_patch_dx_15_41_14_fu_7062;
reg   [31:0] ref_patch_dx_15_42_14_fu_7066;
reg   [31:0] ref_patch_dx_15_43_14_fu_7070;
reg   [31:0] ref_patch_dx_15_44_14_fu_7074;
reg   [31:0] ref_patch_dx_15_45_14_fu_7078;
reg   [31:0] ref_patch_dx_15_46_14_fu_7082;
reg   [31:0] ref_patch_dx_15_47_14_fu_7086;
reg   [31:0] ref_patch_dx_15_48_14_fu_7090;
reg   [31:0] ref_patch_dx_15_49_14_fu_7094;
reg   [31:0] ref_patch_dx_15_50_14_fu_7098;
reg   [31:0] ref_patch_dx_15_51_14_fu_7102;
reg   [31:0] ref_patch_dx_15_52_14_fu_7106;
reg   [31:0] ref_patch_dx_15_53_14_fu_7110;
reg   [31:0] ref_patch_dx_15_54_14_fu_7114;
reg   [31:0] ref_patch_dx_15_55_14_fu_7118;
reg   [31:0] ref_patch_dx_15_56_14_fu_7122;
reg   [31:0] ref_patch_dx_15_57_14_fu_7126;
reg   [31:0] ref_patch_dx_15_58_14_fu_7130;
reg   [31:0] ref_patch_dx_15_59_14_fu_7134;
reg   [31:0] ref_patch_dx_15_60_14_fu_7138;
reg   [31:0] ref_patch_dx_15_61_14_fu_7142;
reg   [31:0] ref_patch_dx_15_62_14_fu_7146;
reg   [31:0] ref_patch_dx_15_63_14_fu_7150;
reg   [31:0] ref_patch_dx_15_0_14_fu_7154;
reg   [31:0] ref_patch_dx_15_1_14_fu_7158;
reg   [31:0] ref_patch_dx_15_2_14_fu_7162;
reg   [31:0] ref_patch_dx_15_3_14_fu_7166;
reg   [31:0] ref_patch_dx_15_4_14_fu_7170;
reg   [31:0] ref_patch_dx_15_5_14_fu_7174;
reg   [31:0] ref_patch_dx_15_6_14_fu_7178;
reg   [31:0] ref_patch_dx_15_7_14_fu_7182;
reg   [31:0] ref_patch_dx_15_8_14_fu_7186;
reg   [31:0] ref_patch_dx_15_9_14_fu_7190;
reg   [31:0] ref_patch_dx_15_10_15_fu_7194;
reg   [31:0] ref_patch_dx_15_11_15_fu_7198;
reg   [31:0] ref_patch_dx_15_12_15_fu_7202;
reg   [31:0] ref_patch_dx_15_13_15_fu_7206;
reg   [31:0] ref_patch_dx_15_14_15_fu_7210;
reg   [31:0] ref_patch_dx_15_15_15_fu_7214;
reg   [31:0] ref_patch_dx_15_16_15_fu_7218;
reg   [31:0] ref_patch_dx_15_17_15_fu_7222;
reg   [31:0] ref_patch_dx_15_18_15_fu_7226;
reg   [31:0] ref_patch_dx_15_19_15_fu_7230;
reg   [31:0] ref_patch_dx_15_20_15_fu_7234;
reg   [31:0] ref_patch_dx_15_21_15_fu_7238;
reg   [31:0] ref_patch_dx_15_22_15_fu_7242;
reg   [31:0] ref_patch_dx_15_23_15_fu_7246;
reg   [31:0] ref_patch_dx_15_24_15_fu_7250;
reg   [31:0] ref_patch_dx_15_25_15_fu_7254;
reg   [31:0] ref_patch_dx_15_26_15_fu_7258;
reg   [31:0] ref_patch_dx_15_27_15_fu_7262;
reg   [31:0] ref_patch_dx_15_28_15_fu_7266;
reg   [31:0] ref_patch_dx_15_29_15_fu_7270;
reg   [31:0] ref_patch_dx_15_30_15_fu_7274;
reg   [31:0] ref_patch_dx_15_31_15_fu_7278;
reg   [31:0] ref_patch_dx_15_32_15_fu_7282;
reg   [31:0] ref_patch_dx_15_33_15_fu_7286;
reg   [31:0] ref_patch_dx_15_34_15_fu_7290;
reg   [31:0] ref_patch_dx_15_35_15_fu_7294;
reg   [31:0] ref_patch_dx_15_36_15_fu_7298;
reg   [31:0] ref_patch_dx_15_37_15_fu_7302;
reg   [31:0] ref_patch_dx_15_38_15_fu_7306;
reg   [31:0] ref_patch_dx_15_39_15_fu_7310;
reg   [31:0] ref_patch_dx_15_40_15_fu_7314;
reg   [31:0] ref_patch_dx_15_41_15_fu_7318;
reg   [31:0] ref_patch_dx_15_42_15_fu_7322;
reg   [31:0] ref_patch_dx_15_43_15_fu_7326;
reg   [31:0] ref_patch_dx_15_44_15_fu_7330;
reg   [31:0] ref_patch_dx_15_45_15_fu_7334;
reg   [31:0] ref_patch_dx_15_46_15_fu_7338;
reg   [31:0] ref_patch_dx_15_47_15_fu_7342;
reg   [31:0] ref_patch_dx_15_48_15_fu_7346;
reg   [31:0] ref_patch_dx_15_49_15_fu_7350;
reg   [31:0] ref_patch_dx_15_50_15_fu_7354;
reg   [31:0] ref_patch_dx_15_51_15_fu_7358;
reg   [31:0] ref_patch_dx_15_52_15_fu_7362;
reg   [31:0] ref_patch_dx_15_53_15_fu_7366;
reg   [31:0] ref_patch_dx_15_54_15_fu_7370;
reg   [31:0] ref_patch_dx_15_55_15_fu_7374;
reg   [31:0] ref_patch_dx_15_56_15_fu_7378;
reg   [31:0] ref_patch_dx_15_57_15_fu_7382;
reg   [31:0] ref_patch_dx_15_58_15_fu_7386;
reg   [31:0] ref_patch_dx_15_59_15_fu_7390;
reg   [31:0] ref_patch_dx_15_60_15_fu_7394;
reg   [31:0] ref_patch_dx_15_61_15_fu_7398;
reg   [31:0] ref_patch_dx_15_62_15_fu_7402;
reg   [31:0] ref_patch_dx_15_63_15_fu_7406;
reg   [31:0] ref_patch_dx_15_0_15_fu_7410;
reg   [31:0] ref_patch_dx_15_1_15_fu_7414;
reg   [31:0] ref_patch_dx_15_2_15_fu_7418;
reg   [31:0] ref_patch_dx_15_3_15_fu_7422;
reg   [31:0] ref_patch_dx_15_4_15_fu_7426;
reg   [31:0] ref_patch_dx_15_5_15_fu_7430;
reg   [31:0] ref_patch_dx_15_6_15_fu_7434;
reg   [31:0] ref_patch_dx_15_7_15_fu_7438;
reg   [31:0] ref_patch_dx_15_8_15_fu_7442;
reg   [31:0] ref_patch_dx_15_9_15_fu_7446;
reg   [31:0] ref_patch_dx_15_10_fu_7450;
reg   [31:0] ref_patch_dx_15_11_fu_7454;
reg   [31:0] ref_patch_dx_15_12_fu_7458;
reg   [31:0] ref_patch_dx_15_13_fu_7462;
reg   [31:0] ref_patch_dx_15_14_fu_7466;
reg   [31:0] ref_patch_dx_15_15_fu_7470;
reg   [31:0] ref_patch_dx_15_16_fu_7474;
reg   [31:0] ref_patch_dx_15_17_fu_7478;
reg   [31:0] ref_patch_dx_15_18_fu_7482;
reg   [31:0] ref_patch_dx_15_19_fu_7486;
reg   [31:0] ref_patch_dx_15_20_fu_7490;
reg   [31:0] ref_patch_dx_15_21_fu_7494;
reg   [31:0] ref_patch_dx_15_22_fu_7498;
reg   [31:0] ref_patch_dx_15_23_fu_7502;
reg   [31:0] ref_patch_dx_15_24_fu_7506;
reg   [31:0] ref_patch_dx_15_25_fu_7510;
reg   [31:0] ref_patch_dx_15_26_fu_7514;
reg   [31:0] ref_patch_dx_15_27_fu_7518;
reg   [31:0] ref_patch_dx_15_28_fu_7522;
reg   [31:0] ref_patch_dx_15_29_fu_7526;
reg   [31:0] ref_patch_dx_15_30_fu_7530;
reg   [31:0] ref_patch_dx_15_31_fu_7534;
reg   [31:0] ref_patch_dx_15_32_fu_7538;
reg   [31:0] ref_patch_dx_15_33_fu_7542;
reg   [31:0] ref_patch_dx_15_34_fu_7546;
reg   [31:0] ref_patch_dx_15_35_fu_7550;
reg   [31:0] ref_patch_dx_15_36_fu_7554;
reg   [31:0] ref_patch_dx_15_37_fu_7558;
reg   [31:0] ref_patch_dx_15_38_fu_7562;
reg   [31:0] ref_patch_dx_15_39_fu_7566;
reg   [31:0] ref_patch_dx_15_40_fu_7570;
reg   [31:0] ref_patch_dx_15_41_fu_7574;
reg   [31:0] ref_patch_dx_15_42_fu_7578;
reg   [31:0] ref_patch_dx_15_43_fu_7582;
reg   [31:0] ref_patch_dx_15_44_fu_7586;
reg   [31:0] ref_patch_dx_15_45_fu_7590;
reg   [31:0] ref_patch_dx_15_46_fu_7594;
reg   [31:0] ref_patch_dx_15_47_fu_7598;
reg   [31:0] ref_patch_dx_15_48_fu_7602;
reg   [31:0] ref_patch_dx_15_49_fu_7606;
reg   [31:0] ref_patch_dx_15_50_fu_7610;
reg   [31:0] ref_patch_dx_15_51_fu_7614;
reg   [31:0] ref_patch_dx_15_52_fu_7618;
reg   [31:0] ref_patch_dx_15_53_fu_7622;
reg   [31:0] ref_patch_dx_15_54_fu_7626;
reg   [31:0] ref_patch_dx_15_55_fu_7630;
reg   [31:0] ref_patch_dx_15_56_fu_7634;
reg   [31:0] ref_patch_dx_15_57_fu_7638;
reg   [31:0] ref_patch_dx_15_58_fu_7642;
reg   [31:0] ref_patch_dx_15_59_fu_7646;
reg   [31:0] ref_patch_dx_15_60_fu_7650;
reg   [31:0] ref_patch_dx_15_61_fu_7654;
reg   [31:0] ref_patch_dx_15_62_fu_7658;
reg   [31:0] ref_patch_dx_15_63_fu_7662;
reg   [31:0] ref_patch_dy_15_0_fu_7666;
reg   [31:0] ref_patch_dy_15_1_fu_7670;
reg   [31:0] ref_patch_dy_15_2_fu_7674;
reg   [31:0] ref_patch_dy_15_3_fu_7678;
reg   [31:0] ref_patch_dy_15_4_fu_7682;
reg   [31:0] ref_patch_dy_15_5_fu_7686;
reg   [31:0] ref_patch_dy_15_6_fu_7690;
reg   [31:0] ref_patch_dy_15_7_fu_7694;
reg   [31:0] ref_patch_dy_15_8_fu_7698;
reg   [31:0] ref_patch_dy_15_9_fu_7702;
reg   [31:0] ref_patch_dy_15_10_1_fu_7706;
reg   [31:0] ref_patch_dy_15_11_1_fu_7710;
reg   [31:0] ref_patch_dy_15_12_1_fu_7714;
reg   [31:0] ref_patch_dy_15_13_1_fu_7718;
reg   [31:0] ref_patch_dy_15_14_1_fu_7722;
reg   [31:0] ref_patch_dy_15_15_1_fu_7726;
reg   [31:0] ref_patch_dy_15_16_1_fu_7730;
reg   [31:0] ref_patch_dy_15_17_1_fu_7734;
reg   [31:0] ref_patch_dy_15_18_1_fu_7738;
reg   [31:0] ref_patch_dy_15_19_1_fu_7742;
reg   [31:0] ref_patch_dy_15_20_1_fu_7746;
reg   [31:0] ref_patch_dy_15_21_1_fu_7750;
reg   [31:0] ref_patch_dy_15_22_1_fu_7754;
reg   [31:0] ref_patch_dy_15_23_1_fu_7758;
reg   [31:0] ref_patch_dy_15_24_1_fu_7762;
reg   [31:0] ref_patch_dy_15_25_1_fu_7766;
reg   [31:0] ref_patch_dy_15_26_1_fu_7770;
reg   [31:0] ref_patch_dy_15_27_1_fu_7774;
reg   [31:0] ref_patch_dy_15_28_1_fu_7778;
reg   [31:0] ref_patch_dy_15_29_1_fu_7782;
reg   [31:0] ref_patch_dy_15_30_1_fu_7786;
reg   [31:0] ref_patch_dy_15_31_1_fu_7790;
reg   [31:0] ref_patch_dy_15_32_1_fu_7794;
reg   [31:0] ref_patch_dy_15_33_1_fu_7798;
reg   [31:0] ref_patch_dy_15_34_1_fu_7802;
reg   [31:0] ref_patch_dy_15_35_1_fu_7806;
reg   [31:0] ref_patch_dy_15_36_1_fu_7810;
reg   [31:0] ref_patch_dy_15_37_1_fu_7814;
reg   [31:0] ref_patch_dy_15_38_1_fu_7818;
reg   [31:0] ref_patch_dy_15_39_1_fu_7822;
reg   [31:0] ref_patch_dy_15_40_1_fu_7826;
reg   [31:0] ref_patch_dy_15_41_1_fu_7830;
reg   [31:0] ref_patch_dy_15_42_1_fu_7834;
reg   [31:0] ref_patch_dy_15_43_1_fu_7838;
reg   [31:0] ref_patch_dy_15_44_1_fu_7842;
reg   [31:0] ref_patch_dy_15_45_1_fu_7846;
reg   [31:0] ref_patch_dy_15_46_1_fu_7850;
reg   [31:0] ref_patch_dy_15_47_1_fu_7854;
reg   [31:0] ref_patch_dy_15_48_1_fu_7858;
reg   [31:0] ref_patch_dy_15_49_1_fu_7862;
reg   [31:0] ref_patch_dy_15_50_1_fu_7866;
reg   [31:0] ref_patch_dy_15_51_1_fu_7870;
reg   [31:0] ref_patch_dy_15_52_1_fu_7874;
reg   [31:0] ref_patch_dy_15_53_1_fu_7878;
reg   [31:0] ref_patch_dy_15_54_1_fu_7882;
reg   [31:0] ref_patch_dy_15_55_1_fu_7886;
reg   [31:0] ref_patch_dy_15_56_1_fu_7890;
reg   [31:0] ref_patch_dy_15_57_1_fu_7894;
reg   [31:0] ref_patch_dy_15_58_1_fu_7898;
reg   [31:0] ref_patch_dy_15_59_1_fu_7902;
reg   [31:0] ref_patch_dy_15_60_1_fu_7906;
reg   [31:0] ref_patch_dy_15_61_1_fu_7910;
reg   [31:0] ref_patch_dy_15_62_1_fu_7914;
reg   [31:0] ref_patch_dy_15_63_1_fu_7918;
reg   [31:0] ref_patch_dy_15_0_1_fu_7922;
reg   [31:0] ref_patch_dy_15_1_1_fu_7926;
reg   [31:0] ref_patch_dy_15_2_1_fu_7930;
reg   [31:0] ref_patch_dy_15_3_1_fu_7934;
reg   [31:0] ref_patch_dy_15_4_1_fu_7938;
reg   [31:0] ref_patch_dy_15_5_1_fu_7942;
reg   [31:0] ref_patch_dy_15_6_1_fu_7946;
reg   [31:0] ref_patch_dy_15_7_1_fu_7950;
reg   [31:0] ref_patch_dy_15_8_1_fu_7954;
reg   [31:0] ref_patch_dy_15_9_1_fu_7958;
reg   [31:0] ref_patch_dy_15_10_2_fu_7962;
reg   [31:0] ref_patch_dy_15_11_2_fu_7966;
reg   [31:0] ref_patch_dy_15_12_2_fu_7970;
reg   [31:0] ref_patch_dy_15_13_2_fu_7974;
reg   [31:0] ref_patch_dy_15_14_2_fu_7978;
reg   [31:0] ref_patch_dy_15_15_2_fu_7982;
reg   [31:0] ref_patch_dy_15_16_2_fu_7986;
reg   [31:0] ref_patch_dy_15_17_2_fu_7990;
reg   [31:0] ref_patch_dy_15_18_2_fu_7994;
reg   [31:0] ref_patch_dy_15_19_2_fu_7998;
reg   [31:0] ref_patch_dy_15_20_2_fu_8002;
reg   [31:0] ref_patch_dy_15_21_2_fu_8006;
reg   [31:0] ref_patch_dy_15_22_2_fu_8010;
reg   [31:0] ref_patch_dy_15_23_2_fu_8014;
reg   [31:0] ref_patch_dy_15_24_2_fu_8018;
reg   [31:0] ref_patch_dy_15_25_2_fu_8022;
reg   [31:0] ref_patch_dy_15_26_2_fu_8026;
reg   [31:0] ref_patch_dy_15_27_2_fu_8030;
reg   [31:0] ref_patch_dy_15_28_2_fu_8034;
reg   [31:0] ref_patch_dy_15_29_2_fu_8038;
reg   [31:0] ref_patch_dy_15_30_2_fu_8042;
reg   [31:0] ref_patch_dy_15_31_2_fu_8046;
reg   [31:0] ref_patch_dy_15_32_2_fu_8050;
reg   [31:0] ref_patch_dy_15_33_2_fu_8054;
reg   [31:0] ref_patch_dy_15_34_2_fu_8058;
reg   [31:0] ref_patch_dy_15_35_2_fu_8062;
reg   [31:0] ref_patch_dy_15_36_2_fu_8066;
reg   [31:0] ref_patch_dy_15_37_2_fu_8070;
reg   [31:0] ref_patch_dy_15_38_2_fu_8074;
reg   [31:0] ref_patch_dy_15_39_2_fu_8078;
reg   [31:0] ref_patch_dy_15_40_2_fu_8082;
reg   [31:0] ref_patch_dy_15_41_2_fu_8086;
reg   [31:0] ref_patch_dy_15_42_2_fu_8090;
reg   [31:0] ref_patch_dy_15_43_2_fu_8094;
reg   [31:0] ref_patch_dy_15_44_2_fu_8098;
reg   [31:0] ref_patch_dy_15_45_2_fu_8102;
reg   [31:0] ref_patch_dy_15_46_2_fu_8106;
reg   [31:0] ref_patch_dy_15_47_2_fu_8110;
reg   [31:0] ref_patch_dy_15_48_2_fu_8114;
reg   [31:0] ref_patch_dy_15_49_2_fu_8118;
reg   [31:0] ref_patch_dy_15_50_2_fu_8122;
reg   [31:0] ref_patch_dy_15_51_2_fu_8126;
reg   [31:0] ref_patch_dy_15_52_2_fu_8130;
reg   [31:0] ref_patch_dy_15_53_2_fu_8134;
reg   [31:0] ref_patch_dy_15_54_2_fu_8138;
reg   [31:0] ref_patch_dy_15_55_2_fu_8142;
reg   [31:0] ref_patch_dy_15_56_2_fu_8146;
reg   [31:0] ref_patch_dy_15_57_2_fu_8150;
reg   [31:0] ref_patch_dy_15_58_2_fu_8154;
reg   [31:0] ref_patch_dy_15_59_2_fu_8158;
reg   [31:0] ref_patch_dy_15_60_2_fu_8162;
reg   [31:0] ref_patch_dy_15_61_2_fu_8166;
reg   [31:0] ref_patch_dy_15_62_2_fu_8170;
reg   [31:0] ref_patch_dy_15_63_2_fu_8174;
reg   [31:0] ref_patch_dy_15_0_2_fu_8178;
reg   [31:0] ref_patch_dy_15_1_2_fu_8182;
reg   [31:0] ref_patch_dy_15_2_2_fu_8186;
reg   [31:0] ref_patch_dy_15_3_2_fu_8190;
reg   [31:0] ref_patch_dy_15_4_2_fu_8194;
reg   [31:0] ref_patch_dy_15_5_2_fu_8198;
reg   [31:0] ref_patch_dy_15_6_2_fu_8202;
reg   [31:0] ref_patch_dy_15_7_2_fu_8206;
reg   [31:0] ref_patch_dy_15_8_2_fu_8210;
reg   [31:0] ref_patch_dy_15_9_2_fu_8214;
reg   [31:0] ref_patch_dy_15_10_3_fu_8218;
reg   [31:0] ref_patch_dy_15_11_3_fu_8222;
reg   [31:0] ref_patch_dy_15_12_3_fu_8226;
reg   [31:0] ref_patch_dy_15_13_3_fu_8230;
reg   [31:0] ref_patch_dy_15_14_3_fu_8234;
reg   [31:0] ref_patch_dy_15_15_3_fu_8238;
reg   [31:0] ref_patch_dy_15_16_3_fu_8242;
reg   [31:0] ref_patch_dy_15_17_3_fu_8246;
reg   [31:0] ref_patch_dy_15_18_3_fu_8250;
reg   [31:0] ref_patch_dy_15_19_3_fu_8254;
reg   [31:0] ref_patch_dy_15_20_3_fu_8258;
reg   [31:0] ref_patch_dy_15_21_3_fu_8262;
reg   [31:0] ref_patch_dy_15_22_3_fu_8266;
reg   [31:0] ref_patch_dy_15_23_3_fu_8270;
reg   [31:0] ref_patch_dy_15_24_3_fu_8274;
reg   [31:0] ref_patch_dy_15_25_3_fu_8278;
reg   [31:0] ref_patch_dy_15_26_3_fu_8282;
reg   [31:0] ref_patch_dy_15_27_3_fu_8286;
reg   [31:0] ref_patch_dy_15_28_3_fu_8290;
reg   [31:0] ref_patch_dy_15_29_3_fu_8294;
reg   [31:0] ref_patch_dy_15_30_3_fu_8298;
reg   [31:0] ref_patch_dy_15_31_3_fu_8302;
reg   [31:0] ref_patch_dy_15_32_3_fu_8306;
reg   [31:0] ref_patch_dy_15_33_3_fu_8310;
reg   [31:0] ref_patch_dy_15_34_3_fu_8314;
reg   [31:0] ref_patch_dy_15_35_3_fu_8318;
reg   [31:0] ref_patch_dy_15_36_3_fu_8322;
reg   [31:0] ref_patch_dy_15_37_3_fu_8326;
reg   [31:0] ref_patch_dy_15_38_3_fu_8330;
reg   [31:0] ref_patch_dy_15_39_3_fu_8334;
reg   [31:0] ref_patch_dy_15_40_3_fu_8338;
reg   [31:0] ref_patch_dy_15_41_3_fu_8342;
reg   [31:0] ref_patch_dy_15_42_3_fu_8346;
reg   [31:0] ref_patch_dy_15_43_3_fu_8350;
reg   [31:0] ref_patch_dy_15_44_3_fu_8354;
reg   [31:0] ref_patch_dy_15_45_3_fu_8358;
reg   [31:0] ref_patch_dy_15_46_3_fu_8362;
reg   [31:0] ref_patch_dy_15_47_3_fu_8366;
reg   [31:0] ref_patch_dy_15_48_3_fu_8370;
reg   [31:0] ref_patch_dy_15_49_3_fu_8374;
reg   [31:0] ref_patch_dy_15_50_3_fu_8378;
reg   [31:0] ref_patch_dy_15_51_3_fu_8382;
reg   [31:0] ref_patch_dy_15_52_3_fu_8386;
reg   [31:0] ref_patch_dy_15_53_3_fu_8390;
reg   [31:0] ref_patch_dy_15_54_3_fu_8394;
reg   [31:0] ref_patch_dy_15_55_3_fu_8398;
reg   [31:0] ref_patch_dy_15_56_3_fu_8402;
reg   [31:0] ref_patch_dy_15_57_3_fu_8406;
reg   [31:0] ref_patch_dy_15_58_3_fu_8410;
reg   [31:0] ref_patch_dy_15_59_3_fu_8414;
reg   [31:0] ref_patch_dy_15_60_3_fu_8418;
reg   [31:0] ref_patch_dy_15_61_3_fu_8422;
reg   [31:0] ref_patch_dy_15_62_3_fu_8426;
reg   [31:0] ref_patch_dy_15_63_3_fu_8430;
reg   [31:0] ref_patch_dy_15_0_3_fu_8434;
reg   [31:0] ref_patch_dy_15_1_3_fu_8438;
reg   [31:0] ref_patch_dy_15_2_3_fu_8442;
reg   [31:0] ref_patch_dy_15_3_3_fu_8446;
reg   [31:0] ref_patch_dy_15_4_3_fu_8450;
reg   [31:0] ref_patch_dy_15_5_3_fu_8454;
reg   [31:0] ref_patch_dy_15_6_3_fu_8458;
reg   [31:0] ref_patch_dy_15_7_3_fu_8462;
reg   [31:0] ref_patch_dy_15_8_3_fu_8466;
reg   [31:0] ref_patch_dy_15_9_3_fu_8470;
reg   [31:0] ref_patch_dy_15_10_4_fu_8474;
reg   [31:0] ref_patch_dy_15_11_4_fu_8478;
reg   [31:0] ref_patch_dy_15_12_4_fu_8482;
reg   [31:0] ref_patch_dy_15_13_4_fu_8486;
reg   [31:0] ref_patch_dy_15_14_4_fu_8490;
reg   [31:0] ref_patch_dy_15_15_4_fu_8494;
reg   [31:0] ref_patch_dy_15_16_4_fu_8498;
reg   [31:0] ref_patch_dy_15_17_4_fu_8502;
reg   [31:0] ref_patch_dy_15_18_4_fu_8506;
reg   [31:0] ref_patch_dy_15_19_4_fu_8510;
reg   [31:0] ref_patch_dy_15_20_4_fu_8514;
reg   [31:0] ref_patch_dy_15_21_4_fu_8518;
reg   [31:0] ref_patch_dy_15_22_4_fu_8522;
reg   [31:0] ref_patch_dy_15_23_4_fu_8526;
reg   [31:0] ref_patch_dy_15_24_4_fu_8530;
reg   [31:0] ref_patch_dy_15_25_4_fu_8534;
reg   [31:0] ref_patch_dy_15_26_4_fu_8538;
reg   [31:0] ref_patch_dy_15_27_4_fu_8542;
reg   [31:0] ref_patch_dy_15_28_4_fu_8546;
reg   [31:0] ref_patch_dy_15_29_4_fu_8550;
reg   [31:0] ref_patch_dy_15_30_4_fu_8554;
reg   [31:0] ref_patch_dy_15_31_4_fu_8558;
reg   [31:0] ref_patch_dy_15_32_4_fu_8562;
reg   [31:0] ref_patch_dy_15_33_4_fu_8566;
reg   [31:0] ref_patch_dy_15_34_4_fu_8570;
reg   [31:0] ref_patch_dy_15_35_4_fu_8574;
reg   [31:0] ref_patch_dy_15_36_4_fu_8578;
reg   [31:0] ref_patch_dy_15_37_4_fu_8582;
reg   [31:0] ref_patch_dy_15_38_4_fu_8586;
reg   [31:0] ref_patch_dy_15_39_4_fu_8590;
reg   [31:0] ref_patch_dy_15_40_4_fu_8594;
reg   [31:0] ref_patch_dy_15_41_4_fu_8598;
reg   [31:0] ref_patch_dy_15_42_4_fu_8602;
reg   [31:0] ref_patch_dy_15_43_4_fu_8606;
reg   [31:0] ref_patch_dy_15_44_4_fu_8610;
reg   [31:0] ref_patch_dy_15_45_4_fu_8614;
reg   [31:0] ref_patch_dy_15_46_4_fu_8618;
reg   [31:0] ref_patch_dy_15_47_4_fu_8622;
reg   [31:0] ref_patch_dy_15_48_4_fu_8626;
reg   [31:0] ref_patch_dy_15_49_4_fu_8630;
reg   [31:0] ref_patch_dy_15_50_4_fu_8634;
reg   [31:0] ref_patch_dy_15_51_4_fu_8638;
reg   [31:0] ref_patch_dy_15_52_4_fu_8642;
reg   [31:0] ref_patch_dy_15_53_4_fu_8646;
reg   [31:0] ref_patch_dy_15_54_4_fu_8650;
reg   [31:0] ref_patch_dy_15_55_4_fu_8654;
reg   [31:0] ref_patch_dy_15_56_4_fu_8658;
reg   [31:0] ref_patch_dy_15_57_4_fu_8662;
reg   [31:0] ref_patch_dy_15_58_4_fu_8666;
reg   [31:0] ref_patch_dy_15_59_4_fu_8670;
reg   [31:0] ref_patch_dy_15_60_4_fu_8674;
reg   [31:0] ref_patch_dy_15_61_4_fu_8678;
reg   [31:0] ref_patch_dy_15_62_4_fu_8682;
reg   [31:0] ref_patch_dy_15_63_4_fu_8686;
reg   [31:0] ref_patch_dy_15_0_4_fu_8690;
reg   [31:0] ref_patch_dy_15_1_4_fu_8694;
reg   [31:0] ref_patch_dy_15_2_4_fu_8698;
reg   [31:0] ref_patch_dy_15_3_4_fu_8702;
reg   [31:0] ref_patch_dy_15_4_4_fu_8706;
reg   [31:0] ref_patch_dy_15_5_4_fu_8710;
reg   [31:0] ref_patch_dy_15_6_4_fu_8714;
reg   [31:0] ref_patch_dy_15_7_4_fu_8718;
reg   [31:0] ref_patch_dy_15_8_4_fu_8722;
reg   [31:0] ref_patch_dy_15_9_4_fu_8726;
reg   [31:0] ref_patch_dy_15_10_5_fu_8730;
reg   [31:0] ref_patch_dy_15_11_5_fu_8734;
reg   [31:0] ref_patch_dy_15_12_5_fu_8738;
reg   [31:0] ref_patch_dy_15_13_5_fu_8742;
reg   [31:0] ref_patch_dy_15_14_5_fu_8746;
reg   [31:0] ref_patch_dy_15_15_5_fu_8750;
reg   [31:0] ref_patch_dy_15_16_5_fu_8754;
reg   [31:0] ref_patch_dy_15_17_5_fu_8758;
reg   [31:0] ref_patch_dy_15_18_5_fu_8762;
reg   [31:0] ref_patch_dy_15_19_5_fu_8766;
reg   [31:0] ref_patch_dy_15_20_5_fu_8770;
reg   [31:0] ref_patch_dy_15_21_5_fu_8774;
reg   [31:0] ref_patch_dy_15_22_5_fu_8778;
reg   [31:0] ref_patch_dy_15_23_5_fu_8782;
reg   [31:0] ref_patch_dy_15_24_5_fu_8786;
reg   [31:0] ref_patch_dy_15_25_5_fu_8790;
reg   [31:0] ref_patch_dy_15_26_5_fu_8794;
reg   [31:0] ref_patch_dy_15_27_5_fu_8798;
reg   [31:0] ref_patch_dy_15_28_5_fu_8802;
reg   [31:0] ref_patch_dy_15_29_5_fu_8806;
reg   [31:0] ref_patch_dy_15_30_5_fu_8810;
reg   [31:0] ref_patch_dy_15_31_5_fu_8814;
reg   [31:0] ref_patch_dy_15_32_5_fu_8818;
reg   [31:0] ref_patch_dy_15_33_5_fu_8822;
reg   [31:0] ref_patch_dy_15_34_5_fu_8826;
reg   [31:0] ref_patch_dy_15_35_5_fu_8830;
reg   [31:0] ref_patch_dy_15_36_5_fu_8834;
reg   [31:0] ref_patch_dy_15_37_5_fu_8838;
reg   [31:0] ref_patch_dy_15_38_5_fu_8842;
reg   [31:0] ref_patch_dy_15_39_5_fu_8846;
reg   [31:0] ref_patch_dy_15_40_5_fu_8850;
reg   [31:0] ref_patch_dy_15_41_5_fu_8854;
reg   [31:0] ref_patch_dy_15_42_5_fu_8858;
reg   [31:0] ref_patch_dy_15_43_5_fu_8862;
reg   [31:0] ref_patch_dy_15_44_5_fu_8866;
reg   [31:0] ref_patch_dy_15_45_5_fu_8870;
reg   [31:0] ref_patch_dy_15_46_5_fu_8874;
reg   [31:0] ref_patch_dy_15_47_5_fu_8878;
reg   [31:0] ref_patch_dy_15_48_5_fu_8882;
reg   [31:0] ref_patch_dy_15_49_5_fu_8886;
reg   [31:0] ref_patch_dy_15_50_5_fu_8890;
reg   [31:0] ref_patch_dy_15_51_5_fu_8894;
reg   [31:0] ref_patch_dy_15_52_5_fu_8898;
reg   [31:0] ref_patch_dy_15_53_5_fu_8902;
reg   [31:0] ref_patch_dy_15_54_5_fu_8906;
reg   [31:0] ref_patch_dy_15_55_5_fu_8910;
reg   [31:0] ref_patch_dy_15_56_5_fu_8914;
reg   [31:0] ref_patch_dy_15_57_5_fu_8918;
reg   [31:0] ref_patch_dy_15_58_5_fu_8922;
reg   [31:0] ref_patch_dy_15_59_5_fu_8926;
reg   [31:0] ref_patch_dy_15_60_5_fu_8930;
reg   [31:0] ref_patch_dy_15_61_5_fu_8934;
reg   [31:0] ref_patch_dy_15_62_5_fu_8938;
reg   [31:0] ref_patch_dy_15_63_5_fu_8942;
reg   [31:0] ref_patch_dy_15_0_5_fu_8946;
reg   [31:0] ref_patch_dy_15_1_5_fu_8950;
reg   [31:0] ref_patch_dy_15_2_5_fu_8954;
reg   [31:0] ref_patch_dy_15_3_5_fu_8958;
reg   [31:0] ref_patch_dy_15_4_5_fu_8962;
reg   [31:0] ref_patch_dy_15_5_5_fu_8966;
reg   [31:0] ref_patch_dy_15_6_5_fu_8970;
reg   [31:0] ref_patch_dy_15_7_5_fu_8974;
reg   [31:0] ref_patch_dy_15_8_5_fu_8978;
reg   [31:0] ref_patch_dy_15_9_5_fu_8982;
reg   [31:0] ref_patch_dy_15_10_6_fu_8986;
reg   [31:0] ref_patch_dy_15_11_6_fu_8990;
reg   [31:0] ref_patch_dy_15_12_6_fu_8994;
reg   [31:0] ref_patch_dy_15_13_6_fu_8998;
reg   [31:0] ref_patch_dy_15_14_6_fu_9002;
reg   [31:0] ref_patch_dy_15_15_6_fu_9006;
reg   [31:0] ref_patch_dy_15_16_6_fu_9010;
reg   [31:0] ref_patch_dy_15_17_6_fu_9014;
reg   [31:0] ref_patch_dy_15_18_6_fu_9018;
reg   [31:0] ref_patch_dy_15_19_6_fu_9022;
reg   [31:0] ref_patch_dy_15_20_6_fu_9026;
reg   [31:0] ref_patch_dy_15_21_6_fu_9030;
reg   [31:0] ref_patch_dy_15_22_6_fu_9034;
reg   [31:0] ref_patch_dy_15_23_6_fu_9038;
reg   [31:0] ref_patch_dy_15_24_6_fu_9042;
reg   [31:0] ref_patch_dy_15_25_6_fu_9046;
reg   [31:0] ref_patch_dy_15_26_6_fu_9050;
reg   [31:0] ref_patch_dy_15_27_6_fu_9054;
reg   [31:0] ref_patch_dy_15_28_6_fu_9058;
reg   [31:0] ref_patch_dy_15_29_6_fu_9062;
reg   [31:0] ref_patch_dy_15_30_6_fu_9066;
reg   [31:0] ref_patch_dy_15_31_6_fu_9070;
reg   [31:0] ref_patch_dy_15_32_6_fu_9074;
reg   [31:0] ref_patch_dy_15_33_6_fu_9078;
reg   [31:0] ref_patch_dy_15_34_6_fu_9082;
reg   [31:0] ref_patch_dy_15_35_6_fu_9086;
reg   [31:0] ref_patch_dy_15_36_6_fu_9090;
reg   [31:0] ref_patch_dy_15_37_6_fu_9094;
reg   [31:0] ref_patch_dy_15_38_6_fu_9098;
reg   [31:0] ref_patch_dy_15_39_6_fu_9102;
reg   [31:0] ref_patch_dy_15_40_6_fu_9106;
reg   [31:0] ref_patch_dy_15_41_6_fu_9110;
reg   [31:0] ref_patch_dy_15_42_6_fu_9114;
reg   [31:0] ref_patch_dy_15_43_6_fu_9118;
reg   [31:0] ref_patch_dy_15_44_6_fu_9122;
reg   [31:0] ref_patch_dy_15_45_6_fu_9126;
reg   [31:0] ref_patch_dy_15_46_6_fu_9130;
reg   [31:0] ref_patch_dy_15_47_6_fu_9134;
reg   [31:0] ref_patch_dy_15_48_6_fu_9138;
reg   [31:0] ref_patch_dy_15_49_6_fu_9142;
reg   [31:0] ref_patch_dy_15_50_6_fu_9146;
reg   [31:0] ref_patch_dy_15_51_6_fu_9150;
reg   [31:0] ref_patch_dy_15_52_6_fu_9154;
reg   [31:0] ref_patch_dy_15_53_6_fu_9158;
reg   [31:0] ref_patch_dy_15_54_6_fu_9162;
reg   [31:0] ref_patch_dy_15_55_6_fu_9166;
reg   [31:0] ref_patch_dy_15_56_6_fu_9170;
reg   [31:0] ref_patch_dy_15_57_6_fu_9174;
reg   [31:0] ref_patch_dy_15_58_6_fu_9178;
reg   [31:0] ref_patch_dy_15_59_6_fu_9182;
reg   [31:0] ref_patch_dy_15_60_6_fu_9186;
reg   [31:0] ref_patch_dy_15_61_6_fu_9190;
reg   [31:0] ref_patch_dy_15_62_6_fu_9194;
reg   [31:0] ref_patch_dy_15_63_6_fu_9198;
reg   [31:0] ref_patch_dy_15_0_6_fu_9202;
reg   [31:0] ref_patch_dy_15_1_6_fu_9206;
reg   [31:0] ref_patch_dy_15_2_6_fu_9210;
reg   [31:0] ref_patch_dy_15_3_6_fu_9214;
reg   [31:0] ref_patch_dy_15_4_6_fu_9218;
reg   [31:0] ref_patch_dy_15_5_6_fu_9222;
reg   [31:0] ref_patch_dy_15_6_6_fu_9226;
reg   [31:0] ref_patch_dy_15_7_6_fu_9230;
reg   [31:0] ref_patch_dy_15_8_6_fu_9234;
reg   [31:0] ref_patch_dy_15_9_6_fu_9238;
reg   [31:0] ref_patch_dy_15_10_7_fu_9242;
reg   [31:0] ref_patch_dy_15_11_7_fu_9246;
reg   [31:0] ref_patch_dy_15_12_7_fu_9250;
reg   [31:0] ref_patch_dy_15_13_7_fu_9254;
reg   [31:0] ref_patch_dy_15_14_7_fu_9258;
reg   [31:0] ref_patch_dy_15_15_7_fu_9262;
reg   [31:0] ref_patch_dy_15_16_7_fu_9266;
reg   [31:0] ref_patch_dy_15_17_7_fu_9270;
reg   [31:0] ref_patch_dy_15_18_7_fu_9274;
reg   [31:0] ref_patch_dy_15_19_7_fu_9278;
reg   [31:0] ref_patch_dy_15_20_7_fu_9282;
reg   [31:0] ref_patch_dy_15_21_7_fu_9286;
reg   [31:0] ref_patch_dy_15_22_7_fu_9290;
reg   [31:0] ref_patch_dy_15_23_7_fu_9294;
reg   [31:0] ref_patch_dy_15_24_7_fu_9298;
reg   [31:0] ref_patch_dy_15_25_7_fu_9302;
reg   [31:0] ref_patch_dy_15_26_7_fu_9306;
reg   [31:0] ref_patch_dy_15_27_7_fu_9310;
reg   [31:0] ref_patch_dy_15_28_7_fu_9314;
reg   [31:0] ref_patch_dy_15_29_7_fu_9318;
reg   [31:0] ref_patch_dy_15_30_7_fu_9322;
reg   [31:0] ref_patch_dy_15_31_7_fu_9326;
reg   [31:0] ref_patch_dy_15_32_7_fu_9330;
reg   [31:0] ref_patch_dy_15_33_7_fu_9334;
reg   [31:0] ref_patch_dy_15_34_7_fu_9338;
reg   [31:0] ref_patch_dy_15_35_7_fu_9342;
reg   [31:0] ref_patch_dy_15_36_7_fu_9346;
reg   [31:0] ref_patch_dy_15_37_7_fu_9350;
reg   [31:0] ref_patch_dy_15_38_7_fu_9354;
reg   [31:0] ref_patch_dy_15_39_7_fu_9358;
reg   [31:0] ref_patch_dy_15_40_7_fu_9362;
reg   [31:0] ref_patch_dy_15_41_7_fu_9366;
reg   [31:0] ref_patch_dy_15_42_7_fu_9370;
reg   [31:0] ref_patch_dy_15_43_7_fu_9374;
reg   [31:0] ref_patch_dy_15_44_7_fu_9378;
reg   [31:0] ref_patch_dy_15_45_7_fu_9382;
reg   [31:0] ref_patch_dy_15_46_7_fu_9386;
reg   [31:0] ref_patch_dy_15_47_7_fu_9390;
reg   [31:0] ref_patch_dy_15_48_7_fu_9394;
reg   [31:0] ref_patch_dy_15_49_7_fu_9398;
reg   [31:0] ref_patch_dy_15_50_7_fu_9402;
reg   [31:0] ref_patch_dy_15_51_7_fu_9406;
reg   [31:0] ref_patch_dy_15_52_7_fu_9410;
reg   [31:0] ref_patch_dy_15_53_7_fu_9414;
reg   [31:0] ref_patch_dy_15_54_7_fu_9418;
reg   [31:0] ref_patch_dy_15_55_7_fu_9422;
reg   [31:0] ref_patch_dy_15_56_7_fu_9426;
reg   [31:0] ref_patch_dy_15_57_7_fu_9430;
reg   [31:0] ref_patch_dy_15_58_7_fu_9434;
reg   [31:0] ref_patch_dy_15_59_7_fu_9438;
reg   [31:0] ref_patch_dy_15_60_7_fu_9442;
reg   [31:0] ref_patch_dy_15_61_7_fu_9446;
reg   [31:0] ref_patch_dy_15_62_7_fu_9450;
reg   [31:0] ref_patch_dy_15_63_7_fu_9454;
reg   [31:0] ref_patch_dy_15_0_7_fu_9458;
reg   [31:0] ref_patch_dy_15_1_7_fu_9462;
reg   [31:0] ref_patch_dy_15_2_7_fu_9466;
reg   [31:0] ref_patch_dy_15_3_7_fu_9470;
reg   [31:0] ref_patch_dy_15_4_7_fu_9474;
reg   [31:0] ref_patch_dy_15_5_7_fu_9478;
reg   [31:0] ref_patch_dy_15_6_7_fu_9482;
reg   [31:0] ref_patch_dy_15_7_7_fu_9486;
reg   [31:0] ref_patch_dy_15_8_7_fu_9490;
reg   [31:0] ref_patch_dy_15_9_7_fu_9494;
reg   [31:0] ref_patch_dy_15_10_8_fu_9498;
reg   [31:0] ref_patch_dy_15_11_8_fu_9502;
reg   [31:0] ref_patch_dy_15_12_8_fu_9506;
reg   [31:0] ref_patch_dy_15_13_8_fu_9510;
reg   [31:0] ref_patch_dy_15_14_8_fu_9514;
reg   [31:0] ref_patch_dy_15_15_8_fu_9518;
reg   [31:0] ref_patch_dy_15_16_8_fu_9522;
reg   [31:0] ref_patch_dy_15_17_8_fu_9526;
reg   [31:0] ref_patch_dy_15_18_8_fu_9530;
reg   [31:0] ref_patch_dy_15_19_8_fu_9534;
reg   [31:0] ref_patch_dy_15_20_8_fu_9538;
reg   [31:0] ref_patch_dy_15_21_8_fu_9542;
reg   [31:0] ref_patch_dy_15_22_8_fu_9546;
reg   [31:0] ref_patch_dy_15_23_8_fu_9550;
reg   [31:0] ref_patch_dy_15_24_8_fu_9554;
reg   [31:0] ref_patch_dy_15_25_8_fu_9558;
reg   [31:0] ref_patch_dy_15_26_8_fu_9562;
reg   [31:0] ref_patch_dy_15_27_8_fu_9566;
reg   [31:0] ref_patch_dy_15_28_8_fu_9570;
reg   [31:0] ref_patch_dy_15_29_8_fu_9574;
reg   [31:0] ref_patch_dy_15_30_8_fu_9578;
reg   [31:0] ref_patch_dy_15_31_8_fu_9582;
reg   [31:0] ref_patch_dy_15_32_8_fu_9586;
reg   [31:0] ref_patch_dy_15_33_8_fu_9590;
reg   [31:0] ref_patch_dy_15_34_8_fu_9594;
reg   [31:0] ref_patch_dy_15_35_8_fu_9598;
reg   [31:0] ref_patch_dy_15_36_8_fu_9602;
reg   [31:0] ref_patch_dy_15_37_8_fu_9606;
reg   [31:0] ref_patch_dy_15_38_8_fu_9610;
reg   [31:0] ref_patch_dy_15_39_8_fu_9614;
reg   [31:0] ref_patch_dy_15_40_8_fu_9618;
reg   [31:0] ref_patch_dy_15_41_8_fu_9622;
reg   [31:0] ref_patch_dy_15_42_8_fu_9626;
reg   [31:0] ref_patch_dy_15_43_8_fu_9630;
reg   [31:0] ref_patch_dy_15_44_8_fu_9634;
reg   [31:0] ref_patch_dy_15_45_8_fu_9638;
reg   [31:0] ref_patch_dy_15_46_8_fu_9642;
reg   [31:0] ref_patch_dy_15_47_8_fu_9646;
reg   [31:0] ref_patch_dy_15_48_8_fu_9650;
reg   [31:0] ref_patch_dy_15_49_8_fu_9654;
reg   [31:0] ref_patch_dy_15_50_8_fu_9658;
reg   [31:0] ref_patch_dy_15_51_8_fu_9662;
reg   [31:0] ref_patch_dy_15_52_8_fu_9666;
reg   [31:0] ref_patch_dy_15_53_8_fu_9670;
reg   [31:0] ref_patch_dy_15_54_8_fu_9674;
reg   [31:0] ref_patch_dy_15_55_8_fu_9678;
reg   [31:0] ref_patch_dy_15_56_8_fu_9682;
reg   [31:0] ref_patch_dy_15_57_8_fu_9686;
reg   [31:0] ref_patch_dy_15_58_8_fu_9690;
reg   [31:0] ref_patch_dy_15_59_8_fu_9694;
reg   [31:0] ref_patch_dy_15_60_8_fu_9698;
reg   [31:0] ref_patch_dy_15_61_8_fu_9702;
reg   [31:0] ref_patch_dy_15_62_8_fu_9706;
reg   [31:0] ref_patch_dy_15_63_8_fu_9710;
reg   [31:0] ref_patch_dy_15_0_8_fu_9714;
reg   [31:0] ref_patch_dy_15_1_8_fu_9718;
reg   [31:0] ref_patch_dy_15_2_8_fu_9722;
reg   [31:0] ref_patch_dy_15_3_8_fu_9726;
reg   [31:0] ref_patch_dy_15_4_8_fu_9730;
reg   [31:0] ref_patch_dy_15_5_8_fu_9734;
reg   [31:0] ref_patch_dy_15_6_8_fu_9738;
reg   [31:0] ref_patch_dy_15_7_8_fu_9742;
reg   [31:0] ref_patch_dy_15_8_8_fu_9746;
reg   [31:0] ref_patch_dy_15_9_8_fu_9750;
reg   [31:0] ref_patch_dy_15_10_9_fu_9754;
reg   [31:0] ref_patch_dy_15_11_9_fu_9758;
reg   [31:0] ref_patch_dy_15_12_9_fu_9762;
reg   [31:0] ref_patch_dy_15_13_9_fu_9766;
reg   [31:0] ref_patch_dy_15_14_9_fu_9770;
reg   [31:0] ref_patch_dy_15_15_9_fu_9774;
reg   [31:0] ref_patch_dy_15_16_9_fu_9778;
reg   [31:0] ref_patch_dy_15_17_9_fu_9782;
reg   [31:0] ref_patch_dy_15_18_9_fu_9786;
reg   [31:0] ref_patch_dy_15_19_9_fu_9790;
reg   [31:0] ref_patch_dy_15_20_9_fu_9794;
reg   [31:0] ref_patch_dy_15_21_9_fu_9798;
reg   [31:0] ref_patch_dy_15_22_9_fu_9802;
reg   [31:0] ref_patch_dy_15_23_9_fu_9806;
reg   [31:0] ref_patch_dy_15_24_9_fu_9810;
reg   [31:0] ref_patch_dy_15_25_9_fu_9814;
reg   [31:0] ref_patch_dy_15_26_9_fu_9818;
reg   [31:0] ref_patch_dy_15_27_9_fu_9822;
reg   [31:0] ref_patch_dy_15_28_9_fu_9826;
reg   [31:0] ref_patch_dy_15_29_9_fu_9830;
reg   [31:0] ref_patch_dy_15_30_9_fu_9834;
reg   [31:0] ref_patch_dy_15_31_9_fu_9838;
reg   [31:0] ref_patch_dy_15_32_9_fu_9842;
reg   [31:0] ref_patch_dy_15_33_9_fu_9846;
reg   [31:0] ref_patch_dy_15_34_9_fu_9850;
reg   [31:0] ref_patch_dy_15_35_9_fu_9854;
reg   [31:0] ref_patch_dy_15_36_9_fu_9858;
reg   [31:0] ref_patch_dy_15_37_9_fu_9862;
reg   [31:0] ref_patch_dy_15_38_9_fu_9866;
reg   [31:0] ref_patch_dy_15_39_9_fu_9870;
reg   [31:0] ref_patch_dy_15_40_9_fu_9874;
reg   [31:0] ref_patch_dy_15_41_9_fu_9878;
reg   [31:0] ref_patch_dy_15_42_9_fu_9882;
reg   [31:0] ref_patch_dy_15_43_9_fu_9886;
reg   [31:0] ref_patch_dy_15_44_9_fu_9890;
reg   [31:0] ref_patch_dy_15_45_9_fu_9894;
reg   [31:0] ref_patch_dy_15_46_9_fu_9898;
reg   [31:0] ref_patch_dy_15_47_9_fu_9902;
reg   [31:0] ref_patch_dy_15_48_9_fu_9906;
reg   [31:0] ref_patch_dy_15_49_9_fu_9910;
reg   [31:0] ref_patch_dy_15_50_9_fu_9914;
reg   [31:0] ref_patch_dy_15_51_9_fu_9918;
reg   [31:0] ref_patch_dy_15_52_9_fu_9922;
reg   [31:0] ref_patch_dy_15_53_9_fu_9926;
reg   [31:0] ref_patch_dy_15_54_9_fu_9930;
reg   [31:0] ref_patch_dy_15_55_9_fu_9934;
reg   [31:0] ref_patch_dy_15_56_9_fu_9938;
reg   [31:0] ref_patch_dy_15_57_9_fu_9942;
reg   [31:0] ref_patch_dy_15_58_9_fu_9946;
reg   [31:0] ref_patch_dy_15_59_9_fu_9950;
reg   [31:0] ref_patch_dy_15_60_9_fu_9954;
reg   [31:0] ref_patch_dy_15_61_9_fu_9958;
reg   [31:0] ref_patch_dy_15_62_9_fu_9962;
reg   [31:0] ref_patch_dy_15_63_9_fu_9966;
reg   [31:0] ref_patch_dy_15_0_9_fu_9970;
reg   [31:0] ref_patch_dy_15_1_9_fu_9974;
reg   [31:0] ref_patch_dy_15_2_9_fu_9978;
reg   [31:0] ref_patch_dy_15_3_9_fu_9982;
reg   [31:0] ref_patch_dy_15_4_9_fu_9986;
reg   [31:0] ref_patch_dy_15_5_9_fu_9990;
reg   [31:0] ref_patch_dy_15_6_9_fu_9994;
reg   [31:0] ref_patch_dy_15_7_9_fu_9998;
reg   [31:0] ref_patch_dy_15_8_9_fu_10002;
reg   [31:0] ref_patch_dy_15_9_9_fu_10006;
reg   [31:0] ref_patch_dy_15_10_10_fu_10010;
reg   [31:0] ref_patch_dy_15_11_10_fu_10014;
reg   [31:0] ref_patch_dy_15_12_10_fu_10018;
reg   [31:0] ref_patch_dy_15_13_10_fu_10022;
reg   [31:0] ref_patch_dy_15_14_10_fu_10026;
reg   [31:0] ref_patch_dy_15_15_10_fu_10030;
reg   [31:0] ref_patch_dy_15_16_10_fu_10034;
reg   [31:0] ref_patch_dy_15_17_10_fu_10038;
reg   [31:0] ref_patch_dy_15_18_10_fu_10042;
reg   [31:0] ref_patch_dy_15_19_10_fu_10046;
reg   [31:0] ref_patch_dy_15_20_10_fu_10050;
reg   [31:0] ref_patch_dy_15_21_10_fu_10054;
reg   [31:0] ref_patch_dy_15_22_10_fu_10058;
reg   [31:0] ref_patch_dy_15_23_10_fu_10062;
reg   [31:0] ref_patch_dy_15_24_10_fu_10066;
reg   [31:0] ref_patch_dy_15_25_10_fu_10070;
reg   [31:0] ref_patch_dy_15_26_10_fu_10074;
reg   [31:0] ref_patch_dy_15_27_10_fu_10078;
reg   [31:0] ref_patch_dy_15_28_10_fu_10082;
reg   [31:0] ref_patch_dy_15_29_10_fu_10086;
reg   [31:0] ref_patch_dy_15_30_10_fu_10090;
reg   [31:0] ref_patch_dy_15_31_10_fu_10094;
reg   [31:0] ref_patch_dy_15_32_10_fu_10098;
reg   [31:0] ref_patch_dy_15_33_10_fu_10102;
reg   [31:0] ref_patch_dy_15_34_10_fu_10106;
reg   [31:0] ref_patch_dy_15_35_10_fu_10110;
reg   [31:0] ref_patch_dy_15_36_10_fu_10114;
reg   [31:0] ref_patch_dy_15_37_10_fu_10118;
reg   [31:0] ref_patch_dy_15_38_10_fu_10122;
reg   [31:0] ref_patch_dy_15_39_10_fu_10126;
reg   [31:0] ref_patch_dy_15_40_10_fu_10130;
reg   [31:0] ref_patch_dy_15_41_10_fu_10134;
reg   [31:0] ref_patch_dy_15_42_10_fu_10138;
reg   [31:0] ref_patch_dy_15_43_10_fu_10142;
reg   [31:0] ref_patch_dy_15_44_10_fu_10146;
reg   [31:0] ref_patch_dy_15_45_10_fu_10150;
reg   [31:0] ref_patch_dy_15_46_10_fu_10154;
reg   [31:0] ref_patch_dy_15_47_10_fu_10158;
reg   [31:0] ref_patch_dy_15_48_10_fu_10162;
reg   [31:0] ref_patch_dy_15_49_10_fu_10166;
reg   [31:0] ref_patch_dy_15_50_10_fu_10170;
reg   [31:0] ref_patch_dy_15_51_10_fu_10174;
reg   [31:0] ref_patch_dy_15_52_10_fu_10178;
reg   [31:0] ref_patch_dy_15_53_10_fu_10182;
reg   [31:0] ref_patch_dy_15_54_10_fu_10186;
reg   [31:0] ref_patch_dy_15_55_10_fu_10190;
reg   [31:0] ref_patch_dy_15_56_10_fu_10194;
reg   [31:0] ref_patch_dy_15_57_10_fu_10198;
reg   [31:0] ref_patch_dy_15_58_10_fu_10202;
reg   [31:0] ref_patch_dy_15_59_10_fu_10206;
reg   [31:0] ref_patch_dy_15_60_10_fu_10210;
reg   [31:0] ref_patch_dy_15_61_10_fu_10214;
reg   [31:0] ref_patch_dy_15_62_10_fu_10218;
reg   [31:0] ref_patch_dy_15_63_10_fu_10222;
reg   [31:0] ref_patch_dy_15_0_10_fu_10226;
reg   [31:0] ref_patch_dy_15_1_10_fu_10230;
reg   [31:0] ref_patch_dy_15_2_10_fu_10234;
reg   [31:0] ref_patch_dy_15_3_10_fu_10238;
reg   [31:0] ref_patch_dy_15_4_10_fu_10242;
reg   [31:0] ref_patch_dy_15_5_10_fu_10246;
reg   [31:0] ref_patch_dy_15_6_10_fu_10250;
reg   [31:0] ref_patch_dy_15_7_10_fu_10254;
reg   [31:0] ref_patch_dy_15_8_10_fu_10258;
reg   [31:0] ref_patch_dy_15_9_10_fu_10262;
reg   [31:0] ref_patch_dy_15_10_11_fu_10266;
reg   [31:0] ref_patch_dy_15_11_11_fu_10270;
reg   [31:0] ref_patch_dy_15_12_11_fu_10274;
reg   [31:0] ref_patch_dy_15_13_11_fu_10278;
reg   [31:0] ref_patch_dy_15_14_11_fu_10282;
reg   [31:0] ref_patch_dy_15_15_11_fu_10286;
reg   [31:0] ref_patch_dy_15_16_11_fu_10290;
reg   [31:0] ref_patch_dy_15_17_11_fu_10294;
reg   [31:0] ref_patch_dy_15_18_11_fu_10298;
reg   [31:0] ref_patch_dy_15_19_11_fu_10302;
reg   [31:0] ref_patch_dy_15_20_11_fu_10306;
reg   [31:0] ref_patch_dy_15_21_11_fu_10310;
reg   [31:0] ref_patch_dy_15_22_11_fu_10314;
reg   [31:0] ref_patch_dy_15_23_11_fu_10318;
reg   [31:0] ref_patch_dy_15_24_11_fu_10322;
reg   [31:0] ref_patch_dy_15_25_11_fu_10326;
reg   [31:0] ref_patch_dy_15_26_11_fu_10330;
reg   [31:0] ref_patch_dy_15_27_11_fu_10334;
reg   [31:0] ref_patch_dy_15_28_11_fu_10338;
reg   [31:0] ref_patch_dy_15_29_11_fu_10342;
reg   [31:0] ref_patch_dy_15_30_11_fu_10346;
reg   [31:0] ref_patch_dy_15_31_11_fu_10350;
reg   [31:0] ref_patch_dy_15_32_11_fu_10354;
reg   [31:0] ref_patch_dy_15_33_11_fu_10358;
reg   [31:0] ref_patch_dy_15_34_11_fu_10362;
reg   [31:0] ref_patch_dy_15_35_11_fu_10366;
reg   [31:0] ref_patch_dy_15_36_11_fu_10370;
reg   [31:0] ref_patch_dy_15_37_11_fu_10374;
reg   [31:0] ref_patch_dy_15_38_11_fu_10378;
reg   [31:0] ref_patch_dy_15_39_11_fu_10382;
reg   [31:0] ref_patch_dy_15_40_11_fu_10386;
reg   [31:0] ref_patch_dy_15_41_11_fu_10390;
reg   [31:0] ref_patch_dy_15_42_11_fu_10394;
reg   [31:0] ref_patch_dy_15_43_11_fu_10398;
reg   [31:0] ref_patch_dy_15_44_11_fu_10402;
reg   [31:0] ref_patch_dy_15_45_11_fu_10406;
reg   [31:0] ref_patch_dy_15_46_11_fu_10410;
reg   [31:0] ref_patch_dy_15_47_11_fu_10414;
reg   [31:0] ref_patch_dy_15_48_11_fu_10418;
reg   [31:0] ref_patch_dy_15_49_11_fu_10422;
reg   [31:0] ref_patch_dy_15_50_11_fu_10426;
reg   [31:0] ref_patch_dy_15_51_11_fu_10430;
reg   [31:0] ref_patch_dy_15_52_11_fu_10434;
reg   [31:0] ref_patch_dy_15_53_11_fu_10438;
reg   [31:0] ref_patch_dy_15_54_11_fu_10442;
reg   [31:0] ref_patch_dy_15_55_11_fu_10446;
reg   [31:0] ref_patch_dy_15_56_11_fu_10450;
reg   [31:0] ref_patch_dy_15_57_11_fu_10454;
reg   [31:0] ref_patch_dy_15_58_11_fu_10458;
reg   [31:0] ref_patch_dy_15_59_11_fu_10462;
reg   [31:0] ref_patch_dy_15_60_11_fu_10466;
reg   [31:0] ref_patch_dy_15_61_11_fu_10470;
reg   [31:0] ref_patch_dy_15_62_11_fu_10474;
reg   [31:0] ref_patch_dy_15_63_11_fu_10478;
reg   [31:0] ref_patch_dy_15_0_11_fu_10482;
reg   [31:0] ref_patch_dy_15_1_11_fu_10486;
reg   [31:0] ref_patch_dy_15_2_11_fu_10490;
reg   [31:0] ref_patch_dy_15_3_11_fu_10494;
reg   [31:0] ref_patch_dy_15_4_11_fu_10498;
reg   [31:0] ref_patch_dy_15_5_11_fu_10502;
reg   [31:0] ref_patch_dy_15_6_11_fu_10506;
reg   [31:0] ref_patch_dy_15_7_11_fu_10510;
reg   [31:0] ref_patch_dy_15_8_11_fu_10514;
reg   [31:0] ref_patch_dy_15_9_11_fu_10518;
reg   [31:0] ref_patch_dy_15_10_12_fu_10522;
reg   [31:0] ref_patch_dy_15_11_12_fu_10526;
reg   [31:0] ref_patch_dy_15_12_12_fu_10530;
reg   [31:0] ref_patch_dy_15_13_12_fu_10534;
reg   [31:0] ref_patch_dy_15_14_12_fu_10538;
reg   [31:0] ref_patch_dy_15_15_12_fu_10542;
reg   [31:0] ref_patch_dy_15_16_12_fu_10546;
reg   [31:0] ref_patch_dy_15_17_12_fu_10550;
reg   [31:0] ref_patch_dy_15_18_12_fu_10554;
reg   [31:0] ref_patch_dy_15_19_12_fu_10558;
reg   [31:0] ref_patch_dy_15_20_12_fu_10562;
reg   [31:0] ref_patch_dy_15_21_12_fu_10566;
reg   [31:0] ref_patch_dy_15_22_12_fu_10570;
reg   [31:0] ref_patch_dy_15_23_12_fu_10574;
reg   [31:0] ref_patch_dy_15_24_12_fu_10578;
reg   [31:0] ref_patch_dy_15_25_12_fu_10582;
reg   [31:0] ref_patch_dy_15_26_12_fu_10586;
reg   [31:0] ref_patch_dy_15_27_12_fu_10590;
reg   [31:0] ref_patch_dy_15_28_12_fu_10594;
reg   [31:0] ref_patch_dy_15_29_12_fu_10598;
reg   [31:0] ref_patch_dy_15_30_12_fu_10602;
reg   [31:0] ref_patch_dy_15_31_12_fu_10606;
reg   [31:0] ref_patch_dy_15_32_12_fu_10610;
reg   [31:0] ref_patch_dy_15_33_12_fu_10614;
reg   [31:0] ref_patch_dy_15_34_12_fu_10618;
reg   [31:0] ref_patch_dy_15_35_12_fu_10622;
reg   [31:0] ref_patch_dy_15_36_12_fu_10626;
reg   [31:0] ref_patch_dy_15_37_12_fu_10630;
reg   [31:0] ref_patch_dy_15_38_12_fu_10634;
reg   [31:0] ref_patch_dy_15_39_12_fu_10638;
reg   [31:0] ref_patch_dy_15_40_12_fu_10642;
reg   [31:0] ref_patch_dy_15_41_12_fu_10646;
reg   [31:0] ref_patch_dy_15_42_12_fu_10650;
reg   [31:0] ref_patch_dy_15_43_12_fu_10654;
reg   [31:0] ref_patch_dy_15_44_12_fu_10658;
reg   [31:0] ref_patch_dy_15_45_12_fu_10662;
reg   [31:0] ref_patch_dy_15_46_12_fu_10666;
reg   [31:0] ref_patch_dy_15_47_12_fu_10670;
reg   [31:0] ref_patch_dy_15_48_12_fu_10674;
reg   [31:0] ref_patch_dy_15_49_12_fu_10678;
reg   [31:0] ref_patch_dy_15_50_12_fu_10682;
reg   [31:0] ref_patch_dy_15_51_12_fu_10686;
reg   [31:0] ref_patch_dy_15_52_12_fu_10690;
reg   [31:0] ref_patch_dy_15_53_12_fu_10694;
reg   [31:0] ref_patch_dy_15_54_12_fu_10698;
reg   [31:0] ref_patch_dy_15_55_12_fu_10702;
reg   [31:0] ref_patch_dy_15_56_12_fu_10706;
reg   [31:0] ref_patch_dy_15_57_12_fu_10710;
reg   [31:0] ref_patch_dy_15_58_12_fu_10714;
reg   [31:0] ref_patch_dy_15_59_12_fu_10718;
reg   [31:0] ref_patch_dy_15_60_12_fu_10722;
reg   [31:0] ref_patch_dy_15_61_12_fu_10726;
reg   [31:0] ref_patch_dy_15_62_12_fu_10730;
reg   [31:0] ref_patch_dy_15_63_12_fu_10734;
reg   [31:0] ref_patch_dy_15_0_12_fu_10738;
reg   [31:0] ref_patch_dy_15_1_12_fu_10742;
reg   [31:0] ref_patch_dy_15_2_12_fu_10746;
reg   [31:0] ref_patch_dy_15_3_12_fu_10750;
reg   [31:0] ref_patch_dy_15_4_12_fu_10754;
reg   [31:0] ref_patch_dy_15_5_12_fu_10758;
reg   [31:0] ref_patch_dy_15_6_12_fu_10762;
reg   [31:0] ref_patch_dy_15_7_12_fu_10766;
reg   [31:0] ref_patch_dy_15_8_12_fu_10770;
reg   [31:0] ref_patch_dy_15_9_12_fu_10774;
reg   [31:0] ref_patch_dy_15_10_13_fu_10778;
reg   [31:0] ref_patch_dy_15_11_13_fu_10782;
reg   [31:0] ref_patch_dy_15_12_13_fu_10786;
reg   [31:0] ref_patch_dy_15_13_13_fu_10790;
reg   [31:0] ref_patch_dy_15_14_13_fu_10794;
reg   [31:0] ref_patch_dy_15_15_13_fu_10798;
reg   [31:0] ref_patch_dy_15_16_13_fu_10802;
reg   [31:0] ref_patch_dy_15_17_13_fu_10806;
reg   [31:0] ref_patch_dy_15_18_13_fu_10810;
reg   [31:0] ref_patch_dy_15_19_13_fu_10814;
reg   [31:0] ref_patch_dy_15_20_13_fu_10818;
reg   [31:0] ref_patch_dy_15_21_13_fu_10822;
reg   [31:0] ref_patch_dy_15_22_13_fu_10826;
reg   [31:0] ref_patch_dy_15_23_13_fu_10830;
reg   [31:0] ref_patch_dy_15_24_13_fu_10834;
reg   [31:0] ref_patch_dy_15_25_13_fu_10838;
reg   [31:0] ref_patch_dy_15_26_13_fu_10842;
reg   [31:0] ref_patch_dy_15_27_13_fu_10846;
reg   [31:0] ref_patch_dy_15_28_13_fu_10850;
reg   [31:0] ref_patch_dy_15_29_13_fu_10854;
reg   [31:0] ref_patch_dy_15_30_13_fu_10858;
reg   [31:0] ref_patch_dy_15_31_13_fu_10862;
reg   [31:0] ref_patch_dy_15_32_13_fu_10866;
reg   [31:0] ref_patch_dy_15_33_13_fu_10870;
reg   [31:0] ref_patch_dy_15_34_13_fu_10874;
reg   [31:0] ref_patch_dy_15_35_13_fu_10878;
reg   [31:0] ref_patch_dy_15_36_13_fu_10882;
reg   [31:0] ref_patch_dy_15_37_13_fu_10886;
reg   [31:0] ref_patch_dy_15_38_13_fu_10890;
reg   [31:0] ref_patch_dy_15_39_13_fu_10894;
reg   [31:0] ref_patch_dy_15_40_13_fu_10898;
reg   [31:0] ref_patch_dy_15_41_13_fu_10902;
reg   [31:0] ref_patch_dy_15_42_13_fu_10906;
reg   [31:0] ref_patch_dy_15_43_13_fu_10910;
reg   [31:0] ref_patch_dy_15_44_13_fu_10914;
reg   [31:0] ref_patch_dy_15_45_13_fu_10918;
reg   [31:0] ref_patch_dy_15_46_13_fu_10922;
reg   [31:0] ref_patch_dy_15_47_13_fu_10926;
reg   [31:0] ref_patch_dy_15_48_13_fu_10930;
reg   [31:0] ref_patch_dy_15_49_13_fu_10934;
reg   [31:0] ref_patch_dy_15_50_13_fu_10938;
reg   [31:0] ref_patch_dy_15_51_13_fu_10942;
reg   [31:0] ref_patch_dy_15_52_13_fu_10946;
reg   [31:0] ref_patch_dy_15_53_13_fu_10950;
reg   [31:0] ref_patch_dy_15_54_13_fu_10954;
reg   [31:0] ref_patch_dy_15_55_13_fu_10958;
reg   [31:0] ref_patch_dy_15_56_13_fu_10962;
reg   [31:0] ref_patch_dy_15_57_13_fu_10966;
reg   [31:0] ref_patch_dy_15_58_13_fu_10970;
reg   [31:0] ref_patch_dy_15_59_13_fu_10974;
reg   [31:0] ref_patch_dy_15_60_13_fu_10978;
reg   [31:0] ref_patch_dy_15_61_13_fu_10982;
reg   [31:0] ref_patch_dy_15_62_13_fu_10986;
reg   [31:0] ref_patch_dy_15_63_13_fu_10990;
reg   [31:0] ref_patch_dy_15_0_13_fu_10994;
reg   [31:0] ref_patch_dy_15_1_13_fu_10998;
reg   [31:0] ref_patch_dy_15_2_13_fu_11002;
reg   [31:0] ref_patch_dy_15_3_13_fu_11006;
reg   [31:0] ref_patch_dy_15_4_13_fu_11010;
reg   [31:0] ref_patch_dy_15_5_13_fu_11014;
reg   [31:0] ref_patch_dy_15_6_13_fu_11018;
reg   [31:0] ref_patch_dy_15_7_13_fu_11022;
reg   [31:0] ref_patch_dy_15_8_13_fu_11026;
reg   [31:0] ref_patch_dy_15_9_13_fu_11030;
reg   [31:0] ref_patch_dy_15_10_14_fu_11034;
reg   [31:0] ref_patch_dy_15_11_14_fu_11038;
reg   [31:0] ref_patch_dy_15_12_14_fu_11042;
reg   [31:0] ref_patch_dy_15_13_14_fu_11046;
reg   [31:0] ref_patch_dy_15_14_14_fu_11050;
reg   [31:0] ref_patch_dy_15_15_14_fu_11054;
reg   [31:0] ref_patch_dy_15_16_14_fu_11058;
reg   [31:0] ref_patch_dy_15_17_14_fu_11062;
reg   [31:0] ref_patch_dy_15_18_14_fu_11066;
reg   [31:0] ref_patch_dy_15_19_14_fu_11070;
reg   [31:0] ref_patch_dy_15_20_14_fu_11074;
reg   [31:0] ref_patch_dy_15_21_14_fu_11078;
reg   [31:0] ref_patch_dy_15_22_14_fu_11082;
reg   [31:0] ref_patch_dy_15_23_14_fu_11086;
reg   [31:0] ref_patch_dy_15_24_14_fu_11090;
reg   [31:0] ref_patch_dy_15_25_14_fu_11094;
reg   [31:0] ref_patch_dy_15_26_14_fu_11098;
reg   [31:0] ref_patch_dy_15_27_14_fu_11102;
reg   [31:0] ref_patch_dy_15_28_14_fu_11106;
reg   [31:0] ref_patch_dy_15_29_14_fu_11110;
reg   [31:0] ref_patch_dy_15_30_14_fu_11114;
reg   [31:0] ref_patch_dy_15_31_14_fu_11118;
reg   [31:0] ref_patch_dy_15_32_14_fu_11122;
reg   [31:0] ref_patch_dy_15_33_14_fu_11126;
reg   [31:0] ref_patch_dy_15_34_14_fu_11130;
reg   [31:0] ref_patch_dy_15_35_14_fu_11134;
reg   [31:0] ref_patch_dy_15_36_14_fu_11138;
reg   [31:0] ref_patch_dy_15_37_14_fu_11142;
reg   [31:0] ref_patch_dy_15_38_14_fu_11146;
reg   [31:0] ref_patch_dy_15_39_14_fu_11150;
reg   [31:0] ref_patch_dy_15_40_14_fu_11154;
reg   [31:0] ref_patch_dy_15_41_14_fu_11158;
reg   [31:0] ref_patch_dy_15_42_14_fu_11162;
reg   [31:0] ref_patch_dy_15_43_14_fu_11166;
reg   [31:0] ref_patch_dy_15_44_14_fu_11170;
reg   [31:0] ref_patch_dy_15_45_14_fu_11174;
reg   [31:0] ref_patch_dy_15_46_14_fu_11178;
reg   [31:0] ref_patch_dy_15_47_14_fu_11182;
reg   [31:0] ref_patch_dy_15_48_14_fu_11186;
reg   [31:0] ref_patch_dy_15_49_14_fu_11190;
reg   [31:0] ref_patch_dy_15_50_14_fu_11194;
reg   [31:0] ref_patch_dy_15_51_14_fu_11198;
reg   [31:0] ref_patch_dy_15_52_14_fu_11202;
reg   [31:0] ref_patch_dy_15_53_14_fu_11206;
reg   [31:0] ref_patch_dy_15_54_14_fu_11210;
reg   [31:0] ref_patch_dy_15_55_14_fu_11214;
reg   [31:0] ref_patch_dy_15_56_14_fu_11218;
reg   [31:0] ref_patch_dy_15_57_14_fu_11222;
reg   [31:0] ref_patch_dy_15_58_14_fu_11226;
reg   [31:0] ref_patch_dy_15_59_14_fu_11230;
reg   [31:0] ref_patch_dy_15_60_14_fu_11234;
reg   [31:0] ref_patch_dy_15_61_14_fu_11238;
reg   [31:0] ref_patch_dy_15_62_14_fu_11242;
reg   [31:0] ref_patch_dy_15_63_14_fu_11246;
reg   [31:0] ref_patch_dy_15_0_14_fu_11250;
reg   [31:0] ref_patch_dy_15_1_14_fu_11254;
reg   [31:0] ref_patch_dy_15_2_14_fu_11258;
reg   [31:0] ref_patch_dy_15_3_14_fu_11262;
reg   [31:0] ref_patch_dy_15_4_14_fu_11266;
reg   [31:0] ref_patch_dy_15_5_14_fu_11270;
reg   [31:0] ref_patch_dy_15_6_14_fu_11274;
reg   [31:0] ref_patch_dy_15_7_14_fu_11278;
reg   [31:0] ref_patch_dy_15_8_14_fu_11282;
reg   [31:0] ref_patch_dy_15_9_14_fu_11286;
reg   [31:0] ref_patch_dy_15_10_15_fu_11290;
reg   [31:0] ref_patch_dy_15_11_15_fu_11294;
reg   [31:0] ref_patch_dy_15_12_15_fu_11298;
reg   [31:0] ref_patch_dy_15_13_15_fu_11302;
reg   [31:0] ref_patch_dy_15_14_15_fu_11306;
reg   [31:0] ref_patch_dy_15_15_15_fu_11310;
reg   [31:0] ref_patch_dy_15_16_15_fu_11314;
reg   [31:0] ref_patch_dy_15_17_15_fu_11318;
reg   [31:0] ref_patch_dy_15_18_15_fu_11322;
reg   [31:0] ref_patch_dy_15_19_15_fu_11326;
reg   [31:0] ref_patch_dy_15_20_15_fu_11330;
reg   [31:0] ref_patch_dy_15_21_15_fu_11334;
reg   [31:0] ref_patch_dy_15_22_15_fu_11338;
reg   [31:0] ref_patch_dy_15_23_15_fu_11342;
reg   [31:0] ref_patch_dy_15_24_15_fu_11346;
reg   [31:0] ref_patch_dy_15_25_15_fu_11350;
reg   [31:0] ref_patch_dy_15_26_15_fu_11354;
reg   [31:0] ref_patch_dy_15_27_15_fu_11358;
reg   [31:0] ref_patch_dy_15_28_15_fu_11362;
reg   [31:0] ref_patch_dy_15_29_15_fu_11366;
reg   [31:0] ref_patch_dy_15_30_15_fu_11370;
reg   [31:0] ref_patch_dy_15_31_15_fu_11374;
reg   [31:0] ref_patch_dy_15_32_15_fu_11378;
reg   [31:0] ref_patch_dy_15_33_15_fu_11382;
reg   [31:0] ref_patch_dy_15_34_15_fu_11386;
reg   [31:0] ref_patch_dy_15_35_15_fu_11390;
reg   [31:0] ref_patch_dy_15_36_15_fu_11394;
reg   [31:0] ref_patch_dy_15_37_15_fu_11398;
reg   [31:0] ref_patch_dy_15_38_15_fu_11402;
reg   [31:0] ref_patch_dy_15_39_15_fu_11406;
reg   [31:0] ref_patch_dy_15_40_15_fu_11410;
reg   [31:0] ref_patch_dy_15_41_15_fu_11414;
reg   [31:0] ref_patch_dy_15_42_15_fu_11418;
reg   [31:0] ref_patch_dy_15_43_15_fu_11422;
reg   [31:0] ref_patch_dy_15_44_15_fu_11426;
reg   [31:0] ref_patch_dy_15_45_15_fu_11430;
reg   [31:0] ref_patch_dy_15_46_15_fu_11434;
reg   [31:0] ref_patch_dy_15_47_15_fu_11438;
reg   [31:0] ref_patch_dy_15_48_15_fu_11442;
reg   [31:0] ref_patch_dy_15_49_15_fu_11446;
reg   [31:0] ref_patch_dy_15_50_15_fu_11450;
reg   [31:0] ref_patch_dy_15_51_15_fu_11454;
reg   [31:0] ref_patch_dy_15_52_15_fu_11458;
reg   [31:0] ref_patch_dy_15_53_15_fu_11462;
reg   [31:0] ref_patch_dy_15_54_15_fu_11466;
reg   [31:0] ref_patch_dy_15_55_15_fu_11470;
reg   [31:0] ref_patch_dy_15_56_15_fu_11474;
reg   [31:0] ref_patch_dy_15_57_15_fu_11478;
reg   [31:0] ref_patch_dy_15_58_15_fu_11482;
reg   [31:0] ref_patch_dy_15_59_15_fu_11486;
reg   [31:0] ref_patch_dy_15_60_15_fu_11490;
reg   [31:0] ref_patch_dy_15_61_15_fu_11494;
reg   [31:0] ref_patch_dy_15_62_15_fu_11498;
reg   [31:0] ref_patch_dy_15_63_15_fu_11502;
reg   [31:0] ref_patch_dy_15_0_15_fu_11506;
reg   [31:0] ref_patch_dy_15_1_15_fu_11510;
reg   [31:0] ref_patch_dy_15_2_15_fu_11514;
reg   [31:0] ref_patch_dy_15_3_15_fu_11518;
reg   [31:0] ref_patch_dy_15_4_15_fu_11522;
reg   [31:0] ref_patch_dy_15_5_15_fu_11526;
reg   [31:0] ref_patch_dy_15_6_15_fu_11530;
reg   [31:0] ref_patch_dy_15_7_15_fu_11534;
reg   [31:0] ref_patch_dy_15_8_15_fu_11538;
reg   [31:0] ref_patch_dy_15_9_15_fu_11542;
reg   [31:0] ref_patch_dy_15_10_fu_11546;
reg   [31:0] ref_patch_dy_15_11_fu_11550;
reg   [31:0] ref_patch_dy_15_12_fu_11554;
reg   [31:0] ref_patch_dy_15_13_fu_11558;
reg   [31:0] ref_patch_dy_15_14_fu_11562;
reg   [31:0] ref_patch_dy_15_15_fu_11566;
reg   [31:0] ref_patch_dy_15_16_fu_11570;
reg   [31:0] ref_patch_dy_15_17_fu_11574;
reg   [31:0] ref_patch_dy_15_18_fu_11578;
reg   [31:0] ref_patch_dy_15_19_fu_11582;
reg   [31:0] ref_patch_dy_15_20_fu_11586;
reg   [31:0] ref_patch_dy_15_21_fu_11590;
reg   [31:0] ref_patch_dy_15_22_fu_11594;
reg   [31:0] ref_patch_dy_15_23_fu_11598;
reg   [31:0] ref_patch_dy_15_24_fu_11602;
reg   [31:0] ref_patch_dy_15_25_fu_11606;
reg   [31:0] ref_patch_dy_15_26_fu_11610;
reg   [31:0] ref_patch_dy_15_27_fu_11614;
reg   [31:0] ref_patch_dy_15_28_fu_11618;
reg   [31:0] ref_patch_dy_15_29_fu_11622;
reg   [31:0] ref_patch_dy_15_30_fu_11626;
reg   [31:0] ref_patch_dy_15_31_fu_11630;
reg   [31:0] ref_patch_dy_15_32_fu_11634;
reg   [31:0] ref_patch_dy_15_33_fu_11638;
reg   [31:0] ref_patch_dy_15_34_fu_11642;
reg   [31:0] ref_patch_dy_15_35_fu_11646;
reg   [31:0] ref_patch_dy_15_36_fu_11650;
reg   [31:0] ref_patch_dy_15_37_fu_11654;
reg   [31:0] ref_patch_dy_15_38_fu_11658;
reg   [31:0] ref_patch_dy_15_39_fu_11662;
reg   [31:0] ref_patch_dy_15_40_fu_11666;
reg   [31:0] ref_patch_dy_15_41_fu_11670;
reg   [31:0] ref_patch_dy_15_42_fu_11674;
reg   [31:0] ref_patch_dy_15_43_fu_11678;
reg   [31:0] ref_patch_dy_15_44_fu_11682;
reg   [31:0] ref_patch_dy_15_45_fu_11686;
reg   [31:0] ref_patch_dy_15_46_fu_11690;
reg   [31:0] ref_patch_dy_15_47_fu_11694;
reg   [31:0] ref_patch_dy_15_48_fu_11698;
reg   [31:0] ref_patch_dy_15_49_fu_11702;
reg   [31:0] ref_patch_dy_15_50_fu_11706;
reg   [31:0] ref_patch_dy_15_51_fu_11710;
reg   [31:0] ref_patch_dy_15_52_fu_11714;
reg   [31:0] ref_patch_dy_15_53_fu_11718;
reg   [31:0] ref_patch_dy_15_54_fu_11722;
reg   [31:0] ref_patch_dy_15_55_fu_11726;
reg   [31:0] ref_patch_dy_15_56_fu_11730;
reg   [31:0] ref_patch_dy_15_57_fu_11734;
reg   [31:0] ref_patch_dy_15_58_fu_11738;
reg   [31:0] ref_patch_dy_15_59_fu_11742;
reg   [31:0] ref_patch_dy_15_60_fu_11746;
reg   [31:0] ref_patch_dy_15_61_fu_11750;
reg   [31:0] ref_patch_dy_15_62_fu_11754;
reg   [31:0] ref_patch_dy_15_63_fu_11758;
reg   [31:0] H_inv_15_0_fu_11762;
wire   [31:0] grp_fu_17004_p2;
reg   [31:0] H_inv_15_3_fu_11766;
reg   [31:0] H_inv_15_6_fu_11770;
reg   [31:0] H_inv_15_3_1_fu_11774;
reg   [31:0] H_inv_15_4_fu_11778;
reg   [31:0] H_inv_15_7_fu_11782;
reg   [31:0] H_inv_15_6_1_fu_11786;
reg   [31:0] H_inv_15_7_1_fu_11790;
reg   [31:0] H_inv_15_8_fu_11794;
reg   [31:0] H_inv_15_0_1_fu_11798;
reg   [31:0] H_inv_15_3_2_fu_11802;
reg   [31:0] H_inv_15_6_2_fu_11806;
reg   [31:0] H_inv_15_3_3_fu_11810;
reg   [31:0] H_inv_15_4_1_fu_11814;
reg   [31:0] H_inv_15_7_2_fu_11818;
reg   [31:0] H_inv_15_6_3_fu_11822;
reg   [31:0] H_inv_15_7_3_fu_11826;
reg   [31:0] H_inv_15_8_1_fu_11830;
reg   [31:0] H_inv_15_0_2_fu_11834;
reg   [31:0] H_inv_15_3_4_fu_11838;
reg   [31:0] H_inv_15_6_4_fu_11842;
reg   [31:0] H_inv_15_3_5_fu_11846;
reg   [31:0] H_inv_15_4_2_fu_11850;
reg   [31:0] H_inv_15_7_4_fu_11854;
reg   [31:0] H_inv_15_6_5_fu_11858;
reg   [31:0] H_inv_15_7_5_fu_11862;
reg   [31:0] H_inv_15_8_2_fu_11866;
reg   [31:0] H_inv_15_0_3_fu_11870;
reg   [31:0] H_inv_15_3_6_fu_11874;
reg   [31:0] H_inv_15_6_6_fu_11878;
reg   [31:0] H_inv_15_3_7_fu_11882;
reg   [31:0] H_inv_15_4_3_fu_11886;
reg   [31:0] H_inv_15_7_6_fu_11890;
reg   [31:0] H_inv_15_6_7_fu_11894;
reg   [31:0] H_inv_15_7_7_fu_11898;
reg   [31:0] H_inv_15_8_3_fu_11902;
reg   [31:0] H_inv_15_0_4_fu_11906;
reg   [31:0] H_inv_15_3_8_fu_11910;
reg   [31:0] H_inv_15_6_8_fu_11914;
reg   [31:0] H_inv_15_3_9_fu_11918;
reg   [31:0] H_inv_15_4_4_fu_11922;
reg   [31:0] H_inv_15_7_8_fu_11926;
reg   [31:0] H_inv_15_6_9_fu_11930;
reg   [31:0] H_inv_15_7_9_fu_11934;
reg   [31:0] H_inv_15_8_4_fu_11938;
reg   [31:0] H_inv_15_0_5_fu_11942;
reg   [31:0] H_inv_15_3_10_fu_11946;
reg   [31:0] H_inv_15_6_10_fu_11950;
reg   [31:0] H_inv_15_3_11_fu_11954;
reg   [31:0] H_inv_15_4_5_fu_11958;
reg   [31:0] H_inv_15_7_10_fu_11962;
reg   [31:0] H_inv_15_6_11_fu_11966;
reg   [31:0] H_inv_15_7_11_fu_11970;
reg   [31:0] H_inv_15_8_5_fu_11974;
reg   [31:0] H_inv_15_0_6_fu_11978;
reg   [31:0] H_inv_15_3_12_fu_11982;
reg   [31:0] H_inv_15_6_12_fu_11986;
reg   [31:0] H_inv_15_3_13_fu_11990;
reg   [31:0] H_inv_15_4_6_fu_11994;
reg   [31:0] H_inv_15_7_12_fu_11998;
reg   [31:0] H_inv_15_6_13_fu_12002;
reg   [31:0] H_inv_15_7_13_fu_12006;
reg   [31:0] H_inv_15_8_6_fu_12010;
reg   [31:0] H_inv_15_0_7_fu_12014;
reg   [31:0] H_inv_15_3_14_fu_12018;
reg   [31:0] H_inv_15_6_14_fu_12022;
reg   [31:0] H_inv_15_3_15_fu_12026;
reg   [31:0] H_inv_15_4_7_fu_12030;
reg   [31:0] H_inv_15_7_14_fu_12034;
reg   [31:0] H_inv_15_6_15_fu_12038;
reg   [31:0] H_inv_15_7_15_fu_12042;
reg   [31:0] H_inv_15_8_7_fu_12046;
reg   [31:0] H_inv_15_0_8_fu_12050;
reg   [31:0] H_inv_15_3_16_fu_12054;
reg   [31:0] H_inv_15_6_16_fu_12058;
reg   [31:0] H_inv_15_3_17_fu_12062;
reg   [31:0] H_inv_15_4_8_fu_12066;
reg   [31:0] H_inv_15_7_16_fu_12070;
reg   [31:0] H_inv_15_6_17_fu_12074;
reg   [31:0] H_inv_15_7_17_fu_12078;
reg   [31:0] H_inv_15_8_8_fu_12082;
reg   [31:0] H_inv_15_0_9_fu_12086;
reg   [31:0] H_inv_15_3_18_fu_12090;
reg   [31:0] H_inv_15_6_18_fu_12094;
reg   [31:0] H_inv_15_3_19_fu_12098;
reg   [31:0] H_inv_15_4_9_fu_12102;
reg   [31:0] H_inv_15_7_18_fu_12106;
reg   [31:0] H_inv_15_6_19_fu_12110;
reg   [31:0] H_inv_15_7_19_fu_12114;
reg   [31:0] H_inv_15_8_9_fu_12118;
reg   [31:0] H_inv_15_0_10_fu_12122;
reg   [31:0] H_inv_15_3_20_fu_12126;
reg   [31:0] H_inv_15_6_20_fu_12130;
reg   [31:0] H_inv_15_3_21_fu_12134;
reg   [31:0] H_inv_15_4_10_fu_12138;
reg   [31:0] H_inv_15_7_20_fu_12142;
reg   [31:0] H_inv_15_6_21_fu_12146;
reg   [31:0] H_inv_15_7_21_fu_12150;
reg   [31:0] H_inv_15_8_10_fu_12154;
reg   [31:0] H_inv_15_0_11_fu_12158;
reg   [31:0] H_inv_15_3_22_fu_12162;
reg   [31:0] H_inv_15_6_22_fu_12166;
reg   [31:0] H_inv_15_3_23_fu_12170;
reg   [31:0] H_inv_15_4_11_fu_12174;
reg   [31:0] H_inv_15_7_22_fu_12178;
reg   [31:0] H_inv_15_6_23_fu_12182;
reg   [31:0] H_inv_15_7_23_fu_12186;
reg   [31:0] H_inv_15_8_11_fu_12190;
reg   [31:0] H_inv_15_0_12_fu_12194;
reg   [31:0] H_inv_15_3_24_fu_12198;
reg   [31:0] H_inv_15_6_24_fu_12202;
reg   [31:0] H_inv_15_3_25_fu_12206;
reg   [31:0] H_inv_15_4_12_fu_12210;
reg   [31:0] H_inv_15_7_24_fu_12214;
reg   [31:0] H_inv_15_6_25_fu_12218;
reg   [31:0] H_inv_15_7_25_fu_12222;
reg   [31:0] H_inv_15_8_12_fu_12226;
reg   [31:0] H_inv_15_0_13_fu_12230;
reg   [31:0] H_inv_15_3_26_fu_12234;
reg   [31:0] H_inv_15_6_26_fu_12238;
reg   [31:0] H_inv_15_3_27_fu_12242;
reg   [31:0] H_inv_15_4_13_fu_12246;
reg   [31:0] H_inv_15_7_26_fu_12250;
reg   [31:0] H_inv_15_6_27_fu_12254;
reg   [31:0] H_inv_15_7_27_fu_12258;
reg   [31:0] H_inv_15_8_13_fu_12262;
reg   [31:0] H_inv_15_0_14_fu_12266;
reg   [31:0] H_inv_15_3_28_fu_12270;
reg   [31:0] H_inv_15_6_28_fu_12274;
reg   [31:0] H_inv_15_3_29_fu_12278;
reg   [31:0] H_inv_15_4_14_fu_12282;
reg   [31:0] H_inv_15_7_28_fu_12286;
reg   [31:0] H_inv_15_6_29_fu_12290;
reg   [31:0] H_inv_15_7_29_fu_12294;
reg   [31:0] H_inv_15_8_14_fu_12298;
reg   [31:0] H_inv_15_0_15_fu_12302;
reg   [31:0] H_inv_15_3_30_fu_12306;
reg   [31:0] H_inv_15_6_30_fu_12310;
reg   [31:0] H_inv_15_3_31_fu_12314;
reg   [31:0] H_inv_15_4_15_fu_12318;
reg   [31:0] H_inv_15_7_30_fu_12322;
reg   [31:0] H_inv_15_6_31_fu_12326;
reg   [31:0] H_inv_15_7_31_fu_12330;
reg   [31:0] H_inv_15_8_15_fu_12334;
wire    ap_block_pp4_stage1;
wire    ap_block_pp4_stage2;
wire    ap_block_pp4_stage3;
wire    ap_block_pp4_stage4;
wire    ap_block_pp4_stage5;
wire    ap_block_pp4_stage6;
wire    ap_block_pp4_stage7;
wire    ap_block_pp4_stage8;
wire    ap_block_pp4_stage9;
wire    ap_block_pp4_stage10;
wire    ap_block_pp4_stage11;
wire    ap_block_pp4_stage12;
wire    ap_block_pp4_stage13;
wire    ap_block_pp4_stage14;
wire    ap_block_pp4_stage15;
wire    ap_block_pp4_stage16;
wire    ap_block_pp4_stage17;
wire    ap_block_pp4_stage18;
wire    ap_block_pp4_stage19;
wire    ap_block_pp4_stage20;
wire    ap_block_pp4_stage21;
wire    ap_block_pp4_stage22;
wire    ap_block_pp4_stage23;
wire    ap_block_pp4_stage24;
wire    ap_block_pp4_stage25;
wire    ap_block_pp4_stage26;
wire    ap_block_pp4_stage27;
wire    ap_block_pp4_stage28;
wire    ap_block_pp4_stage29;
wire    ap_block_pp4_stage30;
wire    ap_block_pp4_stage31;
wire    ap_block_pp4_stage32;
wire    ap_block_pp4_stage33;
wire    ap_block_pp4_stage34;
wire    ap_block_pp4_stage35;
wire    ap_block_pp4_stage36;
wire    ap_block_pp4_stage37;
wire    ap_block_pp4_stage38;
wire    ap_block_pp4_stage39;
wire    ap_block_pp4_stage40;
wire    ap_block_pp4_stage41;
wire    ap_block_pp4_stage42;
wire    ap_block_pp4_stage43;
wire    ap_block_pp4_stage44;
wire    ap_block_pp4_stage45;
wire    ap_block_pp4_stage46;
wire    ap_block_pp4_stage47;
reg   [31:0] grp_fu_16949_p0;
reg   [31:0] grp_fu_16949_p1;
reg   [31:0] grp_fu_16953_p0;
reg   [31:0] grp_fu_16953_p1;
reg   [31:0] grp_fu_16957_p0;
reg   [31:0] grp_fu_16957_p1;
reg   [31:0] grp_fu_16961_p0;
reg   [31:0] grp_fu_16961_p1;
reg   [31:0] grp_fu_16965_p0;
reg   [31:0] grp_fu_16965_p1;
reg   [31:0] grp_fu_16969_p0;
reg   [31:0] grp_fu_16969_p1;
reg   [31:0] grp_fu_16973_p0;
reg   [31:0] grp_fu_16973_p1;
reg   [31:0] grp_fu_16977_p0;
reg   [31:0] grp_fu_16977_p1;
reg   [31:0] grp_fu_16981_p0;
reg   [31:0] grp_fu_16981_p1;
reg   [31:0] grp_fu_16985_p0;
reg   [31:0] grp_fu_16985_p1;
reg   [31:0] grp_fu_16989_p0;
reg   [31:0] grp_fu_16989_p1;
reg   [31:0] grp_fu_16993_p0;
reg   [31:0] grp_fu_16993_p1;
reg   [31:0] grp_fu_17004_p0;
reg  signed [31:0] grp_fu_17008_p0;
reg  signed [31:0] grp_fu_17011_p0;
reg  signed [31:0] grp_fu_17014_p0;
wire   [10:0] next_urem_fu_18661_p2;
wire   [0:0] tmp_294_fu_18667_p2;
wire   [8:0] tmp_169_cast_fu_18887_p1;
wire   [8:0] tmp_s_fu_18891_p2;
wire   [8:0] tmp_178_cast_fu_18906_p1;
wire   [8:0] tmp_93_fu_18910_p2;
wire   [8:0] tmp_190_1_fu_18929_p2;
wire   [8:0] tmp_200_1_cast_fu_18944_p1;
wire   [8:0] tmp_201_1_fu_18948_p2;
wire   [8:0] tmp_190_2_fu_18963_p2;
wire   [8:0] tmp_190_9_fu_18977_p2;
wire   [8:0] tmp_200_2_cast_fu_19067_p1;
wire   [8:0] tmp_201_2_fu_19071_p2;
wire   [8:0] tmp_190_3_fu_19085_p2;
wire   [8:0] tmp_200_3_cast_fu_19179_p1;
wire   [8:0] tmp_201_3_fu_19183_p2;
wire   [8:0] tmp_190_s_fu_19194_p2;
wire   [8:0] tmp_190_4_fu_19288_p2;
wire   [8:0] tmp_190_10_fu_19302_p2;
wire   [8:0] tmp_200_4_cast_fu_19392_p1;
wire   [8:0] tmp_201_4_fu_19396_p2;
wire   [8:0] tmp_190_5_fu_19410_p2;
wire   [8:0] tmp_200_5_cast_fu_19504_p1;
wire   [8:0] tmp_201_5_fu_19508_p2;
wire   [8:0] tmp_190_11_fu_19599_p2;
wire   [8:0] tmp_190_6_fu_19773_p2;
wire   [8:0] tmp_190_12_fu_19787_p2;
wire   [8:0] tmp_200_6_cast_fu_19877_p1;
wire   [8:0] tmp_201_6_fu_19881_p2;
wire   [8:0] tmp_185_7_cast_fu_19891_p1;
wire   [8:0] tmp_190_7_fu_19895_p2;
wire   [8:0] tmp_200_7_cast_fu_20069_p1;
wire   [8:0] tmp_201_7_fu_20073_p2;
wire   [8:0] tmp_190_13_fu_20164_p2;
wire   [8:0] tmp_189_8_cast_fu_20334_p1;
wire   [8:0] tmp_190_8_fu_20338_p2;
wire   [8:0] tmp_201_8_fu_20352_p2;
wire   [8:0] tmp_201_9_fu_20446_p2;
wire   [8:0] tmp_201_s_fu_20460_p2;
wire   [8:0] tmp_190_16_fu_20550_p2;
wire   [8:0] tmp_201_10_fu_20644_p2;
wire   [8:0] tmp_201_11_fu_20658_p2;
wire   [8:0] tmp_190_17_fu_20748_p2;
wire   [8:0] tmp_201_12_fu_20922_p2;
wire   [8:0] tmp_201_13_fu_20936_p2;
wire   [8:0] tmp_190_18_fu_20946_p2;
wire   [8:0] tmp_185_cast_fu_21115_p1;
wire   [8:0] tmp_190_14_fu_21119_p2;
wire   [8:0] tmp_201_14_fu_21133_p2;
wire   [8:0] tmp_190_19_fu_21143_p2;
wire   [8:0] tmp_189_cast_fu_21312_p1;
wire   [8:0] tmp_190_15_fu_21316_p2;
wire   [8:0] tmp_201_15_fu_21330_p2;
wire   [8:0] tmp_190_20_fu_21340_p2;
wire   [8:0] tmp_201_16_fu_21593_p2;
wire   [8:0] tmp_201_17_fu_21607_p2;
wire   [8:0] tmp_190_21_fu_21617_p2;
wire   [8:0] tmp_201_18_fu_21870_p2;
wire   [8:0] tmp_201_19_fu_21884_p2;
wire   [8:0] tmp_190_24_fu_21894_p2;
wire   [8:0] tmp_201_20_fu_22147_p2;
wire   [8:0] tmp_201_21_fu_22161_p2;
wire   [8:0] tmp_190_25_fu_22171_p2;
wire   [8:0] tmp_185_8_cast_fu_22420_p1;
wire   [8:0] tmp_190_22_fu_22424_p2;
wire   [8:0] tmp_201_22_fu_22438_p2;
wire   [8:0] tmp_190_26_fu_22448_p2;
wire   [8:0] tmp_189_2_cast_fu_22697_p1;
wire   [8:0] tmp_190_23_fu_22701_p2;
wire   [8:0] tmp_201_23_fu_22715_p2;
wire   [8:0] tmp_190_27_fu_22725_p2;
wire   [8:0] tmp_201_24_fu_22978_p2;
wire   [8:0] tmp_201_25_fu_22992_p2;
wire   [8:0] tmp_190_28_fu_23002_p2;
wire   [8:0] tmp_201_26_fu_23255_p2;
wire   [8:0] tmp_201_27_fu_23269_p2;
wire   [8:0] tmp_190_29_fu_23279_p2;
wire   [8:0] tmp_201_28_fu_23532_p2;
wire   [8:0] tmp_201_29_fu_23546_p2;
wire   [8:0] tmp_190_32_fu_23556_p2;
wire   [8:0] tmp_185_9_cast_fu_23805_p1;
wire   [8:0] tmp_190_30_fu_23809_p2;
wire   [8:0] tmp_201_30_fu_23823_p2;
wire   [8:0] tmp_190_33_fu_23833_p2;
wire   [8:0] tmp_189_3_cast_fu_24082_p1;
wire   [8:0] tmp_190_31_fu_24086_p2;
wire   [8:0] tmp_201_31_fu_24100_p2;
wire   [8:0] tmp_190_34_fu_24110_p2;
wire   [8:0] tmp_201_32_fu_24363_p2;
wire   [8:0] tmp_201_33_fu_24377_p2;
wire   [8:0] tmp_190_35_fu_24387_p2;
wire   [8:0] tmp_201_34_fu_24640_p2;
wire   [8:0] tmp_201_35_fu_24654_p2;
wire   [8:0] tmp_190_36_fu_24664_p2;
wire   [8:0] tmp_201_36_fu_24917_p2;
wire   [8:0] tmp_190_37_fu_24927_p2;
wire   [8:0] tmp_201_37_fu_24940_p2;
wire   [8:0] tmp_185_10_cast_fu_25190_p1;
wire   [8:0] tmp_190_38_fu_25194_p2;
wire   [8:0] tmp_201_38_fu_25208_p2;
wire   [8:0] tmp_190_40_fu_25218_p2;
wire   [8:0] tmp_189_4_cast_fu_25467_p1;
wire   [8:0] tmp_190_39_fu_25471_p2;
wire   [8:0] tmp_201_39_fu_25485_p2;
wire   [8:0] tmp_190_41_fu_25495_p2;
wire   [8:0] tmp_201_40_fu_25748_p2;
wire   [8:0] tmp_201_41_fu_25762_p2;
wire   [8:0] tmp_190_42_fu_25772_p2;
wire   [8:0] tmp_201_42_fu_26025_p2;
wire   [8:0] tmp_190_43_fu_26035_p2;
wire   [8:0] tmp_201_43_fu_26048_p2;
wire   [8:0] tmp_190_44_fu_26298_p2;
wire   [8:0] tmp_201_44_fu_26311_p2;
wire   [8:0] tmp_190_45_fu_26321_p2;
wire   [8:0] tmp_201_45_fu_26574_p2;
wire   [8:0] tmp_185_11_cast_fu_26584_p1;
wire   [8:0] tmp_190_46_fu_26588_p2;
wire   [8:0] tmp_201_46_fu_26602_p2;
wire   [8:0] tmp_189_5_cast_fu_26852_p1;
wire   [8:0] tmp_190_47_fu_26856_p2;
wire   [8:0] tmp_201_47_fu_26870_p2;
wire   [8:0] tmp_190_48_fu_26880_p2;
wire   [8:0] tmp_201_48_fu_27133_p2;
wire   [8:0] tmp_190_49_fu_27143_p2;
wire   [8:0] tmp_201_49_fu_27156_p2;
wire   [8:0] tmp_190_50_fu_27406_p2;
wire   [8:0] tmp_201_50_fu_27419_p2;
wire   [8:0] tmp_190_51_fu_27429_p2;
wire   [8:0] tmp_201_51_fu_27682_p2;
wire   [8:0] tmp_190_52_fu_27692_p2;
wire   [8:0] tmp_201_52_fu_27705_p2;
wire   [8:0] tmp_190_53_fu_27955_p2;
wire   [8:0] tmp_201_53_fu_27968_p2;
wire   [8:0] tmp_185_12_cast_fu_27978_p1;
wire   [8:0] tmp_190_54_fu_27982_p2;
wire   [8:0] tmp_196_55_cast_fu_27992_p1;
wire   [8:0] tmp_201_54_fu_28245_p2;
wire   [8:0] tmp_189_6_cast_fu_28255_p1;
wire   [8:0] tmp_190_55_fu_28259_p2;
wire   [8:0] tmp_196_56_cast_fu_28273_p1;
wire   [8:0] tmp_196_57_cast_fu_28282_p1;
wire   [8:0] tmp_190_56_fu_28531_p2;
wire   [8:0] tmp_190_57_fu_28544_p2;
wire   [8:0] tmp_196_58_cast_fu_28553_p1;
wire   [8:0] tmp_196_59_cast_fu_28562_p1;
wire   [8:0] tmp_190_58_fu_28815_p2;
wire   [8:0] tmp_196_60_cast_fu_28828_p1;
wire   [8:0] tmp_196_61_cast_fu_28837_p1;
wire   [8:0] tmp_190_59_fu_29086_p2;
wire   [8:0] tmp_190_60_fu_29099_p2;
wire   [8:0] tmp_185_13_cast_fu_29108_p1;
wire   [8:0] tmp_196_62_cast_fu_29117_p1;
wire   [8:0] tmp_190_61_fu_29370_p2;
wire   [31:0] tmp_168_to_int_fu_30751_p1;
wire   [31:0] tmp_177_to_int_fu_30764_p1;
wire   [0:0] tmp_161_fu_40889_p2;
wire   [0:0] tmp_163_fu_40901_p2;
wire   [31:0] tmp_162_fu_40895_p3;
wire   [0:0] tmp_166_fu_40914_p2;
wire   [31:0] tmp_165_fu_40907_p3;
wire   [0:0] tmp_168_fu_40927_p2;
wire   [31:0] tmp_167_fu_40920_p3;
wire   [0:0] tmp_172_fu_40940_p2;
wire   [31:0] tmp_170_fu_40933_p3;
wire   [0:0] tmp_174_fu_40953_p2;
wire   [31:0] tmp_173_fu_40946_p3;
wire   [0:0] tmp_177_fu_40966_p2;
wire   [31:0] tmp_176_fu_40959_p3;
wire   [0:0] tmp_244_fu_40979_p2;
wire   [31:0] tmp_179_fu_40972_p3;
wire   [0:0] tmp_246_fu_40992_p2;
wire   [31:0] tmp_245_fu_40985_p3;
wire   [0:0] tmp_248_fu_41005_p2;
wire   [31:0] tmp_247_fu_40998_p3;
wire   [0:0] tmp_250_fu_41018_p2;
wire   [31:0] tmp_249_fu_41011_p3;
wire   [0:0] tmp_252_fu_41031_p2;
wire   [31:0] tmp_251_fu_41024_p3;
wire   [0:0] tmp_254_fu_41044_p2;
wire   [31:0] tmp_253_fu_41037_p3;
wire   [0:0] tmp_256_fu_41057_p2;
wire   [31:0] tmp_255_fu_41050_p3;
wire   [0:0] tmp_258_fu_41070_p2;
wire   [31:0] tmp_257_fu_41063_p3;
wire   [0:0] tmp_260_fu_41083_p2;
wire   [31:0] tmp_259_fu_41076_p3;
wire   [0:0] tmp_262_fu_41096_p2;
wire   [0:0] tmp_264_fu_41107_p2;
wire   [31:0] tmp_263_fu_41101_p3;
wire   [0:0] tmp_266_fu_41119_p2;
wire   [31:0] tmp_265_fu_41112_p3;
wire   [0:0] tmp_268_fu_41131_p2;
wire   [31:0] tmp_267_fu_41124_p3;
wire   [0:0] tmp_270_fu_41143_p2;
wire   [31:0] tmp_269_fu_41136_p3;
wire   [0:0] tmp_272_fu_41155_p2;
wire   [31:0] tmp_271_fu_41148_p3;
wire   [0:0] tmp_274_fu_41167_p2;
wire   [31:0] tmp_273_fu_41160_p3;
wire   [0:0] tmp_276_fu_41179_p2;
wire   [31:0] tmp_275_fu_41172_p3;
wire   [0:0] tmp_278_fu_41191_p2;
wire   [31:0] tmp_277_fu_41184_p3;
wire   [0:0] tmp_280_fu_41203_p2;
wire   [31:0] tmp_279_fu_41196_p3;
wire   [0:0] tmp_282_fu_41215_p2;
wire   [31:0] tmp_281_fu_41208_p3;
wire   [0:0] tmp_284_fu_41227_p2;
wire   [31:0] tmp_283_fu_41220_p3;
wire   [0:0] tmp_286_fu_41239_p2;
wire   [31:0] tmp_285_fu_41232_p3;
wire   [0:0] tmp_288_fu_41251_p2;
wire   [31:0] tmp_287_fu_41244_p3;
wire   [0:0] tmp_290_fu_41263_p2;
wire   [31:0] tmp_289_fu_41256_p3;
reg   [1:0] grp_fu_16965_opcode;
wire    ap_block_pp4_stage24_00001;
wire    ap_block_pp4_stage25_00001;
wire    ap_block_pp4_stage26_00001;
wire    ap_block_pp4_stage28_00001;
wire    ap_block_pp4_stage30_00001;
wire    ap_block_pp4_stage31_00001;
wire    ap_block_pp4_stage32_00001;
wire    ap_block_pp4_stage33_00001;
wire    ap_block_pp4_stage34_00001;
wire    ap_block_pp4_stage35_00001;
wire    ap_block_pp4_stage36_00001;
wire    ap_block_pp4_stage37_00001;
wire    ap_block_pp4_stage38_00001;
wire    ap_block_pp4_stage39_00001;
wire    ap_block_pp4_stage40_00001;
wire    ap_block_pp4_stage41_00001;
wire    ap_block_pp4_stage42_00001;
wire    ap_block_pp4_stage43_00001;
wire    ap_block_pp4_stage44_00001;
wire    ap_block_pp4_stage45_00001;
wire    ap_block_pp4_stage46_00001;
wire    ap_block_pp4_stage47_00001;
wire    ap_block_pp4_stage0_00001;
wire    ap_block_pp4_stage1_00001;
wire    ap_block_pp4_stage2_00001;
wire    ap_block_pp4_stage3_00001;
wire    ap_block_pp4_stage4_00001;
wire    ap_block_pp4_stage5_00001;
wire    ap_block_pp4_stage6_00001;
wire    ap_block_pp4_stage7_00001;
wire    ap_block_pp4_stage8_00001;
wire    ap_block_pp4_stage9_00001;
wire    ap_block_pp4_stage10_00001;
wire    ap_block_pp4_stage11_00001;
wire    ap_block_pp4_stage12_00001;
wire    ap_block_pp4_stage14_00001;
wire    ap_block_pp4_stage15_00001;
wire    ap_block_pp4_stage16_00001;
wire    ap_block_pp4_stage19_00001;
wire    ap_block_pp4_stage20_00001;
wire    ap_block_pp4_stage21_00001;
wire    ap_block_pp4_stage22_00001;
wire    ap_block_pp4_stage27_00001;
wire    ap_block_pp4_stage29_00001;
wire    ap_block_pp4_stage13_00001;
wire    ap_block_pp4_stage17_00001;
wire    ap_block_pp4_stage18_00001;
wire    ap_block_pp4_stage23_00001;
reg   [1:0] grp_fu_16969_opcode;
reg   [1:0] grp_fu_16973_opcode;
reg   [90:0] ap_NS_fsm;
wire    ap_block_pp4_stage1_subdone;
wire    ap_block_pp4_stage2_subdone;
wire    ap_block_pp4_stage3_subdone;
wire    ap_block_pp4_stage4_subdone;
wire    ap_block_pp4_stage5_subdone;
wire    ap_block_pp4_stage6_subdone;
wire    ap_block_pp4_stage7_subdone;
wire    ap_block_pp4_stage8_subdone;
wire    ap_block_pp4_stage9_subdone;
wire    ap_block_pp4_stage10_subdone;
wire    ap_block_pp4_stage11_subdone;
wire    ap_block_pp4_stage12_subdone;
wire    ap_block_pp4_stage13_subdone;
wire    ap_block_pp4_stage14_subdone;
wire    ap_block_pp4_stage15_subdone;
wire    ap_block_pp4_stage16_subdone;
wire    ap_block_pp4_stage17_subdone;
wire    ap_block_pp4_stage18_subdone;
wire    ap_block_pp4_stage19_subdone;
wire    ap_block_pp4_stage20_subdone;
wire    ap_block_pp4_stage21_subdone;
wire    ap_block_pp4_stage22_subdone;
wire    ap_block_pp4_stage23_subdone;
wire    ap_block_pp4_stage24_subdone;
wire    ap_block_pp4_stage25_subdone;
wire    ap_block_pp4_stage26_subdone;
wire    ap_block_pp4_stage27_subdone;
wire    ap_block_pp4_stage28_subdone;
wire    ap_block_pp4_stage29_subdone;
wire    ap_block_pp4_stage30_subdone;
wire    ap_block_pp4_stage31_subdone;
wire    ap_block_pp4_stage32_subdone;
wire    ap_block_pp4_stage33_subdone;
wire    ap_block_pp4_stage34_subdone;
wire    ap_block_pp4_stage35_subdone;
wire    ap_block_pp4_stage36_subdone;
wire    ap_block_pp4_stage37_subdone;
wire    ap_block_pp4_stage38_subdone;
wire    ap_block_pp4_stage39_subdone;
wire    ap_block_pp4_stage40_subdone;
wire    ap_block_pp4_stage41_subdone;
wire    ap_block_pp4_stage42_subdone;
wire    ap_block_pp4_stage43_subdone;
wire    ap_block_pp4_stage44_subdone;
wire    ap_block_pp4_stage45_subdone;
wire    ap_block_pp4_stage46_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;

// power-on initialization
initial begin
#0 ap_CS_fsm = 91'd1;
#0 pyr_region_fcoord_0_s = 8'd0;
#0 pyr_region_fcoord_0_1 = 8'd0;
#0 cur_px_estimate_0_0 = 32'd0;
#0 cur_px_estimate_0_1 = 32'd0;
#0 pyr_region_fcoord_1_s = 8'd0;
#0 pyr_region_fcoord_1_1 = 8'd0;
#0 cur_px_estimate_1_0 = 32'd0;
#0 cur_px_estimate_1_1 = 32'd0;
#0 pyr_region_fcoord_2_s = 8'd0;
#0 pyr_region_fcoord_2_1 = 8'd0;
#0 cur_px_estimate_2_0 = 32'd0;
#0 cur_px_estimate_2_1 = 32'd0;
#0 pyr_region_fcoord_3_s = 8'd0;
#0 pyr_region_fcoord_3_1 = 8'd0;
#0 cur_px_estimate_3_0 = 32'd0;
#0 cur_px_estimate_3_1 = 32'd0;
#0 pyr_region_fcoord_4_s = 8'd0;
#0 pyr_region_fcoord_4_1 = 8'd0;
#0 cur_px_estimate_4_0 = 32'd0;
#0 cur_px_estimate_4_1 = 32'd0;
#0 pyr_region_fcoord_5_s = 8'd0;
#0 pyr_region_fcoord_5_1 = 8'd0;
#0 cur_px_estimate_5_0 = 32'd0;
#0 cur_px_estimate_5_1 = 32'd0;
#0 pyr_region_fcoord_6_s = 8'd0;
#0 pyr_region_fcoord_6_1 = 8'd0;
#0 cur_px_estimate_6_0 = 32'd0;
#0 cur_px_estimate_6_1 = 32'd0;
#0 pyr_region_fcoord_7_s = 8'd0;
#0 pyr_region_fcoord_7_1 = 8'd0;
#0 cur_px_estimate_7_0 = 32'd0;
#0 cur_px_estimate_7_1 = 32'd0;
#0 pyr_region_fcoord_8_s = 8'd0;
#0 pyr_region_fcoord_8_1 = 8'd0;
#0 cur_px_estimate_8_0 = 32'd0;
#0 cur_px_estimate_8_1 = 32'd0;
#0 pyr_region_fcoord_9_s = 8'd0;
#0 pyr_region_fcoord_9_1 = 8'd0;
#0 cur_px_estimate_9_0 = 32'd0;
#0 cur_px_estimate_9_1 = 32'd0;
#0 pyr_region_fcoord_10 = 8'd0;
#0 pyr_region_fcoord_10_1 = 8'd0;
#0 cur_px_estimate_10_0 = 32'd0;
#0 cur_px_estimate_10_1 = 32'd0;
#0 pyr_region_fcoord_11 = 8'd0;
#0 pyr_region_fcoord_11_1 = 8'd0;
#0 cur_px_estimate_11_0 = 32'd0;
#0 cur_px_estimate_11_1 = 32'd0;
#0 pyr_region_fcoord_12 = 8'd0;
#0 pyr_region_fcoord_12_1 = 8'd0;
#0 cur_px_estimate_12_0 = 32'd0;
#0 cur_px_estimate_12_1 = 32'd0;
#0 pyr_region_fcoord_13 = 8'd0;
#0 pyr_region_fcoord_13_1 = 8'd0;
#0 cur_px_estimate_13_0 = 32'd0;
#0 cur_px_estimate_13_1 = 32'd0;
#0 pyr_region_fcoord_14 = 8'd0;
#0 pyr_region_fcoord_14_1 = 8'd0;
#0 cur_px_estimate_14_0 = 32'd0;
#0 cur_px_estimate_14_1 = 32'd0;
#0 pyr_region_fcoord_15 = 8'd0;
#0 pyr_region_fcoord_15_1 = 8'd0;
#0 cur_px_estimate_15_0 = 32'd0;
#0 cur_px_estimate_15_1 = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 grp_gauss_newton_optim_r_fu_14533_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_14684_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_14835_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_14986_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15137_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15288_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15439_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15590_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15741_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_15892_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16043_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16194_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16345_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16496_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16647_ap_start_reg = 1'b0;
#0 grp_gauss_newton_optim_r_fu_16798_ap_start_reg = 1'b0;
#0 ap_reg_ioackin_my_region_data_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_region_fcoord_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_patches_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_ARREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_AWREADY = 1'b0;
#0 ap_reg_ioackin_my_pos_WREADY = 1'b0;
end

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_0_address0),
    .ce0(pyr_region_data_0_ce0),
    .we0(pyr_region_data_0_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_0_q0),
    .address1(grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address1),
    .ce1(pyr_region_data_0_ce1),
    .q1(pyr_region_data_0_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_15_address0),
    .ce0(ref_patch_with_borde_15_ce0),
    .we0(ref_patch_with_borde_15_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_15_q0),
    .address1(ref_patch_with_borde_15_address1),
    .ce1(ref_patch_with_borde_15_ce1),
    .q1(ref_patch_with_borde_15_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_1_address0),
    .ce0(pyr_region_data_1_ce0),
    .we0(pyr_region_data_1_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_1_q0),
    .address1(grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address1),
    .ce1(pyr_region_data_1_ce1),
    .q1(pyr_region_data_1_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_14_address0),
    .ce0(ref_patch_with_borde_14_ce0),
    .we0(ref_patch_with_borde_14_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_14_q0),
    .address1(ref_patch_with_borde_14_address1),
    .ce1(ref_patch_with_borde_14_ce1),
    .q1(ref_patch_with_borde_14_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_2_address0),
    .ce0(pyr_region_data_2_ce0),
    .we0(pyr_region_data_2_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_2_q0),
    .address1(grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address1),
    .ce1(pyr_region_data_2_ce1),
    .q1(pyr_region_data_2_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_7_address0),
    .ce0(ref_patch_with_borde_7_ce0),
    .we0(ref_patch_with_borde_7_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_7_q0),
    .address1(ref_patch_with_borde_7_address1),
    .ce1(ref_patch_with_borde_7_ce1),
    .q1(ref_patch_with_borde_7_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_3_address0),
    .ce0(pyr_region_data_3_ce0),
    .we0(pyr_region_data_3_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_3_q0),
    .address1(grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address1),
    .ce1(pyr_region_data_3_ce1),
    .q1(pyr_region_data_3_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_6_address0),
    .ce0(ref_patch_with_borde_6_ce0),
    .we0(ref_patch_with_borde_6_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_6_q0),
    .address1(ref_patch_with_borde_6_address1),
    .ce1(ref_patch_with_borde_6_ce1),
    .q1(ref_patch_with_borde_6_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_4_address0),
    .ce0(pyr_region_data_4_ce0),
    .we0(pyr_region_data_4_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_4_q0),
    .address1(grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address1),
    .ce1(pyr_region_data_4_ce1),
    .q1(pyr_region_data_4_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_5_address0),
    .ce0(ref_patch_with_borde_5_ce0),
    .we0(ref_patch_with_borde_5_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_5_q0),
    .address1(ref_patch_with_borde_5_address1),
    .ce1(ref_patch_with_borde_5_ce1),
    .q1(ref_patch_with_borde_5_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_5_address0),
    .ce0(pyr_region_data_5_ce0),
    .we0(pyr_region_data_5_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_5_q0),
    .address1(grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address1),
    .ce1(pyr_region_data_5_ce1),
    .q1(pyr_region_data_5_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_4_address0),
    .ce0(ref_patch_with_borde_4_ce0),
    .we0(ref_patch_with_borde_4_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_4_q0),
    .address1(ref_patch_with_borde_4_address1),
    .ce1(ref_patch_with_borde_4_ce1),
    .q1(ref_patch_with_borde_4_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_6_address0),
    .ce0(pyr_region_data_6_ce0),
    .we0(pyr_region_data_6_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_6_q0),
    .address1(grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address1),
    .ce1(pyr_region_data_6_ce1),
    .q1(pyr_region_data_6_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_3_address0),
    .ce0(ref_patch_with_borde_3_ce0),
    .we0(ref_patch_with_borde_3_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_3_q0),
    .address1(ref_patch_with_borde_3_address1),
    .ce1(ref_patch_with_borde_3_ce1),
    .q1(ref_patch_with_borde_3_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_7_address0),
    .ce0(pyr_region_data_7_ce0),
    .we0(pyr_region_data_7_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_7_q0),
    .address1(grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address1),
    .ce1(pyr_region_data_7_ce1),
    .q1(pyr_region_data_7_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_2_address0),
    .ce0(ref_patch_with_borde_2_ce0),
    .we0(ref_patch_with_borde_2_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_2_q0),
    .address1(ref_patch_with_borde_2_address1),
    .ce1(ref_patch_with_borde_2_ce1),
    .q1(ref_patch_with_borde_2_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_8_address0),
    .ce0(pyr_region_data_8_ce0),
    .we0(pyr_region_data_8_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_8_q0),
    .address1(grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address1),
    .ce1(pyr_region_data_8_ce1),
    .q1(pyr_region_data_8_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_1_address0),
    .ce0(ref_patch_with_borde_1_ce0),
    .we0(ref_patch_with_borde_1_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_1_q0),
    .address1(ref_patch_with_borde_1_address1),
    .ce1(ref_patch_with_borde_1_ce1),
    .q1(ref_patch_with_borde_1_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_9_address0),
    .ce0(pyr_region_data_9_ce0),
    .we0(pyr_region_data_9_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_9_q0),
    .address1(grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address1),
    .ce1(pyr_region_data_9_ce1),
    .q1(pyr_region_data_9_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_address0),
    .ce0(ref_patch_with_borde_ce0),
    .we0(ref_patch_with_borde_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_q0),
    .address1(ref_patch_with_borde_address1),
    .ce1(ref_patch_with_borde_ce1),
    .q1(ref_patch_with_borde_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_10_address0),
    .ce0(pyr_region_data_10_ce0),
    .we0(pyr_region_data_10_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_10_q0),
    .address1(grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address1),
    .ce1(pyr_region_data_10_ce1),
    .q1(pyr_region_data_10_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_13_address0),
    .ce0(ref_patch_with_borde_13_ce0),
    .we0(ref_patch_with_borde_13_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_13_q0),
    .address1(ref_patch_with_borde_13_address1),
    .ce1(ref_patch_with_borde_13_ce1),
    .q1(ref_patch_with_borde_13_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_11_address0),
    .ce0(pyr_region_data_11_ce0),
    .we0(pyr_region_data_11_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_11_q0),
    .address1(grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address1),
    .ce1(pyr_region_data_11_ce1),
    .q1(pyr_region_data_11_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_12_address0),
    .ce0(ref_patch_with_borde_12_ce0),
    .we0(ref_patch_with_borde_12_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_12_q0),
    .address1(ref_patch_with_borde_12_address1),
    .ce1(ref_patch_with_borde_12_ce1),
    .q1(ref_patch_with_borde_12_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_12_address0),
    .ce0(pyr_region_data_12_ce0),
    .we0(pyr_region_data_12_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_12_q0),
    .address1(grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address1),
    .ce1(pyr_region_data_12_ce1),
    .q1(pyr_region_data_12_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_11_address0),
    .ce0(ref_patch_with_borde_11_ce0),
    .we0(ref_patch_with_borde_11_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_11_q0),
    .address1(ref_patch_with_borde_11_address1),
    .ce1(ref_patch_with_borde_11_ce1),
    .q1(ref_patch_with_borde_11_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_13_address0),
    .ce0(pyr_region_data_13_ce0),
    .we0(pyr_region_data_13_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_13_q0),
    .address1(grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address1),
    .ce1(pyr_region_data_13_ce1),
    .q1(pyr_region_data_13_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_10_address0),
    .ce0(ref_patch_with_borde_10_ce0),
    .we0(ref_patch_with_borde_10_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_10_q0),
    .address1(ref_patch_with_borde_10_address1),
    .ce1(ref_patch_with_borde_10_ce1),
    .q1(ref_patch_with_borde_10_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_14_address0),
    .ce0(pyr_region_data_14_ce0),
    .we0(pyr_region_data_14_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_14_q0),
    .address1(grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address1),
    .ce1(pyr_region_data_14_ce1),
    .q1(pyr_region_data_14_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_9_address0),
    .ce0(ref_patch_with_borde_9_ce0),
    .we0(ref_patch_with_borde_9_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_9_q0),
    .address1(ref_patch_with_borde_9_address1),
    .ce1(ref_patch_with_borde_9_ce1),
    .q1(ref_patch_with_borde_9_q1)
);

batch_align2D_region_pyr_region_data_0 #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
pyr_region_data_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_region_data_15_address0),
    .ce0(pyr_region_data_15_ce0),
    .we0(pyr_region_data_15_we0),
    .d0(my_region_data_addr_1_reg_41323),
    .q0(pyr_region_data_15_q0),
    .address1(grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address1),
    .ce1(pyr_region_data_15_ce1),
    .q1(pyr_region_data_15_q1)
);

batch_align2D_region_ref_patch_with_borde_15 #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
ref_patch_with_borde_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_patch_with_borde_8_address0),
    .ce0(ref_patch_with_borde_8_ce0),
    .we0(ref_patch_with_borde_8_we0),
    .d0(my_patches_addr_read_reg_41378),
    .q0(ref_patch_with_borde_8_q0),
    .address1(ref_patch_with_borde_8_address1),
    .ce1(ref_patch_with_borde_8_ce1),
    .q1(ref_patch_with_borde_8_q1)
);

batch_align2D_region_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
batch_align2D_region_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .myRegion_data_ptr(myRegion_data_ptr),
    .myRegion_fcoord_ptr(myRegion_fcoord_ptr),
    .my_ref_patch_with_border_ptr(my_ref_patch_with_border_ptr),
    .my_cur_px_estimate_ptr(my_cur_px_estimate_ptr),
    .my_inv_out(my_inv_out),
    .my_debug_array_ptr(my_debug_array_ptr)
);

batch_align2D_region_param_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_PARAM_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_PARAM_DATA_WIDTH ))
batch_align2D_region_param_s_axi_U(
    .AWVALID(s_axi_param_AWVALID),
    .AWREADY(s_axi_param_AWREADY),
    .AWADDR(s_axi_param_AWADDR),
    .WVALID(s_axi_param_WVALID),
    .WREADY(s_axi_param_WREADY),
    .WDATA(s_axi_param_WDATA),
    .WSTRB(s_axi_param_WSTRB),
    .ARVALID(s_axi_param_ARVALID),
    .ARREADY(s_axi_param_ARREADY),
    .ARADDR(s_axi_param_ARADDR),
    .RVALID(s_axi_param_RVALID),
    .RREADY(s_axi_param_RREADY),
    .RDATA(s_axi_param_RDATA),
    .RRESP(s_axi_param_RRESP),
    .BVALID(s_axi_param_BVALID),
    .BREADY(s_axi_param_BREADY),
    .BRESP(s_axi_param_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .my_converged(64'd0),
    .my_converged_ap_vld(my_converged_ap_vld),
    .n_iter(n_iter)
);

batch_align2D_region_my_region_data_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_REGION_DATA_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_REGION_DATA_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_REGION_DATA_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_REGION_DATA_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_REGION_DATA_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_REGION_DATA_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_REGION_DATA_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_REGION_DATA_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_REGION_DATA_CACHE_VALUE ))
batch_align2D_region_my_region_data_m_axi_U(
    .AWVALID(m_axi_my_region_data_AWVALID),
    .AWREADY(m_axi_my_region_data_AWREADY),
    .AWADDR(m_axi_my_region_data_AWADDR),
    .AWID(m_axi_my_region_data_AWID),
    .AWLEN(m_axi_my_region_data_AWLEN),
    .AWSIZE(m_axi_my_region_data_AWSIZE),
    .AWBURST(m_axi_my_region_data_AWBURST),
    .AWLOCK(m_axi_my_region_data_AWLOCK),
    .AWCACHE(m_axi_my_region_data_AWCACHE),
    .AWPROT(m_axi_my_region_data_AWPROT),
    .AWQOS(m_axi_my_region_data_AWQOS),
    .AWREGION(m_axi_my_region_data_AWREGION),
    .AWUSER(m_axi_my_region_data_AWUSER),
    .WVALID(m_axi_my_region_data_WVALID),
    .WREADY(m_axi_my_region_data_WREADY),
    .WDATA(m_axi_my_region_data_WDATA),
    .WSTRB(m_axi_my_region_data_WSTRB),
    .WLAST(m_axi_my_region_data_WLAST),
    .WID(m_axi_my_region_data_WID),
    .WUSER(m_axi_my_region_data_WUSER),
    .ARVALID(m_axi_my_region_data_ARVALID),
    .ARREADY(m_axi_my_region_data_ARREADY),
    .ARADDR(m_axi_my_region_data_ARADDR),
    .ARID(m_axi_my_region_data_ARID),
    .ARLEN(m_axi_my_region_data_ARLEN),
    .ARSIZE(m_axi_my_region_data_ARSIZE),
    .ARBURST(m_axi_my_region_data_ARBURST),
    .ARLOCK(m_axi_my_region_data_ARLOCK),
    .ARCACHE(m_axi_my_region_data_ARCACHE),
    .ARPROT(m_axi_my_region_data_ARPROT),
    .ARQOS(m_axi_my_region_data_ARQOS),
    .ARREGION(m_axi_my_region_data_ARREGION),
    .ARUSER(m_axi_my_region_data_ARUSER),
    .RVALID(m_axi_my_region_data_RVALID),
    .RREADY(m_axi_my_region_data_RREADY),
    .RDATA(m_axi_my_region_data_RDATA),
    .RLAST(m_axi_my_region_data_RLAST),
    .RID(m_axi_my_region_data_RID),
    .RUSER(m_axi_my_region_data_RUSER),
    .RRESP(m_axi_my_region_data_RRESP),
    .BVALID(m_axi_my_region_data_BVALID),
    .BREADY(m_axi_my_region_data_BREADY),
    .BRESP(m_axi_my_region_data_BRESP),
    .BID(m_axi_my_region_data_BID),
    .BUSER(m_axi_my_region_data_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_region_data_ARVALID),
    .I_ARREADY(my_region_data_ARREADY),
    .I_ARADDR(my_region_data_addr_reg_41292),
    .I_ARID(1'd0),
    .I_ARLEN(32'd65536),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_region_data_RVALID),
    .I_RREADY(my_region_data_RREADY),
    .I_RDATA(my_region_data_RDATA),
    .I_RID(my_region_data_RID),
    .I_RUSER(my_region_data_RUSER),
    .I_RRESP(my_region_data_RRESP),
    .I_RLAST(my_region_data_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_region_data_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_region_data_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_region_data_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_region_data_BRESP),
    .I_BID(my_region_data_BID),
    .I_BUSER(my_region_data_BUSER)
);

batch_align2D_region_my_region_fcoord_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_REGION_FCOORD_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_REGION_FCOORD_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_REGION_FCOORD_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE ))
batch_align2D_region_my_region_fcoord_m_axi_U(
    .AWVALID(m_axi_my_region_fcoord_AWVALID),
    .AWREADY(m_axi_my_region_fcoord_AWREADY),
    .AWADDR(m_axi_my_region_fcoord_AWADDR),
    .AWID(m_axi_my_region_fcoord_AWID),
    .AWLEN(m_axi_my_region_fcoord_AWLEN),
    .AWSIZE(m_axi_my_region_fcoord_AWSIZE),
    .AWBURST(m_axi_my_region_fcoord_AWBURST),
    .AWLOCK(m_axi_my_region_fcoord_AWLOCK),
    .AWCACHE(m_axi_my_region_fcoord_AWCACHE),
    .AWPROT(m_axi_my_region_fcoord_AWPROT),
    .AWQOS(m_axi_my_region_fcoord_AWQOS),
    .AWREGION(m_axi_my_region_fcoord_AWREGION),
    .AWUSER(m_axi_my_region_fcoord_AWUSER),
    .WVALID(m_axi_my_region_fcoord_WVALID),
    .WREADY(m_axi_my_region_fcoord_WREADY),
    .WDATA(m_axi_my_region_fcoord_WDATA),
    .WSTRB(m_axi_my_region_fcoord_WSTRB),
    .WLAST(m_axi_my_region_fcoord_WLAST),
    .WID(m_axi_my_region_fcoord_WID),
    .WUSER(m_axi_my_region_fcoord_WUSER),
    .ARVALID(m_axi_my_region_fcoord_ARVALID),
    .ARREADY(m_axi_my_region_fcoord_ARREADY),
    .ARADDR(m_axi_my_region_fcoord_ARADDR),
    .ARID(m_axi_my_region_fcoord_ARID),
    .ARLEN(m_axi_my_region_fcoord_ARLEN),
    .ARSIZE(m_axi_my_region_fcoord_ARSIZE),
    .ARBURST(m_axi_my_region_fcoord_ARBURST),
    .ARLOCK(m_axi_my_region_fcoord_ARLOCK),
    .ARCACHE(m_axi_my_region_fcoord_ARCACHE),
    .ARPROT(m_axi_my_region_fcoord_ARPROT),
    .ARQOS(m_axi_my_region_fcoord_ARQOS),
    .ARREGION(m_axi_my_region_fcoord_ARREGION),
    .ARUSER(m_axi_my_region_fcoord_ARUSER),
    .RVALID(m_axi_my_region_fcoord_RVALID),
    .RREADY(m_axi_my_region_fcoord_RREADY),
    .RDATA(m_axi_my_region_fcoord_RDATA),
    .RLAST(m_axi_my_region_fcoord_RLAST),
    .RID(m_axi_my_region_fcoord_RID),
    .RUSER(m_axi_my_region_fcoord_RUSER),
    .RRESP(m_axi_my_region_fcoord_RRESP),
    .BVALID(m_axi_my_region_fcoord_BVALID),
    .BREADY(m_axi_my_region_fcoord_BREADY),
    .BRESP(m_axi_my_region_fcoord_BRESP),
    .BID(m_axi_my_region_fcoord_BID),
    .BUSER(m_axi_my_region_fcoord_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_region_fcoord_ARVALID),
    .I_ARREADY(my_region_fcoord_ARREADY),
    .I_ARADDR(my_region_fcoord_add_reg_41286),
    .I_ARID(1'd0),
    .I_ARLEN(32'd32),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_region_fcoord_RVALID),
    .I_RREADY(my_region_fcoord_RREADY),
    .I_RDATA(my_region_fcoord_RDATA),
    .I_RID(my_region_fcoord_RID),
    .I_RUSER(my_region_fcoord_RUSER),
    .I_RRESP(my_region_fcoord_RRESP),
    .I_RLAST(my_region_fcoord_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_region_fcoord_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_region_fcoord_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_region_fcoord_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_region_fcoord_BRESP),
    .I_BID(my_region_fcoord_BID),
    .I_BUSER(my_region_fcoord_BUSER)
);

batch_align2D_region_my_patches_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_PATCHES_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_PATCHES_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_PATCHES_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_PATCHES_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_PATCHES_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_PATCHES_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_PATCHES_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_PATCHES_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_PATCHES_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_PATCHES_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_PATCHES_CACHE_VALUE ))
batch_align2D_region_my_patches_m_axi_U(
    .AWVALID(m_axi_my_patches_AWVALID),
    .AWREADY(m_axi_my_patches_AWREADY),
    .AWADDR(m_axi_my_patches_AWADDR),
    .AWID(m_axi_my_patches_AWID),
    .AWLEN(m_axi_my_patches_AWLEN),
    .AWSIZE(m_axi_my_patches_AWSIZE),
    .AWBURST(m_axi_my_patches_AWBURST),
    .AWLOCK(m_axi_my_patches_AWLOCK),
    .AWCACHE(m_axi_my_patches_AWCACHE),
    .AWPROT(m_axi_my_patches_AWPROT),
    .AWQOS(m_axi_my_patches_AWQOS),
    .AWREGION(m_axi_my_patches_AWREGION),
    .AWUSER(m_axi_my_patches_AWUSER),
    .WVALID(m_axi_my_patches_WVALID),
    .WREADY(m_axi_my_patches_WREADY),
    .WDATA(m_axi_my_patches_WDATA),
    .WSTRB(m_axi_my_patches_WSTRB),
    .WLAST(m_axi_my_patches_WLAST),
    .WID(m_axi_my_patches_WID),
    .WUSER(m_axi_my_patches_WUSER),
    .ARVALID(m_axi_my_patches_ARVALID),
    .ARREADY(m_axi_my_patches_ARREADY),
    .ARADDR(m_axi_my_patches_ARADDR),
    .ARID(m_axi_my_patches_ARID),
    .ARLEN(m_axi_my_patches_ARLEN),
    .ARSIZE(m_axi_my_patches_ARSIZE),
    .ARBURST(m_axi_my_patches_ARBURST),
    .ARLOCK(m_axi_my_patches_ARLOCK),
    .ARCACHE(m_axi_my_patches_ARCACHE),
    .ARPROT(m_axi_my_patches_ARPROT),
    .ARQOS(m_axi_my_patches_ARQOS),
    .ARREGION(m_axi_my_patches_ARREGION),
    .ARUSER(m_axi_my_patches_ARUSER),
    .RVALID(m_axi_my_patches_RVALID),
    .RREADY(m_axi_my_patches_RREADY),
    .RDATA(m_axi_my_patches_RDATA),
    .RLAST(m_axi_my_patches_RLAST),
    .RID(m_axi_my_patches_RID),
    .RUSER(m_axi_my_patches_RUSER),
    .RRESP(m_axi_my_patches_RRESP),
    .BVALID(m_axi_my_patches_BVALID),
    .BREADY(m_axi_my_patches_BREADY),
    .BRESP(m_axi_my_patches_BRESP),
    .BID(m_axi_my_patches_BID),
    .BUSER(m_axi_my_patches_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_patches_ARVALID),
    .I_ARREADY(my_patches_ARREADY),
    .I_ARADDR(my_patches_addr_reg_41280),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1600),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_patches_RVALID),
    .I_RREADY(my_patches_RREADY),
    .I_RDATA(my_patches_RDATA),
    .I_RID(my_patches_RID),
    .I_RUSER(my_patches_RUSER),
    .I_RRESP(my_patches_RRESP),
    .I_RLAST(my_patches_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(my_patches_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(my_patches_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(my_patches_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(my_patches_BRESP),
    .I_BID(my_patches_BID),
    .I_BUSER(my_patches_BUSER)
);

batch_align2D_region_my_pos_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MY_POS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MY_POS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MY_POS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MY_POS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MY_POS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MY_POS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MY_POS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MY_POS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MY_POS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MY_POS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MY_POS_CACHE_VALUE ))
batch_align2D_region_my_pos_m_axi_U(
    .AWVALID(m_axi_my_pos_AWVALID),
    .AWREADY(m_axi_my_pos_AWREADY),
    .AWADDR(m_axi_my_pos_AWADDR),
    .AWID(m_axi_my_pos_AWID),
    .AWLEN(m_axi_my_pos_AWLEN),
    .AWSIZE(m_axi_my_pos_AWSIZE),
    .AWBURST(m_axi_my_pos_AWBURST),
    .AWLOCK(m_axi_my_pos_AWLOCK),
    .AWCACHE(m_axi_my_pos_AWCACHE),
    .AWPROT(m_axi_my_pos_AWPROT),
    .AWQOS(m_axi_my_pos_AWQOS),
    .AWREGION(m_axi_my_pos_AWREGION),
    .AWUSER(m_axi_my_pos_AWUSER),
    .WVALID(m_axi_my_pos_WVALID),
    .WREADY(m_axi_my_pos_WREADY),
    .WDATA(m_axi_my_pos_WDATA),
    .WSTRB(m_axi_my_pos_WSTRB),
    .WLAST(m_axi_my_pos_WLAST),
    .WID(m_axi_my_pos_WID),
    .WUSER(m_axi_my_pos_WUSER),
    .ARVALID(m_axi_my_pos_ARVALID),
    .ARREADY(m_axi_my_pos_ARREADY),
    .ARADDR(m_axi_my_pos_ARADDR),
    .ARID(m_axi_my_pos_ARID),
    .ARLEN(m_axi_my_pos_ARLEN),
    .ARSIZE(m_axi_my_pos_ARSIZE),
    .ARBURST(m_axi_my_pos_ARBURST),
    .ARLOCK(m_axi_my_pos_ARLOCK),
    .ARCACHE(m_axi_my_pos_ARCACHE),
    .ARPROT(m_axi_my_pos_ARPROT),
    .ARQOS(m_axi_my_pos_ARQOS),
    .ARREGION(m_axi_my_pos_ARREGION),
    .ARUSER(m_axi_my_pos_ARUSER),
    .RVALID(m_axi_my_pos_RVALID),
    .RREADY(m_axi_my_pos_RREADY),
    .RDATA(m_axi_my_pos_RDATA),
    .RLAST(m_axi_my_pos_RLAST),
    .RID(m_axi_my_pos_RID),
    .RUSER(m_axi_my_pos_RUSER),
    .RRESP(m_axi_my_pos_RRESP),
    .BVALID(m_axi_my_pos_BVALID),
    .BREADY(m_axi_my_pos_BREADY),
    .BRESP(m_axi_my_pos_BRESP),
    .BID(m_axi_my_pos_BID),
    .BUSER(m_axi_my_pos_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(my_pos_ARVALID),
    .I_ARREADY(my_pos_ARREADY),
    .I_ARADDR(my_pos_addr_reg_41298),
    .I_ARID(1'd0),
    .I_ARLEN(32'd32),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(my_pos_RVALID),
    .I_RREADY(my_pos_RREADY),
    .I_RDATA(my_pos_RDATA),
    .I_RID(my_pos_RID),
    .I_RUSER(my_pos_RUSER),
    .I_RRESP(my_pos_RRESP),
    .I_RLAST(my_pos_RLAST),
    .I_AWVALID(my_pos_AWVALID),
    .I_AWREADY(my_pos_AWREADY),
    .I_AWADDR(my_pos_addr_reg_41298),
    .I_AWID(1'd0),
    .I_AWLEN(32'd32),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(my_pos_WVALID),
    .I_WREADY(my_pos_WREADY),
    .I_WDATA(UnifiedRetVal_i_reg_67518),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(my_pos_BVALID),
    .I_BREADY(my_pos_BREADY),
    .I_BRESP(my_pos_BRESP),
    .I_BID(my_pos_BID),
    .I_BUSER(my_pos_BUSER)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_14533(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_14533_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_14533_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_14533_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_14533_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_0_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_0_q1),
    .p_read(pyr_region_fcoord_0_s),
    .p_read1(pyr_region_fcoord_0_1),
    .p_read2(H_inv_15_0_fu_11762),
    .p_read3(H_inv_15_3_fu_11766),
    .p_read4(H_inv_15_6_fu_11770),
    .p_read5(H_inv_15_3_1_fu_11774),
    .p_read6(H_inv_15_4_fu_11778),
    .p_read7(H_inv_15_7_fu_11782),
    .p_read8(H_inv_15_6_1_fu_11786),
    .p_read9(H_inv_15_7_1_fu_11790),
    .p_read10(H_inv_15_8_fu_11794),
    .p_read11(ref_patch_dx_15_0_fu_3570),
    .p_read12(ref_patch_dx_15_1_fu_3574),
    .p_read13(ref_patch_dx_15_2_fu_3578),
    .p_read14(ref_patch_dx_15_3_fu_3582),
    .p_read15(ref_patch_dx_15_4_fu_3586),
    .p_read16(ref_patch_dx_15_5_fu_3590),
    .p_read17(ref_patch_dx_15_6_fu_3594),
    .p_read18(ref_patch_dx_15_7_fu_3598),
    .p_read19(ref_patch_dx_15_8_fu_3602),
    .p_read20(ref_patch_dx_15_9_fu_3606),
    .p_read21(ref_patch_dx_15_10_1_fu_3610),
    .p_read22(ref_patch_dx_15_11_1_fu_3614),
    .p_read23(ref_patch_dx_15_12_1_fu_3618),
    .p_read24(ref_patch_dx_15_13_1_fu_3622),
    .p_read25(ref_patch_dx_15_14_1_fu_3626),
    .p_read26(ref_patch_dx_15_15_1_fu_3630),
    .p_read27(ref_patch_dx_15_16_1_fu_3634),
    .p_read28(ref_patch_dx_15_17_1_fu_3638),
    .p_read29(ref_patch_dx_15_18_1_fu_3642),
    .p_read30(ref_patch_dx_15_19_1_fu_3646),
    .p_read31(ref_patch_dx_15_20_1_fu_3650),
    .p_read32(ref_patch_dx_15_21_1_fu_3654),
    .p_read33(ref_patch_dx_15_22_1_fu_3658),
    .p_read34(ref_patch_dx_15_23_1_fu_3662),
    .p_read35(ref_patch_dx_15_24_1_fu_3666),
    .p_read36(ref_patch_dx_15_25_1_fu_3670),
    .p_read37(ref_patch_dx_15_26_1_fu_3674),
    .p_read38(ref_patch_dx_15_27_1_fu_3678),
    .p_read39(ref_patch_dx_15_28_1_fu_3682),
    .p_read40(ref_patch_dx_15_29_1_fu_3686),
    .p_read41(ref_patch_dx_15_30_1_fu_3690),
    .p_read42(ref_patch_dx_15_31_1_fu_3694),
    .p_read43(ref_patch_dx_15_32_1_fu_3698),
    .p_read44(ref_patch_dx_15_33_1_fu_3702),
    .p_read45(ref_patch_dx_15_34_1_fu_3706),
    .p_read46(ref_patch_dx_15_35_1_fu_3710),
    .p_read47(ref_patch_dx_15_36_1_fu_3714),
    .p_read48(ref_patch_dx_15_37_1_fu_3718),
    .p_read49(ref_patch_dx_15_38_1_fu_3722),
    .p_read50(ref_patch_dx_15_39_1_fu_3726),
    .p_read51(ref_patch_dx_15_40_1_fu_3730),
    .p_read52(ref_patch_dx_15_41_1_fu_3734),
    .p_read53(ref_patch_dx_15_42_1_fu_3738),
    .p_read54(ref_patch_dx_15_43_1_fu_3742),
    .p_read55(ref_patch_dx_15_44_1_fu_3746),
    .p_read56(ref_patch_dx_15_45_1_fu_3750),
    .p_read57(ref_patch_dx_15_46_1_fu_3754),
    .p_read58(ref_patch_dx_15_47_1_fu_3758),
    .p_read59(ref_patch_dx_15_48_1_fu_3762),
    .p_read60(ref_patch_dx_15_49_1_fu_3766),
    .p_read61(ref_patch_dx_15_50_1_fu_3770),
    .p_read62(ref_patch_dx_15_51_1_fu_3774),
    .p_read63(ref_patch_dx_15_52_1_fu_3778),
    .p_read64(ref_patch_dx_15_53_1_fu_3782),
    .p_read65(ref_patch_dx_15_54_1_fu_3786),
    .p_read66(ref_patch_dx_15_55_1_fu_3790),
    .p_read67(ref_patch_dx_15_56_1_fu_3794),
    .p_read68(ref_patch_dx_15_57_1_fu_3798),
    .p_read69(ref_patch_dx_15_58_1_fu_3802),
    .p_read70(ref_patch_dx_15_59_1_fu_3806),
    .p_read71(ref_patch_dx_15_60_1_fu_3810),
    .p_read72(ref_patch_dx_15_61_1_fu_3814),
    .p_read73(ref_patch_dx_15_62_1_fu_3818),
    .p_read74(ref_patch_dx_15_63_1_fu_3822),
    .p_read75(ref_patch_dy_15_0_fu_7666),
    .p_read76(ref_patch_dy_15_1_fu_7670),
    .p_read77(ref_patch_dy_15_2_fu_7674),
    .p_read78(ref_patch_dy_15_3_fu_7678),
    .p_read79(ref_patch_dy_15_4_fu_7682),
    .p_read80(ref_patch_dy_15_5_fu_7686),
    .p_read81(ref_patch_dy_15_6_fu_7690),
    .p_read82(ref_patch_dy_15_7_fu_7694),
    .p_read83(ref_patch_dy_15_8_fu_7698),
    .p_read84(ref_patch_dy_15_9_fu_7702),
    .p_read85(ref_patch_dy_15_10_1_fu_7706),
    .p_read86(ref_patch_dy_15_11_1_fu_7710),
    .p_read87(ref_patch_dy_15_12_1_fu_7714),
    .p_read88(ref_patch_dy_15_13_1_fu_7718),
    .p_read89(ref_patch_dy_15_14_1_fu_7722),
    .p_read90(ref_patch_dy_15_15_1_fu_7726),
    .p_read91(ref_patch_dy_15_16_1_fu_7730),
    .p_read92(ref_patch_dy_15_17_1_fu_7734),
    .p_read93(ref_patch_dy_15_18_1_fu_7738),
    .p_read94(ref_patch_dy_15_19_1_fu_7742),
    .p_read95(ref_patch_dy_15_20_1_fu_7746),
    .p_read96(ref_patch_dy_15_21_1_fu_7750),
    .p_read97(ref_patch_dy_15_22_1_fu_7754),
    .p_read98(ref_patch_dy_15_23_1_fu_7758),
    .p_read99(ref_patch_dy_15_24_1_fu_7762),
    .p_read100(ref_patch_dy_15_25_1_fu_7766),
    .p_read101(ref_patch_dy_15_26_1_fu_7770),
    .p_read102(ref_patch_dy_15_27_1_fu_7774),
    .p_read103(ref_patch_dy_15_28_1_fu_7778),
    .p_read104(ref_patch_dy_15_29_1_fu_7782),
    .p_read105(ref_patch_dy_15_30_1_fu_7786),
    .p_read106(ref_patch_dy_15_31_1_fu_7790),
    .p_read107(ref_patch_dy_15_32_1_fu_7794),
    .p_read108(ref_patch_dy_15_33_1_fu_7798),
    .p_read109(ref_patch_dy_15_34_1_fu_7802),
    .p_read110(ref_patch_dy_15_35_1_fu_7806),
    .p_read111(ref_patch_dy_15_36_1_fu_7810),
    .p_read112(ref_patch_dy_15_37_1_fu_7814),
    .p_read113(ref_patch_dy_15_38_1_fu_7818),
    .p_read114(ref_patch_dy_15_39_1_fu_7822),
    .p_read115(ref_patch_dy_15_40_1_fu_7826),
    .p_read116(ref_patch_dy_15_41_1_fu_7830),
    .p_read117(ref_patch_dy_15_42_1_fu_7834),
    .p_read118(ref_patch_dy_15_43_1_fu_7838),
    .p_read119(ref_patch_dy_15_44_1_fu_7842),
    .p_read120(ref_patch_dy_15_45_1_fu_7846),
    .p_read121(ref_patch_dy_15_46_1_fu_7850),
    .p_read122(ref_patch_dy_15_47_1_fu_7854),
    .p_read123(ref_patch_dy_15_48_1_fu_7858),
    .p_read124(ref_patch_dy_15_49_1_fu_7862),
    .p_read125(ref_patch_dy_15_50_1_fu_7866),
    .p_read126(ref_patch_dy_15_51_1_fu_7870),
    .p_read127(ref_patch_dy_15_52_1_fu_7874),
    .p_read128(ref_patch_dy_15_53_1_fu_7878),
    .p_read129(ref_patch_dy_15_54_1_fu_7882),
    .p_read130(ref_patch_dy_15_55_1_fu_7886),
    .p_read131(ref_patch_dy_15_56_1_fu_7890),
    .p_read132(ref_patch_dy_15_57_1_fu_7894),
    .p_read133(ref_patch_dy_15_58_1_fu_7898),
    .p_read134(ref_patch_dy_15_59_1_fu_7902),
    .p_read135(ref_patch_dy_15_60_1_fu_7906),
    .p_read136(ref_patch_dy_15_61_1_fu_7910),
    .p_read137(ref_patch_dy_15_62_1_fu_7914),
    .p_read138(ref_patch_dy_15_63_1_fu_7918),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_15_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_15_q1),
    .cur_px_estimate_0_read(cur_px_estimate_0_0),
    .cur_px_estimate_1_read(cur_px_estimate_0_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_14533_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_14533_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_14684(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_14684_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_14684_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_14684_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_14684_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_1_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_1_q1),
    .p_read(pyr_region_fcoord_1_s),
    .p_read1(pyr_region_fcoord_1_1),
    .p_read2(H_inv_15_0_1_fu_11798),
    .p_read3(H_inv_15_3_2_fu_11802),
    .p_read4(H_inv_15_6_2_fu_11806),
    .p_read5(H_inv_15_3_3_fu_11810),
    .p_read6(H_inv_15_4_1_fu_11814),
    .p_read7(H_inv_15_7_2_fu_11818),
    .p_read8(H_inv_15_6_3_fu_11822),
    .p_read9(H_inv_15_7_3_fu_11826),
    .p_read10(H_inv_15_8_1_fu_11830),
    .p_read11(ref_patch_dx_15_0_1_fu_3826),
    .p_read12(ref_patch_dx_15_1_1_fu_3830),
    .p_read13(ref_patch_dx_15_2_1_fu_3834),
    .p_read14(ref_patch_dx_15_3_1_fu_3838),
    .p_read15(ref_patch_dx_15_4_1_fu_3842),
    .p_read16(ref_patch_dx_15_5_1_fu_3846),
    .p_read17(ref_patch_dx_15_6_1_fu_3850),
    .p_read18(ref_patch_dx_15_7_1_fu_3854),
    .p_read19(ref_patch_dx_15_8_1_fu_3858),
    .p_read20(ref_patch_dx_15_9_1_fu_3862),
    .p_read21(ref_patch_dx_15_10_2_fu_3866),
    .p_read22(ref_patch_dx_15_11_2_fu_3870),
    .p_read23(ref_patch_dx_15_12_2_fu_3874),
    .p_read24(ref_patch_dx_15_13_2_fu_3878),
    .p_read25(ref_patch_dx_15_14_2_fu_3882),
    .p_read26(ref_patch_dx_15_15_2_fu_3886),
    .p_read27(ref_patch_dx_15_16_2_fu_3890),
    .p_read28(ref_patch_dx_15_17_2_fu_3894),
    .p_read29(ref_patch_dx_15_18_2_fu_3898),
    .p_read30(ref_patch_dx_15_19_2_fu_3902),
    .p_read31(ref_patch_dx_15_20_2_fu_3906),
    .p_read32(ref_patch_dx_15_21_2_fu_3910),
    .p_read33(ref_patch_dx_15_22_2_fu_3914),
    .p_read34(ref_patch_dx_15_23_2_fu_3918),
    .p_read35(ref_patch_dx_15_24_2_fu_3922),
    .p_read36(ref_patch_dx_15_25_2_fu_3926),
    .p_read37(ref_patch_dx_15_26_2_fu_3930),
    .p_read38(ref_patch_dx_15_27_2_fu_3934),
    .p_read39(ref_patch_dx_15_28_2_fu_3938),
    .p_read40(ref_patch_dx_15_29_2_fu_3942),
    .p_read41(ref_patch_dx_15_30_2_fu_3946),
    .p_read42(ref_patch_dx_15_31_2_fu_3950),
    .p_read43(ref_patch_dx_15_32_2_fu_3954),
    .p_read44(ref_patch_dx_15_33_2_fu_3958),
    .p_read45(ref_patch_dx_15_34_2_fu_3962),
    .p_read46(ref_patch_dx_15_35_2_fu_3966),
    .p_read47(ref_patch_dx_15_36_2_fu_3970),
    .p_read48(ref_patch_dx_15_37_2_fu_3974),
    .p_read49(ref_patch_dx_15_38_2_fu_3978),
    .p_read50(ref_patch_dx_15_39_2_fu_3982),
    .p_read51(ref_patch_dx_15_40_2_fu_3986),
    .p_read52(ref_patch_dx_15_41_2_fu_3990),
    .p_read53(ref_patch_dx_15_42_2_fu_3994),
    .p_read54(ref_patch_dx_15_43_2_fu_3998),
    .p_read55(ref_patch_dx_15_44_2_fu_4002),
    .p_read56(ref_patch_dx_15_45_2_fu_4006),
    .p_read57(ref_patch_dx_15_46_2_fu_4010),
    .p_read58(ref_patch_dx_15_47_2_fu_4014),
    .p_read59(ref_patch_dx_15_48_2_fu_4018),
    .p_read60(ref_patch_dx_15_49_2_fu_4022),
    .p_read61(ref_patch_dx_15_50_2_fu_4026),
    .p_read62(ref_patch_dx_15_51_2_fu_4030),
    .p_read63(ref_patch_dx_15_52_2_fu_4034),
    .p_read64(ref_patch_dx_15_53_2_fu_4038),
    .p_read65(ref_patch_dx_15_54_2_fu_4042),
    .p_read66(ref_patch_dx_15_55_2_fu_4046),
    .p_read67(ref_patch_dx_15_56_2_fu_4050),
    .p_read68(ref_patch_dx_15_57_2_fu_4054),
    .p_read69(ref_patch_dx_15_58_2_fu_4058),
    .p_read70(ref_patch_dx_15_59_2_fu_4062),
    .p_read71(ref_patch_dx_15_60_2_fu_4066),
    .p_read72(ref_patch_dx_15_61_2_fu_4070),
    .p_read73(ref_patch_dx_15_62_2_fu_4074),
    .p_read74(ref_patch_dx_15_63_2_fu_4078),
    .p_read75(ref_patch_dy_15_0_1_fu_7922),
    .p_read76(ref_patch_dy_15_1_1_fu_7926),
    .p_read77(ref_patch_dy_15_2_1_fu_7930),
    .p_read78(ref_patch_dy_15_3_1_fu_7934),
    .p_read79(ref_patch_dy_15_4_1_fu_7938),
    .p_read80(ref_patch_dy_15_5_1_fu_7942),
    .p_read81(ref_patch_dy_15_6_1_fu_7946),
    .p_read82(ref_patch_dy_15_7_1_fu_7950),
    .p_read83(ref_patch_dy_15_8_1_fu_7954),
    .p_read84(ref_patch_dy_15_9_1_fu_7958),
    .p_read85(ref_patch_dy_15_10_2_fu_7962),
    .p_read86(ref_patch_dy_15_11_2_fu_7966),
    .p_read87(ref_patch_dy_15_12_2_fu_7970),
    .p_read88(ref_patch_dy_15_13_2_fu_7974),
    .p_read89(ref_patch_dy_15_14_2_fu_7978),
    .p_read90(ref_patch_dy_15_15_2_fu_7982),
    .p_read91(ref_patch_dy_15_16_2_fu_7986),
    .p_read92(ref_patch_dy_15_17_2_fu_7990),
    .p_read93(ref_patch_dy_15_18_2_fu_7994),
    .p_read94(ref_patch_dy_15_19_2_fu_7998),
    .p_read95(ref_patch_dy_15_20_2_fu_8002),
    .p_read96(ref_patch_dy_15_21_2_fu_8006),
    .p_read97(ref_patch_dy_15_22_2_fu_8010),
    .p_read98(ref_patch_dy_15_23_2_fu_8014),
    .p_read99(ref_patch_dy_15_24_2_fu_8018),
    .p_read100(ref_patch_dy_15_25_2_fu_8022),
    .p_read101(ref_patch_dy_15_26_2_fu_8026),
    .p_read102(ref_patch_dy_15_27_2_fu_8030),
    .p_read103(ref_patch_dy_15_28_2_fu_8034),
    .p_read104(ref_patch_dy_15_29_2_fu_8038),
    .p_read105(ref_patch_dy_15_30_2_fu_8042),
    .p_read106(ref_patch_dy_15_31_2_fu_8046),
    .p_read107(ref_patch_dy_15_32_2_fu_8050),
    .p_read108(ref_patch_dy_15_33_2_fu_8054),
    .p_read109(ref_patch_dy_15_34_2_fu_8058),
    .p_read110(ref_patch_dy_15_35_2_fu_8062),
    .p_read111(ref_patch_dy_15_36_2_fu_8066),
    .p_read112(ref_patch_dy_15_37_2_fu_8070),
    .p_read113(ref_patch_dy_15_38_2_fu_8074),
    .p_read114(ref_patch_dy_15_39_2_fu_8078),
    .p_read115(ref_patch_dy_15_40_2_fu_8082),
    .p_read116(ref_patch_dy_15_41_2_fu_8086),
    .p_read117(ref_patch_dy_15_42_2_fu_8090),
    .p_read118(ref_patch_dy_15_43_2_fu_8094),
    .p_read119(ref_patch_dy_15_44_2_fu_8098),
    .p_read120(ref_patch_dy_15_45_2_fu_8102),
    .p_read121(ref_patch_dy_15_46_2_fu_8106),
    .p_read122(ref_patch_dy_15_47_2_fu_8110),
    .p_read123(ref_patch_dy_15_48_2_fu_8114),
    .p_read124(ref_patch_dy_15_49_2_fu_8118),
    .p_read125(ref_patch_dy_15_50_2_fu_8122),
    .p_read126(ref_patch_dy_15_51_2_fu_8126),
    .p_read127(ref_patch_dy_15_52_2_fu_8130),
    .p_read128(ref_patch_dy_15_53_2_fu_8134),
    .p_read129(ref_patch_dy_15_54_2_fu_8138),
    .p_read130(ref_patch_dy_15_55_2_fu_8142),
    .p_read131(ref_patch_dy_15_56_2_fu_8146),
    .p_read132(ref_patch_dy_15_57_2_fu_8150),
    .p_read133(ref_patch_dy_15_58_2_fu_8154),
    .p_read134(ref_patch_dy_15_59_2_fu_8158),
    .p_read135(ref_patch_dy_15_60_2_fu_8162),
    .p_read136(ref_patch_dy_15_61_2_fu_8166),
    .p_read137(ref_patch_dy_15_62_2_fu_8170),
    .p_read138(ref_patch_dy_15_63_2_fu_8174),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_14_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_14_q1),
    .cur_px_estimate_0_read(cur_px_estimate_1_0),
    .cur_px_estimate_1_read(cur_px_estimate_1_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_14684_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_14684_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_14835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_14835_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_14835_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_14835_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_14835_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_2_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_2_q1),
    .p_read(pyr_region_fcoord_2_s),
    .p_read1(pyr_region_fcoord_2_1),
    .p_read2(H_inv_15_0_2_fu_11834),
    .p_read3(H_inv_15_3_4_fu_11838),
    .p_read4(H_inv_15_6_4_fu_11842),
    .p_read5(H_inv_15_3_5_fu_11846),
    .p_read6(H_inv_15_4_2_fu_11850),
    .p_read7(H_inv_15_7_4_fu_11854),
    .p_read8(H_inv_15_6_5_fu_11858),
    .p_read9(H_inv_15_7_5_fu_11862),
    .p_read10(H_inv_15_8_2_fu_11866),
    .p_read11(ref_patch_dx_15_0_2_fu_4082),
    .p_read12(ref_patch_dx_15_1_2_fu_4086),
    .p_read13(ref_patch_dx_15_2_2_fu_4090),
    .p_read14(ref_patch_dx_15_3_2_fu_4094),
    .p_read15(ref_patch_dx_15_4_2_fu_4098),
    .p_read16(ref_patch_dx_15_5_2_fu_4102),
    .p_read17(ref_patch_dx_15_6_2_fu_4106),
    .p_read18(ref_patch_dx_15_7_2_fu_4110),
    .p_read19(ref_patch_dx_15_8_2_fu_4114),
    .p_read20(ref_patch_dx_15_9_2_fu_4118),
    .p_read21(ref_patch_dx_15_10_3_fu_4122),
    .p_read22(ref_patch_dx_15_11_3_fu_4126),
    .p_read23(ref_patch_dx_15_12_3_fu_4130),
    .p_read24(ref_patch_dx_15_13_3_fu_4134),
    .p_read25(ref_patch_dx_15_14_3_fu_4138),
    .p_read26(ref_patch_dx_15_15_3_fu_4142),
    .p_read27(ref_patch_dx_15_16_3_fu_4146),
    .p_read28(ref_patch_dx_15_17_3_fu_4150),
    .p_read29(ref_patch_dx_15_18_3_fu_4154),
    .p_read30(ref_patch_dx_15_19_3_fu_4158),
    .p_read31(ref_patch_dx_15_20_3_fu_4162),
    .p_read32(ref_patch_dx_15_21_3_fu_4166),
    .p_read33(ref_patch_dx_15_22_3_fu_4170),
    .p_read34(ref_patch_dx_15_23_3_fu_4174),
    .p_read35(ref_patch_dx_15_24_3_fu_4178),
    .p_read36(ref_patch_dx_15_25_3_fu_4182),
    .p_read37(ref_patch_dx_15_26_3_fu_4186),
    .p_read38(ref_patch_dx_15_27_3_fu_4190),
    .p_read39(ref_patch_dx_15_28_3_fu_4194),
    .p_read40(ref_patch_dx_15_29_3_fu_4198),
    .p_read41(ref_patch_dx_15_30_3_fu_4202),
    .p_read42(ref_patch_dx_15_31_3_fu_4206),
    .p_read43(ref_patch_dx_15_32_3_fu_4210),
    .p_read44(ref_patch_dx_15_33_3_fu_4214),
    .p_read45(ref_patch_dx_15_34_3_fu_4218),
    .p_read46(ref_patch_dx_15_35_3_fu_4222),
    .p_read47(ref_patch_dx_15_36_3_fu_4226),
    .p_read48(ref_patch_dx_15_37_3_fu_4230),
    .p_read49(ref_patch_dx_15_38_3_fu_4234),
    .p_read50(ref_patch_dx_15_39_3_fu_4238),
    .p_read51(ref_patch_dx_15_40_3_fu_4242),
    .p_read52(ref_patch_dx_15_41_3_fu_4246),
    .p_read53(ref_patch_dx_15_42_3_fu_4250),
    .p_read54(ref_patch_dx_15_43_3_fu_4254),
    .p_read55(ref_patch_dx_15_44_3_fu_4258),
    .p_read56(ref_patch_dx_15_45_3_fu_4262),
    .p_read57(ref_patch_dx_15_46_3_fu_4266),
    .p_read58(ref_patch_dx_15_47_3_fu_4270),
    .p_read59(ref_patch_dx_15_48_3_fu_4274),
    .p_read60(ref_patch_dx_15_49_3_fu_4278),
    .p_read61(ref_patch_dx_15_50_3_fu_4282),
    .p_read62(ref_patch_dx_15_51_3_fu_4286),
    .p_read63(ref_patch_dx_15_52_3_fu_4290),
    .p_read64(ref_patch_dx_15_53_3_fu_4294),
    .p_read65(ref_patch_dx_15_54_3_fu_4298),
    .p_read66(ref_patch_dx_15_55_3_fu_4302),
    .p_read67(ref_patch_dx_15_56_3_fu_4306),
    .p_read68(ref_patch_dx_15_57_3_fu_4310),
    .p_read69(ref_patch_dx_15_58_3_fu_4314),
    .p_read70(ref_patch_dx_15_59_3_fu_4318),
    .p_read71(ref_patch_dx_15_60_3_fu_4322),
    .p_read72(ref_patch_dx_15_61_3_fu_4326),
    .p_read73(ref_patch_dx_15_62_3_fu_4330),
    .p_read74(ref_patch_dx_15_63_3_fu_4334),
    .p_read75(ref_patch_dy_15_0_2_fu_8178),
    .p_read76(ref_patch_dy_15_1_2_fu_8182),
    .p_read77(ref_patch_dy_15_2_2_fu_8186),
    .p_read78(ref_patch_dy_15_3_2_fu_8190),
    .p_read79(ref_patch_dy_15_4_2_fu_8194),
    .p_read80(ref_patch_dy_15_5_2_fu_8198),
    .p_read81(ref_patch_dy_15_6_2_fu_8202),
    .p_read82(ref_patch_dy_15_7_2_fu_8206),
    .p_read83(ref_patch_dy_15_8_2_fu_8210),
    .p_read84(ref_patch_dy_15_9_2_fu_8214),
    .p_read85(ref_patch_dy_15_10_3_fu_8218),
    .p_read86(ref_patch_dy_15_11_3_fu_8222),
    .p_read87(ref_patch_dy_15_12_3_fu_8226),
    .p_read88(ref_patch_dy_15_13_3_fu_8230),
    .p_read89(ref_patch_dy_15_14_3_fu_8234),
    .p_read90(ref_patch_dy_15_15_3_fu_8238),
    .p_read91(ref_patch_dy_15_16_3_fu_8242),
    .p_read92(ref_patch_dy_15_17_3_fu_8246),
    .p_read93(ref_patch_dy_15_18_3_fu_8250),
    .p_read94(ref_patch_dy_15_19_3_fu_8254),
    .p_read95(ref_patch_dy_15_20_3_fu_8258),
    .p_read96(ref_patch_dy_15_21_3_fu_8262),
    .p_read97(ref_patch_dy_15_22_3_fu_8266),
    .p_read98(ref_patch_dy_15_23_3_fu_8270),
    .p_read99(ref_patch_dy_15_24_3_fu_8274),
    .p_read100(ref_patch_dy_15_25_3_fu_8278),
    .p_read101(ref_patch_dy_15_26_3_fu_8282),
    .p_read102(ref_patch_dy_15_27_3_fu_8286),
    .p_read103(ref_patch_dy_15_28_3_fu_8290),
    .p_read104(ref_patch_dy_15_29_3_fu_8294),
    .p_read105(ref_patch_dy_15_30_3_fu_8298),
    .p_read106(ref_patch_dy_15_31_3_fu_8302),
    .p_read107(ref_patch_dy_15_32_3_fu_8306),
    .p_read108(ref_patch_dy_15_33_3_fu_8310),
    .p_read109(ref_patch_dy_15_34_3_fu_8314),
    .p_read110(ref_patch_dy_15_35_3_fu_8318),
    .p_read111(ref_patch_dy_15_36_3_fu_8322),
    .p_read112(ref_patch_dy_15_37_3_fu_8326),
    .p_read113(ref_patch_dy_15_38_3_fu_8330),
    .p_read114(ref_patch_dy_15_39_3_fu_8334),
    .p_read115(ref_patch_dy_15_40_3_fu_8338),
    .p_read116(ref_patch_dy_15_41_3_fu_8342),
    .p_read117(ref_patch_dy_15_42_3_fu_8346),
    .p_read118(ref_patch_dy_15_43_3_fu_8350),
    .p_read119(ref_patch_dy_15_44_3_fu_8354),
    .p_read120(ref_patch_dy_15_45_3_fu_8358),
    .p_read121(ref_patch_dy_15_46_3_fu_8362),
    .p_read122(ref_patch_dy_15_47_3_fu_8366),
    .p_read123(ref_patch_dy_15_48_3_fu_8370),
    .p_read124(ref_patch_dy_15_49_3_fu_8374),
    .p_read125(ref_patch_dy_15_50_3_fu_8378),
    .p_read126(ref_patch_dy_15_51_3_fu_8382),
    .p_read127(ref_patch_dy_15_52_3_fu_8386),
    .p_read128(ref_patch_dy_15_53_3_fu_8390),
    .p_read129(ref_patch_dy_15_54_3_fu_8394),
    .p_read130(ref_patch_dy_15_55_3_fu_8398),
    .p_read131(ref_patch_dy_15_56_3_fu_8402),
    .p_read132(ref_patch_dy_15_57_3_fu_8406),
    .p_read133(ref_patch_dy_15_58_3_fu_8410),
    .p_read134(ref_patch_dy_15_59_3_fu_8414),
    .p_read135(ref_patch_dy_15_60_3_fu_8418),
    .p_read136(ref_patch_dy_15_61_3_fu_8422),
    .p_read137(ref_patch_dy_15_62_3_fu_8426),
    .p_read138(ref_patch_dy_15_63_3_fu_8430),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_7_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_7_q1),
    .cur_px_estimate_0_read(cur_px_estimate_2_0),
    .cur_px_estimate_1_read(cur_px_estimate_2_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_14835_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_14835_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_14986(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_14986_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_14986_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_14986_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_14986_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_3_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_3_q1),
    .p_read(pyr_region_fcoord_3_s),
    .p_read1(pyr_region_fcoord_3_1),
    .p_read2(H_inv_15_0_3_fu_11870),
    .p_read3(H_inv_15_3_6_fu_11874),
    .p_read4(H_inv_15_6_6_fu_11878),
    .p_read5(H_inv_15_3_7_fu_11882),
    .p_read6(H_inv_15_4_3_fu_11886),
    .p_read7(H_inv_15_7_6_fu_11890),
    .p_read8(H_inv_15_6_7_fu_11894),
    .p_read9(H_inv_15_7_7_fu_11898),
    .p_read10(H_inv_15_8_3_fu_11902),
    .p_read11(ref_patch_dx_15_0_3_fu_4338),
    .p_read12(ref_patch_dx_15_1_3_fu_4342),
    .p_read13(ref_patch_dx_15_2_3_fu_4346),
    .p_read14(ref_patch_dx_15_3_3_fu_4350),
    .p_read15(ref_patch_dx_15_4_3_fu_4354),
    .p_read16(ref_patch_dx_15_5_3_fu_4358),
    .p_read17(ref_patch_dx_15_6_3_fu_4362),
    .p_read18(ref_patch_dx_15_7_3_fu_4366),
    .p_read19(ref_patch_dx_15_8_3_fu_4370),
    .p_read20(ref_patch_dx_15_9_3_fu_4374),
    .p_read21(ref_patch_dx_15_10_4_fu_4378),
    .p_read22(ref_patch_dx_15_11_4_fu_4382),
    .p_read23(ref_patch_dx_15_12_4_fu_4386),
    .p_read24(ref_patch_dx_15_13_4_fu_4390),
    .p_read25(ref_patch_dx_15_14_4_fu_4394),
    .p_read26(ref_patch_dx_15_15_4_fu_4398),
    .p_read27(ref_patch_dx_15_16_4_fu_4402),
    .p_read28(ref_patch_dx_15_17_4_fu_4406),
    .p_read29(ref_patch_dx_15_18_4_fu_4410),
    .p_read30(ref_patch_dx_15_19_4_fu_4414),
    .p_read31(ref_patch_dx_15_20_4_fu_4418),
    .p_read32(ref_patch_dx_15_21_4_fu_4422),
    .p_read33(ref_patch_dx_15_22_4_fu_4426),
    .p_read34(ref_patch_dx_15_23_4_fu_4430),
    .p_read35(ref_patch_dx_15_24_4_fu_4434),
    .p_read36(ref_patch_dx_15_25_4_fu_4438),
    .p_read37(ref_patch_dx_15_26_4_fu_4442),
    .p_read38(ref_patch_dx_15_27_4_fu_4446),
    .p_read39(ref_patch_dx_15_28_4_fu_4450),
    .p_read40(ref_patch_dx_15_29_4_fu_4454),
    .p_read41(ref_patch_dx_15_30_4_fu_4458),
    .p_read42(ref_patch_dx_15_31_4_fu_4462),
    .p_read43(ref_patch_dx_15_32_4_fu_4466),
    .p_read44(ref_patch_dx_15_33_4_fu_4470),
    .p_read45(ref_patch_dx_15_34_4_fu_4474),
    .p_read46(ref_patch_dx_15_35_4_fu_4478),
    .p_read47(ref_patch_dx_15_36_4_fu_4482),
    .p_read48(ref_patch_dx_15_37_4_fu_4486),
    .p_read49(ref_patch_dx_15_38_4_fu_4490),
    .p_read50(ref_patch_dx_15_39_4_fu_4494),
    .p_read51(ref_patch_dx_15_40_4_fu_4498),
    .p_read52(ref_patch_dx_15_41_4_fu_4502),
    .p_read53(ref_patch_dx_15_42_4_fu_4506),
    .p_read54(ref_patch_dx_15_43_4_fu_4510),
    .p_read55(ref_patch_dx_15_44_4_fu_4514),
    .p_read56(ref_patch_dx_15_45_4_fu_4518),
    .p_read57(ref_patch_dx_15_46_4_fu_4522),
    .p_read58(ref_patch_dx_15_47_4_fu_4526),
    .p_read59(ref_patch_dx_15_48_4_fu_4530),
    .p_read60(ref_patch_dx_15_49_4_fu_4534),
    .p_read61(ref_patch_dx_15_50_4_fu_4538),
    .p_read62(ref_patch_dx_15_51_4_fu_4542),
    .p_read63(ref_patch_dx_15_52_4_fu_4546),
    .p_read64(ref_patch_dx_15_53_4_fu_4550),
    .p_read65(ref_patch_dx_15_54_4_fu_4554),
    .p_read66(ref_patch_dx_15_55_4_fu_4558),
    .p_read67(ref_patch_dx_15_56_4_fu_4562),
    .p_read68(ref_patch_dx_15_57_4_fu_4566),
    .p_read69(ref_patch_dx_15_58_4_fu_4570),
    .p_read70(ref_patch_dx_15_59_4_fu_4574),
    .p_read71(ref_patch_dx_15_60_4_fu_4578),
    .p_read72(ref_patch_dx_15_61_4_fu_4582),
    .p_read73(ref_patch_dx_15_62_4_fu_4586),
    .p_read74(ref_patch_dx_15_63_4_fu_4590),
    .p_read75(ref_patch_dy_15_0_3_fu_8434),
    .p_read76(ref_patch_dy_15_1_3_fu_8438),
    .p_read77(ref_patch_dy_15_2_3_fu_8442),
    .p_read78(ref_patch_dy_15_3_3_fu_8446),
    .p_read79(ref_patch_dy_15_4_3_fu_8450),
    .p_read80(ref_patch_dy_15_5_3_fu_8454),
    .p_read81(ref_patch_dy_15_6_3_fu_8458),
    .p_read82(ref_patch_dy_15_7_3_fu_8462),
    .p_read83(ref_patch_dy_15_8_3_fu_8466),
    .p_read84(ref_patch_dy_15_9_3_fu_8470),
    .p_read85(ref_patch_dy_15_10_4_fu_8474),
    .p_read86(ref_patch_dy_15_11_4_fu_8478),
    .p_read87(ref_patch_dy_15_12_4_fu_8482),
    .p_read88(ref_patch_dy_15_13_4_fu_8486),
    .p_read89(ref_patch_dy_15_14_4_fu_8490),
    .p_read90(ref_patch_dy_15_15_4_fu_8494),
    .p_read91(ref_patch_dy_15_16_4_fu_8498),
    .p_read92(ref_patch_dy_15_17_4_fu_8502),
    .p_read93(ref_patch_dy_15_18_4_fu_8506),
    .p_read94(ref_patch_dy_15_19_4_fu_8510),
    .p_read95(ref_patch_dy_15_20_4_fu_8514),
    .p_read96(ref_patch_dy_15_21_4_fu_8518),
    .p_read97(ref_patch_dy_15_22_4_fu_8522),
    .p_read98(ref_patch_dy_15_23_4_fu_8526),
    .p_read99(ref_patch_dy_15_24_4_fu_8530),
    .p_read100(ref_patch_dy_15_25_4_fu_8534),
    .p_read101(ref_patch_dy_15_26_4_fu_8538),
    .p_read102(ref_patch_dy_15_27_4_fu_8542),
    .p_read103(ref_patch_dy_15_28_4_fu_8546),
    .p_read104(ref_patch_dy_15_29_4_fu_8550),
    .p_read105(ref_patch_dy_15_30_4_fu_8554),
    .p_read106(ref_patch_dy_15_31_4_fu_8558),
    .p_read107(ref_patch_dy_15_32_4_fu_8562),
    .p_read108(ref_patch_dy_15_33_4_fu_8566),
    .p_read109(ref_patch_dy_15_34_4_fu_8570),
    .p_read110(ref_patch_dy_15_35_4_fu_8574),
    .p_read111(ref_patch_dy_15_36_4_fu_8578),
    .p_read112(ref_patch_dy_15_37_4_fu_8582),
    .p_read113(ref_patch_dy_15_38_4_fu_8586),
    .p_read114(ref_patch_dy_15_39_4_fu_8590),
    .p_read115(ref_patch_dy_15_40_4_fu_8594),
    .p_read116(ref_patch_dy_15_41_4_fu_8598),
    .p_read117(ref_patch_dy_15_42_4_fu_8602),
    .p_read118(ref_patch_dy_15_43_4_fu_8606),
    .p_read119(ref_patch_dy_15_44_4_fu_8610),
    .p_read120(ref_patch_dy_15_45_4_fu_8614),
    .p_read121(ref_patch_dy_15_46_4_fu_8618),
    .p_read122(ref_patch_dy_15_47_4_fu_8622),
    .p_read123(ref_patch_dy_15_48_4_fu_8626),
    .p_read124(ref_patch_dy_15_49_4_fu_8630),
    .p_read125(ref_patch_dy_15_50_4_fu_8634),
    .p_read126(ref_patch_dy_15_51_4_fu_8638),
    .p_read127(ref_patch_dy_15_52_4_fu_8642),
    .p_read128(ref_patch_dy_15_53_4_fu_8646),
    .p_read129(ref_patch_dy_15_54_4_fu_8650),
    .p_read130(ref_patch_dy_15_55_4_fu_8654),
    .p_read131(ref_patch_dy_15_56_4_fu_8658),
    .p_read132(ref_patch_dy_15_57_4_fu_8662),
    .p_read133(ref_patch_dy_15_58_4_fu_8666),
    .p_read134(ref_patch_dy_15_59_4_fu_8670),
    .p_read135(ref_patch_dy_15_60_4_fu_8674),
    .p_read136(ref_patch_dy_15_61_4_fu_8678),
    .p_read137(ref_patch_dy_15_62_4_fu_8682),
    .p_read138(ref_patch_dy_15_63_4_fu_8686),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_6_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_6_q1),
    .cur_px_estimate_0_read(cur_px_estimate_3_0),
    .cur_px_estimate_1_read(cur_px_estimate_3_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_14986_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_14986_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15137(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15137_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15137_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15137_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15137_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_4_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_4_q1),
    .p_read(pyr_region_fcoord_4_s),
    .p_read1(pyr_region_fcoord_4_1),
    .p_read2(H_inv_15_0_4_fu_11906),
    .p_read3(H_inv_15_3_8_fu_11910),
    .p_read4(H_inv_15_6_8_fu_11914),
    .p_read5(H_inv_15_3_9_fu_11918),
    .p_read6(H_inv_15_4_4_fu_11922),
    .p_read7(H_inv_15_7_8_fu_11926),
    .p_read8(H_inv_15_6_9_fu_11930),
    .p_read9(H_inv_15_7_9_fu_11934),
    .p_read10(H_inv_15_8_4_fu_11938),
    .p_read11(ref_patch_dx_15_0_4_fu_4594),
    .p_read12(ref_patch_dx_15_1_4_fu_4598),
    .p_read13(ref_patch_dx_15_2_4_fu_4602),
    .p_read14(ref_patch_dx_15_3_4_fu_4606),
    .p_read15(ref_patch_dx_15_4_4_fu_4610),
    .p_read16(ref_patch_dx_15_5_4_fu_4614),
    .p_read17(ref_patch_dx_15_6_4_fu_4618),
    .p_read18(ref_patch_dx_15_7_4_fu_4622),
    .p_read19(ref_patch_dx_15_8_4_fu_4626),
    .p_read20(ref_patch_dx_15_9_4_fu_4630),
    .p_read21(ref_patch_dx_15_10_5_fu_4634),
    .p_read22(ref_patch_dx_15_11_5_fu_4638),
    .p_read23(ref_patch_dx_15_12_5_fu_4642),
    .p_read24(ref_patch_dx_15_13_5_fu_4646),
    .p_read25(ref_patch_dx_15_14_5_fu_4650),
    .p_read26(ref_patch_dx_15_15_5_fu_4654),
    .p_read27(ref_patch_dx_15_16_5_fu_4658),
    .p_read28(ref_patch_dx_15_17_5_fu_4662),
    .p_read29(ref_patch_dx_15_18_5_fu_4666),
    .p_read30(ref_patch_dx_15_19_5_fu_4670),
    .p_read31(ref_patch_dx_15_20_5_fu_4674),
    .p_read32(ref_patch_dx_15_21_5_fu_4678),
    .p_read33(ref_patch_dx_15_22_5_fu_4682),
    .p_read34(ref_patch_dx_15_23_5_fu_4686),
    .p_read35(ref_patch_dx_15_24_5_fu_4690),
    .p_read36(ref_patch_dx_15_25_5_fu_4694),
    .p_read37(ref_patch_dx_15_26_5_fu_4698),
    .p_read38(ref_patch_dx_15_27_5_fu_4702),
    .p_read39(ref_patch_dx_15_28_5_fu_4706),
    .p_read40(ref_patch_dx_15_29_5_fu_4710),
    .p_read41(ref_patch_dx_15_30_5_fu_4714),
    .p_read42(ref_patch_dx_15_31_5_fu_4718),
    .p_read43(ref_patch_dx_15_32_5_fu_4722),
    .p_read44(ref_patch_dx_15_33_5_fu_4726),
    .p_read45(ref_patch_dx_15_34_5_fu_4730),
    .p_read46(ref_patch_dx_15_35_5_fu_4734),
    .p_read47(ref_patch_dx_15_36_5_fu_4738),
    .p_read48(ref_patch_dx_15_37_5_fu_4742),
    .p_read49(ref_patch_dx_15_38_5_fu_4746),
    .p_read50(ref_patch_dx_15_39_5_fu_4750),
    .p_read51(ref_patch_dx_15_40_5_fu_4754),
    .p_read52(ref_patch_dx_15_41_5_fu_4758),
    .p_read53(ref_patch_dx_15_42_5_fu_4762),
    .p_read54(ref_patch_dx_15_43_5_fu_4766),
    .p_read55(ref_patch_dx_15_44_5_fu_4770),
    .p_read56(ref_patch_dx_15_45_5_fu_4774),
    .p_read57(ref_patch_dx_15_46_5_fu_4778),
    .p_read58(ref_patch_dx_15_47_5_fu_4782),
    .p_read59(ref_patch_dx_15_48_5_fu_4786),
    .p_read60(ref_patch_dx_15_49_5_fu_4790),
    .p_read61(ref_patch_dx_15_50_5_fu_4794),
    .p_read62(ref_patch_dx_15_51_5_fu_4798),
    .p_read63(ref_patch_dx_15_52_5_fu_4802),
    .p_read64(ref_patch_dx_15_53_5_fu_4806),
    .p_read65(ref_patch_dx_15_54_5_fu_4810),
    .p_read66(ref_patch_dx_15_55_5_fu_4814),
    .p_read67(ref_patch_dx_15_56_5_fu_4818),
    .p_read68(ref_patch_dx_15_57_5_fu_4822),
    .p_read69(ref_patch_dx_15_58_5_fu_4826),
    .p_read70(ref_patch_dx_15_59_5_fu_4830),
    .p_read71(ref_patch_dx_15_60_5_fu_4834),
    .p_read72(ref_patch_dx_15_61_5_fu_4838),
    .p_read73(ref_patch_dx_15_62_5_fu_4842),
    .p_read74(ref_patch_dx_15_63_5_fu_4846),
    .p_read75(ref_patch_dy_15_0_4_fu_8690),
    .p_read76(ref_patch_dy_15_1_4_fu_8694),
    .p_read77(ref_patch_dy_15_2_4_fu_8698),
    .p_read78(ref_patch_dy_15_3_4_fu_8702),
    .p_read79(ref_patch_dy_15_4_4_fu_8706),
    .p_read80(ref_patch_dy_15_5_4_fu_8710),
    .p_read81(ref_patch_dy_15_6_4_fu_8714),
    .p_read82(ref_patch_dy_15_7_4_fu_8718),
    .p_read83(ref_patch_dy_15_8_4_fu_8722),
    .p_read84(ref_patch_dy_15_9_4_fu_8726),
    .p_read85(ref_patch_dy_15_10_5_fu_8730),
    .p_read86(ref_patch_dy_15_11_5_fu_8734),
    .p_read87(ref_patch_dy_15_12_5_fu_8738),
    .p_read88(ref_patch_dy_15_13_5_fu_8742),
    .p_read89(ref_patch_dy_15_14_5_fu_8746),
    .p_read90(ref_patch_dy_15_15_5_fu_8750),
    .p_read91(ref_patch_dy_15_16_5_fu_8754),
    .p_read92(ref_patch_dy_15_17_5_fu_8758),
    .p_read93(ref_patch_dy_15_18_5_fu_8762),
    .p_read94(ref_patch_dy_15_19_5_fu_8766),
    .p_read95(ref_patch_dy_15_20_5_fu_8770),
    .p_read96(ref_patch_dy_15_21_5_fu_8774),
    .p_read97(ref_patch_dy_15_22_5_fu_8778),
    .p_read98(ref_patch_dy_15_23_5_fu_8782),
    .p_read99(ref_patch_dy_15_24_5_fu_8786),
    .p_read100(ref_patch_dy_15_25_5_fu_8790),
    .p_read101(ref_patch_dy_15_26_5_fu_8794),
    .p_read102(ref_patch_dy_15_27_5_fu_8798),
    .p_read103(ref_patch_dy_15_28_5_fu_8802),
    .p_read104(ref_patch_dy_15_29_5_fu_8806),
    .p_read105(ref_patch_dy_15_30_5_fu_8810),
    .p_read106(ref_patch_dy_15_31_5_fu_8814),
    .p_read107(ref_patch_dy_15_32_5_fu_8818),
    .p_read108(ref_patch_dy_15_33_5_fu_8822),
    .p_read109(ref_patch_dy_15_34_5_fu_8826),
    .p_read110(ref_patch_dy_15_35_5_fu_8830),
    .p_read111(ref_patch_dy_15_36_5_fu_8834),
    .p_read112(ref_patch_dy_15_37_5_fu_8838),
    .p_read113(ref_patch_dy_15_38_5_fu_8842),
    .p_read114(ref_patch_dy_15_39_5_fu_8846),
    .p_read115(ref_patch_dy_15_40_5_fu_8850),
    .p_read116(ref_patch_dy_15_41_5_fu_8854),
    .p_read117(ref_patch_dy_15_42_5_fu_8858),
    .p_read118(ref_patch_dy_15_43_5_fu_8862),
    .p_read119(ref_patch_dy_15_44_5_fu_8866),
    .p_read120(ref_patch_dy_15_45_5_fu_8870),
    .p_read121(ref_patch_dy_15_46_5_fu_8874),
    .p_read122(ref_patch_dy_15_47_5_fu_8878),
    .p_read123(ref_patch_dy_15_48_5_fu_8882),
    .p_read124(ref_patch_dy_15_49_5_fu_8886),
    .p_read125(ref_patch_dy_15_50_5_fu_8890),
    .p_read126(ref_patch_dy_15_51_5_fu_8894),
    .p_read127(ref_patch_dy_15_52_5_fu_8898),
    .p_read128(ref_patch_dy_15_53_5_fu_8902),
    .p_read129(ref_patch_dy_15_54_5_fu_8906),
    .p_read130(ref_patch_dy_15_55_5_fu_8910),
    .p_read131(ref_patch_dy_15_56_5_fu_8914),
    .p_read132(ref_patch_dy_15_57_5_fu_8918),
    .p_read133(ref_patch_dy_15_58_5_fu_8922),
    .p_read134(ref_patch_dy_15_59_5_fu_8926),
    .p_read135(ref_patch_dy_15_60_5_fu_8930),
    .p_read136(ref_patch_dy_15_61_5_fu_8934),
    .p_read137(ref_patch_dy_15_62_5_fu_8938),
    .p_read138(ref_patch_dy_15_63_5_fu_8942),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_5_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_5_q1),
    .cur_px_estimate_0_read(cur_px_estimate_4_0),
    .cur_px_estimate_1_read(cur_px_estimate_4_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15137_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15137_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15288_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15288_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15288_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15288_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_5_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_5_q1),
    .p_read(pyr_region_fcoord_5_s),
    .p_read1(pyr_region_fcoord_5_1),
    .p_read2(H_inv_15_0_5_fu_11942),
    .p_read3(H_inv_15_3_10_fu_11946),
    .p_read4(H_inv_15_6_10_fu_11950),
    .p_read5(H_inv_15_3_11_fu_11954),
    .p_read6(H_inv_15_4_5_fu_11958),
    .p_read7(H_inv_15_7_10_fu_11962),
    .p_read8(H_inv_15_6_11_fu_11966),
    .p_read9(H_inv_15_7_11_fu_11970),
    .p_read10(H_inv_15_8_5_fu_11974),
    .p_read11(ref_patch_dx_15_0_5_fu_4850),
    .p_read12(ref_patch_dx_15_1_5_fu_4854),
    .p_read13(ref_patch_dx_15_2_5_fu_4858),
    .p_read14(ref_patch_dx_15_3_5_fu_4862),
    .p_read15(ref_patch_dx_15_4_5_fu_4866),
    .p_read16(ref_patch_dx_15_5_5_fu_4870),
    .p_read17(ref_patch_dx_15_6_5_fu_4874),
    .p_read18(ref_patch_dx_15_7_5_fu_4878),
    .p_read19(ref_patch_dx_15_8_5_fu_4882),
    .p_read20(ref_patch_dx_15_9_5_fu_4886),
    .p_read21(ref_patch_dx_15_10_6_fu_4890),
    .p_read22(ref_patch_dx_15_11_6_fu_4894),
    .p_read23(ref_patch_dx_15_12_6_fu_4898),
    .p_read24(ref_patch_dx_15_13_6_fu_4902),
    .p_read25(ref_patch_dx_15_14_6_fu_4906),
    .p_read26(ref_patch_dx_15_15_6_fu_4910),
    .p_read27(ref_patch_dx_15_16_6_fu_4914),
    .p_read28(ref_patch_dx_15_17_6_fu_4918),
    .p_read29(ref_patch_dx_15_18_6_fu_4922),
    .p_read30(ref_patch_dx_15_19_6_fu_4926),
    .p_read31(ref_patch_dx_15_20_6_fu_4930),
    .p_read32(ref_patch_dx_15_21_6_fu_4934),
    .p_read33(ref_patch_dx_15_22_6_fu_4938),
    .p_read34(ref_patch_dx_15_23_6_fu_4942),
    .p_read35(ref_patch_dx_15_24_6_fu_4946),
    .p_read36(ref_patch_dx_15_25_6_fu_4950),
    .p_read37(ref_patch_dx_15_26_6_fu_4954),
    .p_read38(ref_patch_dx_15_27_6_fu_4958),
    .p_read39(ref_patch_dx_15_28_6_fu_4962),
    .p_read40(ref_patch_dx_15_29_6_fu_4966),
    .p_read41(ref_patch_dx_15_30_6_fu_4970),
    .p_read42(ref_patch_dx_15_31_6_fu_4974),
    .p_read43(ref_patch_dx_15_32_6_fu_4978),
    .p_read44(ref_patch_dx_15_33_6_fu_4982),
    .p_read45(ref_patch_dx_15_34_6_fu_4986),
    .p_read46(ref_patch_dx_15_35_6_fu_4990),
    .p_read47(ref_patch_dx_15_36_6_fu_4994),
    .p_read48(ref_patch_dx_15_37_6_fu_4998),
    .p_read49(ref_patch_dx_15_38_6_fu_5002),
    .p_read50(ref_patch_dx_15_39_6_fu_5006),
    .p_read51(ref_patch_dx_15_40_6_fu_5010),
    .p_read52(ref_patch_dx_15_41_6_fu_5014),
    .p_read53(ref_patch_dx_15_42_6_fu_5018),
    .p_read54(ref_patch_dx_15_43_6_fu_5022),
    .p_read55(ref_patch_dx_15_44_6_fu_5026),
    .p_read56(ref_patch_dx_15_45_6_fu_5030),
    .p_read57(ref_patch_dx_15_46_6_fu_5034),
    .p_read58(ref_patch_dx_15_47_6_fu_5038),
    .p_read59(ref_patch_dx_15_48_6_fu_5042),
    .p_read60(ref_patch_dx_15_49_6_fu_5046),
    .p_read61(ref_patch_dx_15_50_6_fu_5050),
    .p_read62(ref_patch_dx_15_51_6_fu_5054),
    .p_read63(ref_patch_dx_15_52_6_fu_5058),
    .p_read64(ref_patch_dx_15_53_6_fu_5062),
    .p_read65(ref_patch_dx_15_54_6_fu_5066),
    .p_read66(ref_patch_dx_15_55_6_fu_5070),
    .p_read67(ref_patch_dx_15_56_6_fu_5074),
    .p_read68(ref_patch_dx_15_57_6_fu_5078),
    .p_read69(ref_patch_dx_15_58_6_fu_5082),
    .p_read70(ref_patch_dx_15_59_6_fu_5086),
    .p_read71(ref_patch_dx_15_60_6_fu_5090),
    .p_read72(ref_patch_dx_15_61_6_fu_5094),
    .p_read73(ref_patch_dx_15_62_6_fu_5098),
    .p_read74(ref_patch_dx_15_63_6_fu_5102),
    .p_read75(ref_patch_dy_15_0_5_fu_8946),
    .p_read76(ref_patch_dy_15_1_5_fu_8950),
    .p_read77(ref_patch_dy_15_2_5_fu_8954),
    .p_read78(ref_patch_dy_15_3_5_fu_8958),
    .p_read79(ref_patch_dy_15_4_5_fu_8962),
    .p_read80(ref_patch_dy_15_5_5_fu_8966),
    .p_read81(ref_patch_dy_15_6_5_fu_8970),
    .p_read82(ref_patch_dy_15_7_5_fu_8974),
    .p_read83(ref_patch_dy_15_8_5_fu_8978),
    .p_read84(ref_patch_dy_15_9_5_fu_8982),
    .p_read85(ref_patch_dy_15_10_6_fu_8986),
    .p_read86(ref_patch_dy_15_11_6_fu_8990),
    .p_read87(ref_patch_dy_15_12_6_fu_8994),
    .p_read88(ref_patch_dy_15_13_6_fu_8998),
    .p_read89(ref_patch_dy_15_14_6_fu_9002),
    .p_read90(ref_patch_dy_15_15_6_fu_9006),
    .p_read91(ref_patch_dy_15_16_6_fu_9010),
    .p_read92(ref_patch_dy_15_17_6_fu_9014),
    .p_read93(ref_patch_dy_15_18_6_fu_9018),
    .p_read94(ref_patch_dy_15_19_6_fu_9022),
    .p_read95(ref_patch_dy_15_20_6_fu_9026),
    .p_read96(ref_patch_dy_15_21_6_fu_9030),
    .p_read97(ref_patch_dy_15_22_6_fu_9034),
    .p_read98(ref_patch_dy_15_23_6_fu_9038),
    .p_read99(ref_patch_dy_15_24_6_fu_9042),
    .p_read100(ref_patch_dy_15_25_6_fu_9046),
    .p_read101(ref_patch_dy_15_26_6_fu_9050),
    .p_read102(ref_patch_dy_15_27_6_fu_9054),
    .p_read103(ref_patch_dy_15_28_6_fu_9058),
    .p_read104(ref_patch_dy_15_29_6_fu_9062),
    .p_read105(ref_patch_dy_15_30_6_fu_9066),
    .p_read106(ref_patch_dy_15_31_6_fu_9070),
    .p_read107(ref_patch_dy_15_32_6_fu_9074),
    .p_read108(ref_patch_dy_15_33_6_fu_9078),
    .p_read109(ref_patch_dy_15_34_6_fu_9082),
    .p_read110(ref_patch_dy_15_35_6_fu_9086),
    .p_read111(ref_patch_dy_15_36_6_fu_9090),
    .p_read112(ref_patch_dy_15_37_6_fu_9094),
    .p_read113(ref_patch_dy_15_38_6_fu_9098),
    .p_read114(ref_patch_dy_15_39_6_fu_9102),
    .p_read115(ref_patch_dy_15_40_6_fu_9106),
    .p_read116(ref_patch_dy_15_41_6_fu_9110),
    .p_read117(ref_patch_dy_15_42_6_fu_9114),
    .p_read118(ref_patch_dy_15_43_6_fu_9118),
    .p_read119(ref_patch_dy_15_44_6_fu_9122),
    .p_read120(ref_patch_dy_15_45_6_fu_9126),
    .p_read121(ref_patch_dy_15_46_6_fu_9130),
    .p_read122(ref_patch_dy_15_47_6_fu_9134),
    .p_read123(ref_patch_dy_15_48_6_fu_9138),
    .p_read124(ref_patch_dy_15_49_6_fu_9142),
    .p_read125(ref_patch_dy_15_50_6_fu_9146),
    .p_read126(ref_patch_dy_15_51_6_fu_9150),
    .p_read127(ref_patch_dy_15_52_6_fu_9154),
    .p_read128(ref_patch_dy_15_53_6_fu_9158),
    .p_read129(ref_patch_dy_15_54_6_fu_9162),
    .p_read130(ref_patch_dy_15_55_6_fu_9166),
    .p_read131(ref_patch_dy_15_56_6_fu_9170),
    .p_read132(ref_patch_dy_15_57_6_fu_9174),
    .p_read133(ref_patch_dy_15_58_6_fu_9178),
    .p_read134(ref_patch_dy_15_59_6_fu_9182),
    .p_read135(ref_patch_dy_15_60_6_fu_9186),
    .p_read136(ref_patch_dy_15_61_6_fu_9190),
    .p_read137(ref_patch_dy_15_62_6_fu_9194),
    .p_read138(ref_patch_dy_15_63_6_fu_9198),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_4_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_4_q1),
    .cur_px_estimate_0_read(cur_px_estimate_5_0),
    .cur_px_estimate_1_read(cur_px_estimate_5_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15288_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15288_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15439(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15439_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15439_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15439_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15439_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_6_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_6_q1),
    .p_read(pyr_region_fcoord_6_s),
    .p_read1(pyr_region_fcoord_6_1),
    .p_read2(H_inv_15_0_6_fu_11978),
    .p_read3(H_inv_15_3_12_fu_11982),
    .p_read4(H_inv_15_6_12_fu_11986),
    .p_read5(H_inv_15_3_13_fu_11990),
    .p_read6(H_inv_15_4_6_fu_11994),
    .p_read7(H_inv_15_7_12_fu_11998),
    .p_read8(H_inv_15_6_13_fu_12002),
    .p_read9(H_inv_15_7_13_fu_12006),
    .p_read10(H_inv_15_8_6_fu_12010),
    .p_read11(ref_patch_dx_15_0_6_fu_5106),
    .p_read12(ref_patch_dx_15_1_6_fu_5110),
    .p_read13(ref_patch_dx_15_2_6_fu_5114),
    .p_read14(ref_patch_dx_15_3_6_fu_5118),
    .p_read15(ref_patch_dx_15_4_6_fu_5122),
    .p_read16(ref_patch_dx_15_5_6_fu_5126),
    .p_read17(ref_patch_dx_15_6_6_fu_5130),
    .p_read18(ref_patch_dx_15_7_6_fu_5134),
    .p_read19(ref_patch_dx_15_8_6_fu_5138),
    .p_read20(ref_patch_dx_15_9_6_fu_5142),
    .p_read21(ref_patch_dx_15_10_7_fu_5146),
    .p_read22(ref_patch_dx_15_11_7_fu_5150),
    .p_read23(ref_patch_dx_15_12_7_fu_5154),
    .p_read24(ref_patch_dx_15_13_7_fu_5158),
    .p_read25(ref_patch_dx_15_14_7_fu_5162),
    .p_read26(ref_patch_dx_15_15_7_fu_5166),
    .p_read27(ref_patch_dx_15_16_7_fu_5170),
    .p_read28(ref_patch_dx_15_17_7_fu_5174),
    .p_read29(ref_patch_dx_15_18_7_fu_5178),
    .p_read30(ref_patch_dx_15_19_7_fu_5182),
    .p_read31(ref_patch_dx_15_20_7_fu_5186),
    .p_read32(ref_patch_dx_15_21_7_fu_5190),
    .p_read33(ref_patch_dx_15_22_7_fu_5194),
    .p_read34(ref_patch_dx_15_23_7_fu_5198),
    .p_read35(ref_patch_dx_15_24_7_fu_5202),
    .p_read36(ref_patch_dx_15_25_7_fu_5206),
    .p_read37(ref_patch_dx_15_26_7_fu_5210),
    .p_read38(ref_patch_dx_15_27_7_fu_5214),
    .p_read39(ref_patch_dx_15_28_7_fu_5218),
    .p_read40(ref_patch_dx_15_29_7_fu_5222),
    .p_read41(ref_patch_dx_15_30_7_fu_5226),
    .p_read42(ref_patch_dx_15_31_7_fu_5230),
    .p_read43(ref_patch_dx_15_32_7_fu_5234),
    .p_read44(ref_patch_dx_15_33_7_fu_5238),
    .p_read45(ref_patch_dx_15_34_7_fu_5242),
    .p_read46(ref_patch_dx_15_35_7_fu_5246),
    .p_read47(ref_patch_dx_15_36_7_fu_5250),
    .p_read48(ref_patch_dx_15_37_7_fu_5254),
    .p_read49(ref_patch_dx_15_38_7_fu_5258),
    .p_read50(ref_patch_dx_15_39_7_fu_5262),
    .p_read51(ref_patch_dx_15_40_7_fu_5266),
    .p_read52(ref_patch_dx_15_41_7_fu_5270),
    .p_read53(ref_patch_dx_15_42_7_fu_5274),
    .p_read54(ref_patch_dx_15_43_7_fu_5278),
    .p_read55(ref_patch_dx_15_44_7_fu_5282),
    .p_read56(ref_patch_dx_15_45_7_fu_5286),
    .p_read57(ref_patch_dx_15_46_7_fu_5290),
    .p_read58(ref_patch_dx_15_47_7_fu_5294),
    .p_read59(ref_patch_dx_15_48_7_fu_5298),
    .p_read60(ref_patch_dx_15_49_7_fu_5302),
    .p_read61(ref_patch_dx_15_50_7_fu_5306),
    .p_read62(ref_patch_dx_15_51_7_fu_5310),
    .p_read63(ref_patch_dx_15_52_7_fu_5314),
    .p_read64(ref_patch_dx_15_53_7_fu_5318),
    .p_read65(ref_patch_dx_15_54_7_fu_5322),
    .p_read66(ref_patch_dx_15_55_7_fu_5326),
    .p_read67(ref_patch_dx_15_56_7_fu_5330),
    .p_read68(ref_patch_dx_15_57_7_fu_5334),
    .p_read69(ref_patch_dx_15_58_7_fu_5338),
    .p_read70(ref_patch_dx_15_59_7_fu_5342),
    .p_read71(ref_patch_dx_15_60_7_fu_5346),
    .p_read72(ref_patch_dx_15_61_7_fu_5350),
    .p_read73(ref_patch_dx_15_62_7_fu_5354),
    .p_read74(ref_patch_dx_15_63_7_fu_5358),
    .p_read75(ref_patch_dy_15_0_6_fu_9202),
    .p_read76(ref_patch_dy_15_1_6_fu_9206),
    .p_read77(ref_patch_dy_15_2_6_fu_9210),
    .p_read78(ref_patch_dy_15_3_6_fu_9214),
    .p_read79(ref_patch_dy_15_4_6_fu_9218),
    .p_read80(ref_patch_dy_15_5_6_fu_9222),
    .p_read81(ref_patch_dy_15_6_6_fu_9226),
    .p_read82(ref_patch_dy_15_7_6_fu_9230),
    .p_read83(ref_patch_dy_15_8_6_fu_9234),
    .p_read84(ref_patch_dy_15_9_6_fu_9238),
    .p_read85(ref_patch_dy_15_10_7_fu_9242),
    .p_read86(ref_patch_dy_15_11_7_fu_9246),
    .p_read87(ref_patch_dy_15_12_7_fu_9250),
    .p_read88(ref_patch_dy_15_13_7_fu_9254),
    .p_read89(ref_patch_dy_15_14_7_fu_9258),
    .p_read90(ref_patch_dy_15_15_7_fu_9262),
    .p_read91(ref_patch_dy_15_16_7_fu_9266),
    .p_read92(ref_patch_dy_15_17_7_fu_9270),
    .p_read93(ref_patch_dy_15_18_7_fu_9274),
    .p_read94(ref_patch_dy_15_19_7_fu_9278),
    .p_read95(ref_patch_dy_15_20_7_fu_9282),
    .p_read96(ref_patch_dy_15_21_7_fu_9286),
    .p_read97(ref_patch_dy_15_22_7_fu_9290),
    .p_read98(ref_patch_dy_15_23_7_fu_9294),
    .p_read99(ref_patch_dy_15_24_7_fu_9298),
    .p_read100(ref_patch_dy_15_25_7_fu_9302),
    .p_read101(ref_patch_dy_15_26_7_fu_9306),
    .p_read102(ref_patch_dy_15_27_7_fu_9310),
    .p_read103(ref_patch_dy_15_28_7_fu_9314),
    .p_read104(ref_patch_dy_15_29_7_fu_9318),
    .p_read105(ref_patch_dy_15_30_7_fu_9322),
    .p_read106(ref_patch_dy_15_31_7_fu_9326),
    .p_read107(ref_patch_dy_15_32_7_fu_9330),
    .p_read108(ref_patch_dy_15_33_7_fu_9334),
    .p_read109(ref_patch_dy_15_34_7_fu_9338),
    .p_read110(ref_patch_dy_15_35_7_fu_9342),
    .p_read111(ref_patch_dy_15_36_7_fu_9346),
    .p_read112(ref_patch_dy_15_37_7_fu_9350),
    .p_read113(ref_patch_dy_15_38_7_fu_9354),
    .p_read114(ref_patch_dy_15_39_7_fu_9358),
    .p_read115(ref_patch_dy_15_40_7_fu_9362),
    .p_read116(ref_patch_dy_15_41_7_fu_9366),
    .p_read117(ref_patch_dy_15_42_7_fu_9370),
    .p_read118(ref_patch_dy_15_43_7_fu_9374),
    .p_read119(ref_patch_dy_15_44_7_fu_9378),
    .p_read120(ref_patch_dy_15_45_7_fu_9382),
    .p_read121(ref_patch_dy_15_46_7_fu_9386),
    .p_read122(ref_patch_dy_15_47_7_fu_9390),
    .p_read123(ref_patch_dy_15_48_7_fu_9394),
    .p_read124(ref_patch_dy_15_49_7_fu_9398),
    .p_read125(ref_patch_dy_15_50_7_fu_9402),
    .p_read126(ref_patch_dy_15_51_7_fu_9406),
    .p_read127(ref_patch_dy_15_52_7_fu_9410),
    .p_read128(ref_patch_dy_15_53_7_fu_9414),
    .p_read129(ref_patch_dy_15_54_7_fu_9418),
    .p_read130(ref_patch_dy_15_55_7_fu_9422),
    .p_read131(ref_patch_dy_15_56_7_fu_9426),
    .p_read132(ref_patch_dy_15_57_7_fu_9430),
    .p_read133(ref_patch_dy_15_58_7_fu_9434),
    .p_read134(ref_patch_dy_15_59_7_fu_9438),
    .p_read135(ref_patch_dy_15_60_7_fu_9442),
    .p_read136(ref_patch_dy_15_61_7_fu_9446),
    .p_read137(ref_patch_dy_15_62_7_fu_9450),
    .p_read138(ref_patch_dy_15_63_7_fu_9454),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_3_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_3_q1),
    .cur_px_estimate_0_read(cur_px_estimate_6_0),
    .cur_px_estimate_1_read(cur_px_estimate_6_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15439_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15439_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15590_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15590_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15590_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15590_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_7_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_7_q1),
    .p_read(pyr_region_fcoord_7_s),
    .p_read1(pyr_region_fcoord_7_1),
    .p_read2(H_inv_15_0_7_fu_12014),
    .p_read3(H_inv_15_3_14_fu_12018),
    .p_read4(H_inv_15_6_14_fu_12022),
    .p_read5(H_inv_15_3_15_fu_12026),
    .p_read6(H_inv_15_4_7_fu_12030),
    .p_read7(H_inv_15_7_14_fu_12034),
    .p_read8(H_inv_15_6_15_fu_12038),
    .p_read9(H_inv_15_7_15_fu_12042),
    .p_read10(H_inv_15_8_7_fu_12046),
    .p_read11(ref_patch_dx_15_0_7_fu_5362),
    .p_read12(ref_patch_dx_15_1_7_fu_5366),
    .p_read13(ref_patch_dx_15_2_7_fu_5370),
    .p_read14(ref_patch_dx_15_3_7_fu_5374),
    .p_read15(ref_patch_dx_15_4_7_fu_5378),
    .p_read16(ref_patch_dx_15_5_7_fu_5382),
    .p_read17(ref_patch_dx_15_6_7_fu_5386),
    .p_read18(ref_patch_dx_15_7_7_fu_5390),
    .p_read19(ref_patch_dx_15_8_7_fu_5394),
    .p_read20(ref_patch_dx_15_9_7_fu_5398),
    .p_read21(ref_patch_dx_15_10_8_fu_5402),
    .p_read22(ref_patch_dx_15_11_8_fu_5406),
    .p_read23(ref_patch_dx_15_12_8_fu_5410),
    .p_read24(ref_patch_dx_15_13_8_fu_5414),
    .p_read25(ref_patch_dx_15_14_8_fu_5418),
    .p_read26(ref_patch_dx_15_15_8_fu_5422),
    .p_read27(ref_patch_dx_15_16_8_fu_5426),
    .p_read28(ref_patch_dx_15_17_8_fu_5430),
    .p_read29(ref_patch_dx_15_18_8_fu_5434),
    .p_read30(ref_patch_dx_15_19_8_fu_5438),
    .p_read31(ref_patch_dx_15_20_8_fu_5442),
    .p_read32(ref_patch_dx_15_21_8_fu_5446),
    .p_read33(ref_patch_dx_15_22_8_fu_5450),
    .p_read34(ref_patch_dx_15_23_8_fu_5454),
    .p_read35(ref_patch_dx_15_24_8_fu_5458),
    .p_read36(ref_patch_dx_15_25_8_fu_5462),
    .p_read37(ref_patch_dx_15_26_8_fu_5466),
    .p_read38(ref_patch_dx_15_27_8_fu_5470),
    .p_read39(ref_patch_dx_15_28_8_fu_5474),
    .p_read40(ref_patch_dx_15_29_8_fu_5478),
    .p_read41(ref_patch_dx_15_30_8_fu_5482),
    .p_read42(ref_patch_dx_15_31_8_fu_5486),
    .p_read43(ref_patch_dx_15_32_8_fu_5490),
    .p_read44(ref_patch_dx_15_33_8_fu_5494),
    .p_read45(ref_patch_dx_15_34_8_fu_5498),
    .p_read46(ref_patch_dx_15_35_8_fu_5502),
    .p_read47(ref_patch_dx_15_36_8_fu_5506),
    .p_read48(ref_patch_dx_15_37_8_fu_5510),
    .p_read49(ref_patch_dx_15_38_8_fu_5514),
    .p_read50(ref_patch_dx_15_39_8_fu_5518),
    .p_read51(ref_patch_dx_15_40_8_fu_5522),
    .p_read52(ref_patch_dx_15_41_8_fu_5526),
    .p_read53(ref_patch_dx_15_42_8_fu_5530),
    .p_read54(ref_patch_dx_15_43_8_fu_5534),
    .p_read55(ref_patch_dx_15_44_8_fu_5538),
    .p_read56(ref_patch_dx_15_45_8_fu_5542),
    .p_read57(ref_patch_dx_15_46_8_fu_5546),
    .p_read58(ref_patch_dx_15_47_8_fu_5550),
    .p_read59(ref_patch_dx_15_48_8_fu_5554),
    .p_read60(ref_patch_dx_15_49_8_fu_5558),
    .p_read61(ref_patch_dx_15_50_8_fu_5562),
    .p_read62(ref_patch_dx_15_51_8_fu_5566),
    .p_read63(ref_patch_dx_15_52_8_fu_5570),
    .p_read64(ref_patch_dx_15_53_8_fu_5574),
    .p_read65(ref_patch_dx_15_54_8_fu_5578),
    .p_read66(ref_patch_dx_15_55_8_fu_5582),
    .p_read67(ref_patch_dx_15_56_8_fu_5586),
    .p_read68(ref_patch_dx_15_57_8_fu_5590),
    .p_read69(ref_patch_dx_15_58_8_fu_5594),
    .p_read70(ref_patch_dx_15_59_8_fu_5598),
    .p_read71(ref_patch_dx_15_60_8_fu_5602),
    .p_read72(ref_patch_dx_15_61_8_fu_5606),
    .p_read73(ref_patch_dx_15_62_8_fu_5610),
    .p_read74(ref_patch_dx_15_63_8_fu_5614),
    .p_read75(ref_patch_dy_15_0_7_fu_9458),
    .p_read76(ref_patch_dy_15_1_7_fu_9462),
    .p_read77(ref_patch_dy_15_2_7_fu_9466),
    .p_read78(ref_patch_dy_15_3_7_fu_9470),
    .p_read79(ref_patch_dy_15_4_7_fu_9474),
    .p_read80(ref_patch_dy_15_5_7_fu_9478),
    .p_read81(ref_patch_dy_15_6_7_fu_9482),
    .p_read82(ref_patch_dy_15_7_7_fu_9486),
    .p_read83(ref_patch_dy_15_8_7_fu_9490),
    .p_read84(ref_patch_dy_15_9_7_fu_9494),
    .p_read85(ref_patch_dy_15_10_8_fu_9498),
    .p_read86(ref_patch_dy_15_11_8_fu_9502),
    .p_read87(ref_patch_dy_15_12_8_fu_9506),
    .p_read88(ref_patch_dy_15_13_8_fu_9510),
    .p_read89(ref_patch_dy_15_14_8_fu_9514),
    .p_read90(ref_patch_dy_15_15_8_fu_9518),
    .p_read91(ref_patch_dy_15_16_8_fu_9522),
    .p_read92(ref_patch_dy_15_17_8_fu_9526),
    .p_read93(ref_patch_dy_15_18_8_fu_9530),
    .p_read94(ref_patch_dy_15_19_8_fu_9534),
    .p_read95(ref_patch_dy_15_20_8_fu_9538),
    .p_read96(ref_patch_dy_15_21_8_fu_9542),
    .p_read97(ref_patch_dy_15_22_8_fu_9546),
    .p_read98(ref_patch_dy_15_23_8_fu_9550),
    .p_read99(ref_patch_dy_15_24_8_fu_9554),
    .p_read100(ref_patch_dy_15_25_8_fu_9558),
    .p_read101(ref_patch_dy_15_26_8_fu_9562),
    .p_read102(ref_patch_dy_15_27_8_fu_9566),
    .p_read103(ref_patch_dy_15_28_8_fu_9570),
    .p_read104(ref_patch_dy_15_29_8_fu_9574),
    .p_read105(ref_patch_dy_15_30_8_fu_9578),
    .p_read106(ref_patch_dy_15_31_8_fu_9582),
    .p_read107(ref_patch_dy_15_32_8_fu_9586),
    .p_read108(ref_patch_dy_15_33_8_fu_9590),
    .p_read109(ref_patch_dy_15_34_8_fu_9594),
    .p_read110(ref_patch_dy_15_35_8_fu_9598),
    .p_read111(ref_patch_dy_15_36_8_fu_9602),
    .p_read112(ref_patch_dy_15_37_8_fu_9606),
    .p_read113(ref_patch_dy_15_38_8_fu_9610),
    .p_read114(ref_patch_dy_15_39_8_fu_9614),
    .p_read115(ref_patch_dy_15_40_8_fu_9618),
    .p_read116(ref_patch_dy_15_41_8_fu_9622),
    .p_read117(ref_patch_dy_15_42_8_fu_9626),
    .p_read118(ref_patch_dy_15_43_8_fu_9630),
    .p_read119(ref_patch_dy_15_44_8_fu_9634),
    .p_read120(ref_patch_dy_15_45_8_fu_9638),
    .p_read121(ref_patch_dy_15_46_8_fu_9642),
    .p_read122(ref_patch_dy_15_47_8_fu_9646),
    .p_read123(ref_patch_dy_15_48_8_fu_9650),
    .p_read124(ref_patch_dy_15_49_8_fu_9654),
    .p_read125(ref_patch_dy_15_50_8_fu_9658),
    .p_read126(ref_patch_dy_15_51_8_fu_9662),
    .p_read127(ref_patch_dy_15_52_8_fu_9666),
    .p_read128(ref_patch_dy_15_53_8_fu_9670),
    .p_read129(ref_patch_dy_15_54_8_fu_9674),
    .p_read130(ref_patch_dy_15_55_8_fu_9678),
    .p_read131(ref_patch_dy_15_56_8_fu_9682),
    .p_read132(ref_patch_dy_15_57_8_fu_9686),
    .p_read133(ref_patch_dy_15_58_8_fu_9690),
    .p_read134(ref_patch_dy_15_59_8_fu_9694),
    .p_read135(ref_patch_dy_15_60_8_fu_9698),
    .p_read136(ref_patch_dy_15_61_8_fu_9702),
    .p_read137(ref_patch_dy_15_62_8_fu_9706),
    .p_read138(ref_patch_dy_15_63_8_fu_9710),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_2_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_2_q1),
    .cur_px_estimate_0_read(cur_px_estimate_7_0),
    .cur_px_estimate_1_read(cur_px_estimate_7_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15590_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15590_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15741(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15741_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15741_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15741_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15741_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_8_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_8_q1),
    .p_read(pyr_region_fcoord_8_s),
    .p_read1(pyr_region_fcoord_8_1),
    .p_read2(H_inv_15_0_8_fu_12050),
    .p_read3(H_inv_15_3_16_fu_12054),
    .p_read4(H_inv_15_6_16_fu_12058),
    .p_read5(H_inv_15_3_17_fu_12062),
    .p_read6(H_inv_15_4_8_fu_12066),
    .p_read7(H_inv_15_7_16_fu_12070),
    .p_read8(H_inv_15_6_17_fu_12074),
    .p_read9(H_inv_15_7_17_fu_12078),
    .p_read10(H_inv_15_8_8_fu_12082),
    .p_read11(ref_patch_dx_15_0_8_fu_5618),
    .p_read12(ref_patch_dx_15_1_8_fu_5622),
    .p_read13(ref_patch_dx_15_2_8_fu_5626),
    .p_read14(ref_patch_dx_15_3_8_fu_5630),
    .p_read15(ref_patch_dx_15_4_8_fu_5634),
    .p_read16(ref_patch_dx_15_5_8_fu_5638),
    .p_read17(ref_patch_dx_15_6_8_fu_5642),
    .p_read18(ref_patch_dx_15_7_8_fu_5646),
    .p_read19(ref_patch_dx_15_8_8_fu_5650),
    .p_read20(ref_patch_dx_15_9_8_fu_5654),
    .p_read21(ref_patch_dx_15_10_9_fu_5658),
    .p_read22(ref_patch_dx_15_11_9_fu_5662),
    .p_read23(ref_patch_dx_15_12_9_fu_5666),
    .p_read24(ref_patch_dx_15_13_9_fu_5670),
    .p_read25(ref_patch_dx_15_14_9_fu_5674),
    .p_read26(ref_patch_dx_15_15_9_fu_5678),
    .p_read27(ref_patch_dx_15_16_9_fu_5682),
    .p_read28(ref_patch_dx_15_17_9_fu_5686),
    .p_read29(ref_patch_dx_15_18_9_fu_5690),
    .p_read30(ref_patch_dx_15_19_9_fu_5694),
    .p_read31(ref_patch_dx_15_20_9_fu_5698),
    .p_read32(ref_patch_dx_15_21_9_fu_5702),
    .p_read33(ref_patch_dx_15_22_9_fu_5706),
    .p_read34(ref_patch_dx_15_23_9_fu_5710),
    .p_read35(ref_patch_dx_15_24_9_fu_5714),
    .p_read36(ref_patch_dx_15_25_9_fu_5718),
    .p_read37(ref_patch_dx_15_26_9_fu_5722),
    .p_read38(ref_patch_dx_15_27_9_fu_5726),
    .p_read39(ref_patch_dx_15_28_9_fu_5730),
    .p_read40(ref_patch_dx_15_29_9_fu_5734),
    .p_read41(ref_patch_dx_15_30_9_fu_5738),
    .p_read42(ref_patch_dx_15_31_9_fu_5742),
    .p_read43(ref_patch_dx_15_32_9_fu_5746),
    .p_read44(ref_patch_dx_15_33_9_fu_5750),
    .p_read45(ref_patch_dx_15_34_9_fu_5754),
    .p_read46(ref_patch_dx_15_35_9_fu_5758),
    .p_read47(ref_patch_dx_15_36_9_fu_5762),
    .p_read48(ref_patch_dx_15_37_9_fu_5766),
    .p_read49(ref_patch_dx_15_38_9_fu_5770),
    .p_read50(ref_patch_dx_15_39_9_fu_5774),
    .p_read51(ref_patch_dx_15_40_9_fu_5778),
    .p_read52(ref_patch_dx_15_41_9_fu_5782),
    .p_read53(ref_patch_dx_15_42_9_fu_5786),
    .p_read54(ref_patch_dx_15_43_9_fu_5790),
    .p_read55(ref_patch_dx_15_44_9_fu_5794),
    .p_read56(ref_patch_dx_15_45_9_fu_5798),
    .p_read57(ref_patch_dx_15_46_9_fu_5802),
    .p_read58(ref_patch_dx_15_47_9_fu_5806),
    .p_read59(ref_patch_dx_15_48_9_fu_5810),
    .p_read60(ref_patch_dx_15_49_9_fu_5814),
    .p_read61(ref_patch_dx_15_50_9_fu_5818),
    .p_read62(ref_patch_dx_15_51_9_fu_5822),
    .p_read63(ref_patch_dx_15_52_9_fu_5826),
    .p_read64(ref_patch_dx_15_53_9_fu_5830),
    .p_read65(ref_patch_dx_15_54_9_fu_5834),
    .p_read66(ref_patch_dx_15_55_9_fu_5838),
    .p_read67(ref_patch_dx_15_56_9_fu_5842),
    .p_read68(ref_patch_dx_15_57_9_fu_5846),
    .p_read69(ref_patch_dx_15_58_9_fu_5850),
    .p_read70(ref_patch_dx_15_59_9_fu_5854),
    .p_read71(ref_patch_dx_15_60_9_fu_5858),
    .p_read72(ref_patch_dx_15_61_9_fu_5862),
    .p_read73(ref_patch_dx_15_62_9_fu_5866),
    .p_read74(ref_patch_dx_15_63_9_fu_5870),
    .p_read75(ref_patch_dy_15_0_8_fu_9714),
    .p_read76(ref_patch_dy_15_1_8_fu_9718),
    .p_read77(ref_patch_dy_15_2_8_fu_9722),
    .p_read78(ref_patch_dy_15_3_8_fu_9726),
    .p_read79(ref_patch_dy_15_4_8_fu_9730),
    .p_read80(ref_patch_dy_15_5_8_fu_9734),
    .p_read81(ref_patch_dy_15_6_8_fu_9738),
    .p_read82(ref_patch_dy_15_7_8_fu_9742),
    .p_read83(ref_patch_dy_15_8_8_fu_9746),
    .p_read84(ref_patch_dy_15_9_8_fu_9750),
    .p_read85(ref_patch_dy_15_10_9_fu_9754),
    .p_read86(ref_patch_dy_15_11_9_fu_9758),
    .p_read87(ref_patch_dy_15_12_9_fu_9762),
    .p_read88(ref_patch_dy_15_13_9_fu_9766),
    .p_read89(ref_patch_dy_15_14_9_fu_9770),
    .p_read90(ref_patch_dy_15_15_9_fu_9774),
    .p_read91(ref_patch_dy_15_16_9_fu_9778),
    .p_read92(ref_patch_dy_15_17_9_fu_9782),
    .p_read93(ref_patch_dy_15_18_9_fu_9786),
    .p_read94(ref_patch_dy_15_19_9_fu_9790),
    .p_read95(ref_patch_dy_15_20_9_fu_9794),
    .p_read96(ref_patch_dy_15_21_9_fu_9798),
    .p_read97(ref_patch_dy_15_22_9_fu_9802),
    .p_read98(ref_patch_dy_15_23_9_fu_9806),
    .p_read99(ref_patch_dy_15_24_9_fu_9810),
    .p_read100(ref_patch_dy_15_25_9_fu_9814),
    .p_read101(ref_patch_dy_15_26_9_fu_9818),
    .p_read102(ref_patch_dy_15_27_9_fu_9822),
    .p_read103(ref_patch_dy_15_28_9_fu_9826),
    .p_read104(ref_patch_dy_15_29_9_fu_9830),
    .p_read105(ref_patch_dy_15_30_9_fu_9834),
    .p_read106(ref_patch_dy_15_31_9_fu_9838),
    .p_read107(ref_patch_dy_15_32_9_fu_9842),
    .p_read108(ref_patch_dy_15_33_9_fu_9846),
    .p_read109(ref_patch_dy_15_34_9_fu_9850),
    .p_read110(ref_patch_dy_15_35_9_fu_9854),
    .p_read111(ref_patch_dy_15_36_9_fu_9858),
    .p_read112(ref_patch_dy_15_37_9_fu_9862),
    .p_read113(ref_patch_dy_15_38_9_fu_9866),
    .p_read114(ref_patch_dy_15_39_9_fu_9870),
    .p_read115(ref_patch_dy_15_40_9_fu_9874),
    .p_read116(ref_patch_dy_15_41_9_fu_9878),
    .p_read117(ref_patch_dy_15_42_9_fu_9882),
    .p_read118(ref_patch_dy_15_43_9_fu_9886),
    .p_read119(ref_patch_dy_15_44_9_fu_9890),
    .p_read120(ref_patch_dy_15_45_9_fu_9894),
    .p_read121(ref_patch_dy_15_46_9_fu_9898),
    .p_read122(ref_patch_dy_15_47_9_fu_9902),
    .p_read123(ref_patch_dy_15_48_9_fu_9906),
    .p_read124(ref_patch_dy_15_49_9_fu_9910),
    .p_read125(ref_patch_dy_15_50_9_fu_9914),
    .p_read126(ref_patch_dy_15_51_9_fu_9918),
    .p_read127(ref_patch_dy_15_52_9_fu_9922),
    .p_read128(ref_patch_dy_15_53_9_fu_9926),
    .p_read129(ref_patch_dy_15_54_9_fu_9930),
    .p_read130(ref_patch_dy_15_55_9_fu_9934),
    .p_read131(ref_patch_dy_15_56_9_fu_9938),
    .p_read132(ref_patch_dy_15_57_9_fu_9942),
    .p_read133(ref_patch_dy_15_58_9_fu_9946),
    .p_read134(ref_patch_dy_15_59_9_fu_9950),
    .p_read135(ref_patch_dy_15_60_9_fu_9954),
    .p_read136(ref_patch_dy_15_61_9_fu_9958),
    .p_read137(ref_patch_dy_15_62_9_fu_9962),
    .p_read138(ref_patch_dy_15_63_9_fu_9966),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_1_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_1_q1),
    .cur_px_estimate_0_read(cur_px_estimate_8_0),
    .cur_px_estimate_1_read(cur_px_estimate_8_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15741_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15741_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_15892(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_15892_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_15892_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_15892_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_15892_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_9_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_9_q1),
    .p_read(pyr_region_fcoord_9_s),
    .p_read1(pyr_region_fcoord_9_1),
    .p_read2(H_inv_15_0_9_fu_12086),
    .p_read3(H_inv_15_3_18_fu_12090),
    .p_read4(H_inv_15_6_18_fu_12094),
    .p_read5(H_inv_15_3_19_fu_12098),
    .p_read6(H_inv_15_4_9_fu_12102),
    .p_read7(H_inv_15_7_18_fu_12106),
    .p_read8(H_inv_15_6_19_fu_12110),
    .p_read9(H_inv_15_7_19_fu_12114),
    .p_read10(H_inv_15_8_9_fu_12118),
    .p_read11(ref_patch_dx_15_0_9_fu_5874),
    .p_read12(ref_patch_dx_15_1_9_fu_5878),
    .p_read13(ref_patch_dx_15_2_9_fu_5882),
    .p_read14(ref_patch_dx_15_3_9_fu_5886),
    .p_read15(ref_patch_dx_15_4_9_fu_5890),
    .p_read16(ref_patch_dx_15_5_9_fu_5894),
    .p_read17(ref_patch_dx_15_6_9_fu_5898),
    .p_read18(ref_patch_dx_15_7_9_fu_5902),
    .p_read19(ref_patch_dx_15_8_9_fu_5906),
    .p_read20(ref_patch_dx_15_9_9_fu_5910),
    .p_read21(ref_patch_dx_15_10_10_fu_5914),
    .p_read22(ref_patch_dx_15_11_10_fu_5918),
    .p_read23(ref_patch_dx_15_12_10_fu_5922),
    .p_read24(ref_patch_dx_15_13_10_fu_5926),
    .p_read25(ref_patch_dx_15_14_10_fu_5930),
    .p_read26(ref_patch_dx_15_15_10_fu_5934),
    .p_read27(ref_patch_dx_15_16_10_fu_5938),
    .p_read28(ref_patch_dx_15_17_10_fu_5942),
    .p_read29(ref_patch_dx_15_18_10_fu_5946),
    .p_read30(ref_patch_dx_15_19_10_fu_5950),
    .p_read31(ref_patch_dx_15_20_10_fu_5954),
    .p_read32(ref_patch_dx_15_21_10_fu_5958),
    .p_read33(ref_patch_dx_15_22_10_fu_5962),
    .p_read34(ref_patch_dx_15_23_10_fu_5966),
    .p_read35(ref_patch_dx_15_24_10_fu_5970),
    .p_read36(ref_patch_dx_15_25_10_fu_5974),
    .p_read37(ref_patch_dx_15_26_10_fu_5978),
    .p_read38(ref_patch_dx_15_27_10_fu_5982),
    .p_read39(ref_patch_dx_15_28_10_fu_5986),
    .p_read40(ref_patch_dx_15_29_10_fu_5990),
    .p_read41(ref_patch_dx_15_30_10_fu_5994),
    .p_read42(ref_patch_dx_15_31_10_fu_5998),
    .p_read43(ref_patch_dx_15_32_10_fu_6002),
    .p_read44(ref_patch_dx_15_33_10_fu_6006),
    .p_read45(ref_patch_dx_15_34_10_fu_6010),
    .p_read46(ref_patch_dx_15_35_10_fu_6014),
    .p_read47(ref_patch_dx_15_36_10_fu_6018),
    .p_read48(ref_patch_dx_15_37_10_fu_6022),
    .p_read49(ref_patch_dx_15_38_10_fu_6026),
    .p_read50(ref_patch_dx_15_39_10_fu_6030),
    .p_read51(ref_patch_dx_15_40_10_fu_6034),
    .p_read52(ref_patch_dx_15_41_10_fu_6038),
    .p_read53(ref_patch_dx_15_42_10_fu_6042),
    .p_read54(ref_patch_dx_15_43_10_fu_6046),
    .p_read55(ref_patch_dx_15_44_10_fu_6050),
    .p_read56(ref_patch_dx_15_45_10_fu_6054),
    .p_read57(ref_patch_dx_15_46_10_fu_6058),
    .p_read58(ref_patch_dx_15_47_10_fu_6062),
    .p_read59(ref_patch_dx_15_48_10_fu_6066),
    .p_read60(ref_patch_dx_15_49_10_fu_6070),
    .p_read61(ref_patch_dx_15_50_10_fu_6074),
    .p_read62(ref_patch_dx_15_51_10_fu_6078),
    .p_read63(ref_patch_dx_15_52_10_fu_6082),
    .p_read64(ref_patch_dx_15_53_10_fu_6086),
    .p_read65(ref_patch_dx_15_54_10_fu_6090),
    .p_read66(ref_patch_dx_15_55_10_fu_6094),
    .p_read67(ref_patch_dx_15_56_10_fu_6098),
    .p_read68(ref_patch_dx_15_57_10_fu_6102),
    .p_read69(ref_patch_dx_15_58_10_fu_6106),
    .p_read70(ref_patch_dx_15_59_10_fu_6110),
    .p_read71(ref_patch_dx_15_60_10_fu_6114),
    .p_read72(ref_patch_dx_15_61_10_fu_6118),
    .p_read73(ref_patch_dx_15_62_10_fu_6122),
    .p_read74(ref_patch_dx_15_63_10_fu_6126),
    .p_read75(ref_patch_dy_15_0_9_fu_9970),
    .p_read76(ref_patch_dy_15_1_9_fu_9974),
    .p_read77(ref_patch_dy_15_2_9_fu_9978),
    .p_read78(ref_patch_dy_15_3_9_fu_9982),
    .p_read79(ref_patch_dy_15_4_9_fu_9986),
    .p_read80(ref_patch_dy_15_5_9_fu_9990),
    .p_read81(ref_patch_dy_15_6_9_fu_9994),
    .p_read82(ref_patch_dy_15_7_9_fu_9998),
    .p_read83(ref_patch_dy_15_8_9_fu_10002),
    .p_read84(ref_patch_dy_15_9_9_fu_10006),
    .p_read85(ref_patch_dy_15_10_10_fu_10010),
    .p_read86(ref_patch_dy_15_11_10_fu_10014),
    .p_read87(ref_patch_dy_15_12_10_fu_10018),
    .p_read88(ref_patch_dy_15_13_10_fu_10022),
    .p_read89(ref_patch_dy_15_14_10_fu_10026),
    .p_read90(ref_patch_dy_15_15_10_fu_10030),
    .p_read91(ref_patch_dy_15_16_10_fu_10034),
    .p_read92(ref_patch_dy_15_17_10_fu_10038),
    .p_read93(ref_patch_dy_15_18_10_fu_10042),
    .p_read94(ref_patch_dy_15_19_10_fu_10046),
    .p_read95(ref_patch_dy_15_20_10_fu_10050),
    .p_read96(ref_patch_dy_15_21_10_fu_10054),
    .p_read97(ref_patch_dy_15_22_10_fu_10058),
    .p_read98(ref_patch_dy_15_23_10_fu_10062),
    .p_read99(ref_patch_dy_15_24_10_fu_10066),
    .p_read100(ref_patch_dy_15_25_10_fu_10070),
    .p_read101(ref_patch_dy_15_26_10_fu_10074),
    .p_read102(ref_patch_dy_15_27_10_fu_10078),
    .p_read103(ref_patch_dy_15_28_10_fu_10082),
    .p_read104(ref_patch_dy_15_29_10_fu_10086),
    .p_read105(ref_patch_dy_15_30_10_fu_10090),
    .p_read106(ref_patch_dy_15_31_10_fu_10094),
    .p_read107(ref_patch_dy_15_32_10_fu_10098),
    .p_read108(ref_patch_dy_15_33_10_fu_10102),
    .p_read109(ref_patch_dy_15_34_10_fu_10106),
    .p_read110(ref_patch_dy_15_35_10_fu_10110),
    .p_read111(ref_patch_dy_15_36_10_fu_10114),
    .p_read112(ref_patch_dy_15_37_10_fu_10118),
    .p_read113(ref_patch_dy_15_38_10_fu_10122),
    .p_read114(ref_patch_dy_15_39_10_fu_10126),
    .p_read115(ref_patch_dy_15_40_10_fu_10130),
    .p_read116(ref_patch_dy_15_41_10_fu_10134),
    .p_read117(ref_patch_dy_15_42_10_fu_10138),
    .p_read118(ref_patch_dy_15_43_10_fu_10142),
    .p_read119(ref_patch_dy_15_44_10_fu_10146),
    .p_read120(ref_patch_dy_15_45_10_fu_10150),
    .p_read121(ref_patch_dy_15_46_10_fu_10154),
    .p_read122(ref_patch_dy_15_47_10_fu_10158),
    .p_read123(ref_patch_dy_15_48_10_fu_10162),
    .p_read124(ref_patch_dy_15_49_10_fu_10166),
    .p_read125(ref_patch_dy_15_50_10_fu_10170),
    .p_read126(ref_patch_dy_15_51_10_fu_10174),
    .p_read127(ref_patch_dy_15_52_10_fu_10178),
    .p_read128(ref_patch_dy_15_53_10_fu_10182),
    .p_read129(ref_patch_dy_15_54_10_fu_10186),
    .p_read130(ref_patch_dy_15_55_10_fu_10190),
    .p_read131(ref_patch_dy_15_56_10_fu_10194),
    .p_read132(ref_patch_dy_15_57_10_fu_10198),
    .p_read133(ref_patch_dy_15_58_10_fu_10202),
    .p_read134(ref_patch_dy_15_59_10_fu_10206),
    .p_read135(ref_patch_dy_15_60_10_fu_10210),
    .p_read136(ref_patch_dy_15_61_10_fu_10214),
    .p_read137(ref_patch_dy_15_62_10_fu_10218),
    .p_read138(ref_patch_dy_15_63_10_fu_10222),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_q1),
    .cur_px_estimate_0_read(cur_px_estimate_9_0),
    .cur_px_estimate_1_read(cur_px_estimate_9_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_15892_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_15892_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16043(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16043_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16043_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16043_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16043_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_10_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_10_q1),
    .p_read(pyr_region_fcoord_10),
    .p_read1(pyr_region_fcoord_10_1),
    .p_read2(H_inv_15_0_10_fu_12122),
    .p_read3(H_inv_15_3_20_fu_12126),
    .p_read4(H_inv_15_6_20_fu_12130),
    .p_read5(H_inv_15_3_21_fu_12134),
    .p_read6(H_inv_15_4_10_fu_12138),
    .p_read7(H_inv_15_7_20_fu_12142),
    .p_read8(H_inv_15_6_21_fu_12146),
    .p_read9(H_inv_15_7_21_fu_12150),
    .p_read10(H_inv_15_8_10_fu_12154),
    .p_read11(ref_patch_dx_15_0_10_fu_6130),
    .p_read12(ref_patch_dx_15_1_10_fu_6134),
    .p_read13(ref_patch_dx_15_2_10_fu_6138),
    .p_read14(ref_patch_dx_15_3_10_fu_6142),
    .p_read15(ref_patch_dx_15_4_10_fu_6146),
    .p_read16(ref_patch_dx_15_5_10_fu_6150),
    .p_read17(ref_patch_dx_15_6_10_fu_6154),
    .p_read18(ref_patch_dx_15_7_10_fu_6158),
    .p_read19(ref_patch_dx_15_8_10_fu_6162),
    .p_read20(ref_patch_dx_15_9_10_fu_6166),
    .p_read21(ref_patch_dx_15_10_11_fu_6170),
    .p_read22(ref_patch_dx_15_11_11_fu_6174),
    .p_read23(ref_patch_dx_15_12_11_fu_6178),
    .p_read24(ref_patch_dx_15_13_11_fu_6182),
    .p_read25(ref_patch_dx_15_14_11_fu_6186),
    .p_read26(ref_patch_dx_15_15_11_fu_6190),
    .p_read27(ref_patch_dx_15_16_11_fu_6194),
    .p_read28(ref_patch_dx_15_17_11_fu_6198),
    .p_read29(ref_patch_dx_15_18_11_fu_6202),
    .p_read30(ref_patch_dx_15_19_11_fu_6206),
    .p_read31(ref_patch_dx_15_20_11_fu_6210),
    .p_read32(ref_patch_dx_15_21_11_fu_6214),
    .p_read33(ref_patch_dx_15_22_11_fu_6218),
    .p_read34(ref_patch_dx_15_23_11_fu_6222),
    .p_read35(ref_patch_dx_15_24_11_fu_6226),
    .p_read36(ref_patch_dx_15_25_11_fu_6230),
    .p_read37(ref_patch_dx_15_26_11_fu_6234),
    .p_read38(ref_patch_dx_15_27_11_fu_6238),
    .p_read39(ref_patch_dx_15_28_11_fu_6242),
    .p_read40(ref_patch_dx_15_29_11_fu_6246),
    .p_read41(ref_patch_dx_15_30_11_fu_6250),
    .p_read42(ref_patch_dx_15_31_11_fu_6254),
    .p_read43(ref_patch_dx_15_32_11_fu_6258),
    .p_read44(ref_patch_dx_15_33_11_fu_6262),
    .p_read45(ref_patch_dx_15_34_11_fu_6266),
    .p_read46(ref_patch_dx_15_35_11_fu_6270),
    .p_read47(ref_patch_dx_15_36_11_fu_6274),
    .p_read48(ref_patch_dx_15_37_11_fu_6278),
    .p_read49(ref_patch_dx_15_38_11_fu_6282),
    .p_read50(ref_patch_dx_15_39_11_fu_6286),
    .p_read51(ref_patch_dx_15_40_11_fu_6290),
    .p_read52(ref_patch_dx_15_41_11_fu_6294),
    .p_read53(ref_patch_dx_15_42_11_fu_6298),
    .p_read54(ref_patch_dx_15_43_11_fu_6302),
    .p_read55(ref_patch_dx_15_44_11_fu_6306),
    .p_read56(ref_patch_dx_15_45_11_fu_6310),
    .p_read57(ref_patch_dx_15_46_11_fu_6314),
    .p_read58(ref_patch_dx_15_47_11_fu_6318),
    .p_read59(ref_patch_dx_15_48_11_fu_6322),
    .p_read60(ref_patch_dx_15_49_11_fu_6326),
    .p_read61(ref_patch_dx_15_50_11_fu_6330),
    .p_read62(ref_patch_dx_15_51_11_fu_6334),
    .p_read63(ref_patch_dx_15_52_11_fu_6338),
    .p_read64(ref_patch_dx_15_53_11_fu_6342),
    .p_read65(ref_patch_dx_15_54_11_fu_6346),
    .p_read66(ref_patch_dx_15_55_11_fu_6350),
    .p_read67(ref_patch_dx_15_56_11_fu_6354),
    .p_read68(ref_patch_dx_15_57_11_fu_6358),
    .p_read69(ref_patch_dx_15_58_11_fu_6362),
    .p_read70(ref_patch_dx_15_59_11_fu_6366),
    .p_read71(ref_patch_dx_15_60_11_fu_6370),
    .p_read72(ref_patch_dx_15_61_11_fu_6374),
    .p_read73(ref_patch_dx_15_62_11_fu_6378),
    .p_read74(ref_patch_dx_15_63_11_fu_6382),
    .p_read75(ref_patch_dy_15_0_10_fu_10226),
    .p_read76(ref_patch_dy_15_1_10_fu_10230),
    .p_read77(ref_patch_dy_15_2_10_fu_10234),
    .p_read78(ref_patch_dy_15_3_10_fu_10238),
    .p_read79(ref_patch_dy_15_4_10_fu_10242),
    .p_read80(ref_patch_dy_15_5_10_fu_10246),
    .p_read81(ref_patch_dy_15_6_10_fu_10250),
    .p_read82(ref_patch_dy_15_7_10_fu_10254),
    .p_read83(ref_patch_dy_15_8_10_fu_10258),
    .p_read84(ref_patch_dy_15_9_10_fu_10262),
    .p_read85(ref_patch_dy_15_10_11_fu_10266),
    .p_read86(ref_patch_dy_15_11_11_fu_10270),
    .p_read87(ref_patch_dy_15_12_11_fu_10274),
    .p_read88(ref_patch_dy_15_13_11_fu_10278),
    .p_read89(ref_patch_dy_15_14_11_fu_10282),
    .p_read90(ref_patch_dy_15_15_11_fu_10286),
    .p_read91(ref_patch_dy_15_16_11_fu_10290),
    .p_read92(ref_patch_dy_15_17_11_fu_10294),
    .p_read93(ref_patch_dy_15_18_11_fu_10298),
    .p_read94(ref_patch_dy_15_19_11_fu_10302),
    .p_read95(ref_patch_dy_15_20_11_fu_10306),
    .p_read96(ref_patch_dy_15_21_11_fu_10310),
    .p_read97(ref_patch_dy_15_22_11_fu_10314),
    .p_read98(ref_patch_dy_15_23_11_fu_10318),
    .p_read99(ref_patch_dy_15_24_11_fu_10322),
    .p_read100(ref_patch_dy_15_25_11_fu_10326),
    .p_read101(ref_patch_dy_15_26_11_fu_10330),
    .p_read102(ref_patch_dy_15_27_11_fu_10334),
    .p_read103(ref_patch_dy_15_28_11_fu_10338),
    .p_read104(ref_patch_dy_15_29_11_fu_10342),
    .p_read105(ref_patch_dy_15_30_11_fu_10346),
    .p_read106(ref_patch_dy_15_31_11_fu_10350),
    .p_read107(ref_patch_dy_15_32_11_fu_10354),
    .p_read108(ref_patch_dy_15_33_11_fu_10358),
    .p_read109(ref_patch_dy_15_34_11_fu_10362),
    .p_read110(ref_patch_dy_15_35_11_fu_10366),
    .p_read111(ref_patch_dy_15_36_11_fu_10370),
    .p_read112(ref_patch_dy_15_37_11_fu_10374),
    .p_read113(ref_patch_dy_15_38_11_fu_10378),
    .p_read114(ref_patch_dy_15_39_11_fu_10382),
    .p_read115(ref_patch_dy_15_40_11_fu_10386),
    .p_read116(ref_patch_dy_15_41_11_fu_10390),
    .p_read117(ref_patch_dy_15_42_11_fu_10394),
    .p_read118(ref_patch_dy_15_43_11_fu_10398),
    .p_read119(ref_patch_dy_15_44_11_fu_10402),
    .p_read120(ref_patch_dy_15_45_11_fu_10406),
    .p_read121(ref_patch_dy_15_46_11_fu_10410),
    .p_read122(ref_patch_dy_15_47_11_fu_10414),
    .p_read123(ref_patch_dy_15_48_11_fu_10418),
    .p_read124(ref_patch_dy_15_49_11_fu_10422),
    .p_read125(ref_patch_dy_15_50_11_fu_10426),
    .p_read126(ref_patch_dy_15_51_11_fu_10430),
    .p_read127(ref_patch_dy_15_52_11_fu_10434),
    .p_read128(ref_patch_dy_15_53_11_fu_10438),
    .p_read129(ref_patch_dy_15_54_11_fu_10442),
    .p_read130(ref_patch_dy_15_55_11_fu_10446),
    .p_read131(ref_patch_dy_15_56_11_fu_10450),
    .p_read132(ref_patch_dy_15_57_11_fu_10454),
    .p_read133(ref_patch_dy_15_58_11_fu_10458),
    .p_read134(ref_patch_dy_15_59_11_fu_10462),
    .p_read135(ref_patch_dy_15_60_11_fu_10466),
    .p_read136(ref_patch_dy_15_61_11_fu_10470),
    .p_read137(ref_patch_dy_15_62_11_fu_10474),
    .p_read138(ref_patch_dy_15_63_11_fu_10478),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_13_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_13_q1),
    .cur_px_estimate_0_read(cur_px_estimate_10_0),
    .cur_px_estimate_1_read(cur_px_estimate_10_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16043_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16043_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16194_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16194_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16194_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16194_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_11_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_11_q1),
    .p_read(pyr_region_fcoord_11),
    .p_read1(pyr_region_fcoord_11_1),
    .p_read2(H_inv_15_0_11_fu_12158),
    .p_read3(H_inv_15_3_22_fu_12162),
    .p_read4(H_inv_15_6_22_fu_12166),
    .p_read5(H_inv_15_3_23_fu_12170),
    .p_read6(H_inv_15_4_11_fu_12174),
    .p_read7(H_inv_15_7_22_fu_12178),
    .p_read8(H_inv_15_6_23_fu_12182),
    .p_read9(H_inv_15_7_23_fu_12186),
    .p_read10(H_inv_15_8_11_fu_12190),
    .p_read11(ref_patch_dx_15_0_11_fu_6386),
    .p_read12(ref_patch_dx_15_1_11_fu_6390),
    .p_read13(ref_patch_dx_15_2_11_fu_6394),
    .p_read14(ref_patch_dx_15_3_11_fu_6398),
    .p_read15(ref_patch_dx_15_4_11_fu_6402),
    .p_read16(ref_patch_dx_15_5_11_fu_6406),
    .p_read17(ref_patch_dx_15_6_11_fu_6410),
    .p_read18(ref_patch_dx_15_7_11_fu_6414),
    .p_read19(ref_patch_dx_15_8_11_fu_6418),
    .p_read20(ref_patch_dx_15_9_11_fu_6422),
    .p_read21(ref_patch_dx_15_10_12_fu_6426),
    .p_read22(ref_patch_dx_15_11_12_fu_6430),
    .p_read23(ref_patch_dx_15_12_12_fu_6434),
    .p_read24(ref_patch_dx_15_13_12_fu_6438),
    .p_read25(ref_patch_dx_15_14_12_fu_6442),
    .p_read26(ref_patch_dx_15_15_12_fu_6446),
    .p_read27(ref_patch_dx_15_16_12_fu_6450),
    .p_read28(ref_patch_dx_15_17_12_fu_6454),
    .p_read29(ref_patch_dx_15_18_12_fu_6458),
    .p_read30(ref_patch_dx_15_19_12_fu_6462),
    .p_read31(ref_patch_dx_15_20_12_fu_6466),
    .p_read32(ref_patch_dx_15_21_12_fu_6470),
    .p_read33(ref_patch_dx_15_22_12_fu_6474),
    .p_read34(ref_patch_dx_15_23_12_fu_6478),
    .p_read35(ref_patch_dx_15_24_12_fu_6482),
    .p_read36(ref_patch_dx_15_25_12_fu_6486),
    .p_read37(ref_patch_dx_15_26_12_fu_6490),
    .p_read38(ref_patch_dx_15_27_12_fu_6494),
    .p_read39(ref_patch_dx_15_28_12_fu_6498),
    .p_read40(ref_patch_dx_15_29_12_fu_6502),
    .p_read41(ref_patch_dx_15_30_12_fu_6506),
    .p_read42(ref_patch_dx_15_31_12_fu_6510),
    .p_read43(ref_patch_dx_15_32_12_fu_6514),
    .p_read44(ref_patch_dx_15_33_12_fu_6518),
    .p_read45(ref_patch_dx_15_34_12_fu_6522),
    .p_read46(ref_patch_dx_15_35_12_fu_6526),
    .p_read47(ref_patch_dx_15_36_12_fu_6530),
    .p_read48(ref_patch_dx_15_37_12_fu_6534),
    .p_read49(ref_patch_dx_15_38_12_fu_6538),
    .p_read50(ref_patch_dx_15_39_12_fu_6542),
    .p_read51(ref_patch_dx_15_40_12_fu_6546),
    .p_read52(ref_patch_dx_15_41_12_fu_6550),
    .p_read53(ref_patch_dx_15_42_12_fu_6554),
    .p_read54(ref_patch_dx_15_43_12_fu_6558),
    .p_read55(ref_patch_dx_15_44_12_fu_6562),
    .p_read56(ref_patch_dx_15_45_12_fu_6566),
    .p_read57(ref_patch_dx_15_46_12_fu_6570),
    .p_read58(ref_patch_dx_15_47_12_fu_6574),
    .p_read59(ref_patch_dx_15_48_12_fu_6578),
    .p_read60(ref_patch_dx_15_49_12_fu_6582),
    .p_read61(ref_patch_dx_15_50_12_fu_6586),
    .p_read62(ref_patch_dx_15_51_12_fu_6590),
    .p_read63(ref_patch_dx_15_52_12_fu_6594),
    .p_read64(ref_patch_dx_15_53_12_fu_6598),
    .p_read65(ref_patch_dx_15_54_12_fu_6602),
    .p_read66(ref_patch_dx_15_55_12_fu_6606),
    .p_read67(ref_patch_dx_15_56_12_fu_6610),
    .p_read68(ref_patch_dx_15_57_12_fu_6614),
    .p_read69(ref_patch_dx_15_58_12_fu_6618),
    .p_read70(ref_patch_dx_15_59_12_fu_6622),
    .p_read71(ref_patch_dx_15_60_12_fu_6626),
    .p_read72(ref_patch_dx_15_61_12_fu_6630),
    .p_read73(ref_patch_dx_15_62_12_fu_6634),
    .p_read74(ref_patch_dx_15_63_12_fu_6638),
    .p_read75(ref_patch_dy_15_0_11_fu_10482),
    .p_read76(ref_patch_dy_15_1_11_fu_10486),
    .p_read77(ref_patch_dy_15_2_11_fu_10490),
    .p_read78(ref_patch_dy_15_3_11_fu_10494),
    .p_read79(ref_patch_dy_15_4_11_fu_10498),
    .p_read80(ref_patch_dy_15_5_11_fu_10502),
    .p_read81(ref_patch_dy_15_6_11_fu_10506),
    .p_read82(ref_patch_dy_15_7_11_fu_10510),
    .p_read83(ref_patch_dy_15_8_11_fu_10514),
    .p_read84(ref_patch_dy_15_9_11_fu_10518),
    .p_read85(ref_patch_dy_15_10_12_fu_10522),
    .p_read86(ref_patch_dy_15_11_12_fu_10526),
    .p_read87(ref_patch_dy_15_12_12_fu_10530),
    .p_read88(ref_patch_dy_15_13_12_fu_10534),
    .p_read89(ref_patch_dy_15_14_12_fu_10538),
    .p_read90(ref_patch_dy_15_15_12_fu_10542),
    .p_read91(ref_patch_dy_15_16_12_fu_10546),
    .p_read92(ref_patch_dy_15_17_12_fu_10550),
    .p_read93(ref_patch_dy_15_18_12_fu_10554),
    .p_read94(ref_patch_dy_15_19_12_fu_10558),
    .p_read95(ref_patch_dy_15_20_12_fu_10562),
    .p_read96(ref_patch_dy_15_21_12_fu_10566),
    .p_read97(ref_patch_dy_15_22_12_fu_10570),
    .p_read98(ref_patch_dy_15_23_12_fu_10574),
    .p_read99(ref_patch_dy_15_24_12_fu_10578),
    .p_read100(ref_patch_dy_15_25_12_fu_10582),
    .p_read101(ref_patch_dy_15_26_12_fu_10586),
    .p_read102(ref_patch_dy_15_27_12_fu_10590),
    .p_read103(ref_patch_dy_15_28_12_fu_10594),
    .p_read104(ref_patch_dy_15_29_12_fu_10598),
    .p_read105(ref_patch_dy_15_30_12_fu_10602),
    .p_read106(ref_patch_dy_15_31_12_fu_10606),
    .p_read107(ref_patch_dy_15_32_12_fu_10610),
    .p_read108(ref_patch_dy_15_33_12_fu_10614),
    .p_read109(ref_patch_dy_15_34_12_fu_10618),
    .p_read110(ref_patch_dy_15_35_12_fu_10622),
    .p_read111(ref_patch_dy_15_36_12_fu_10626),
    .p_read112(ref_patch_dy_15_37_12_fu_10630),
    .p_read113(ref_patch_dy_15_38_12_fu_10634),
    .p_read114(ref_patch_dy_15_39_12_fu_10638),
    .p_read115(ref_patch_dy_15_40_12_fu_10642),
    .p_read116(ref_patch_dy_15_41_12_fu_10646),
    .p_read117(ref_patch_dy_15_42_12_fu_10650),
    .p_read118(ref_patch_dy_15_43_12_fu_10654),
    .p_read119(ref_patch_dy_15_44_12_fu_10658),
    .p_read120(ref_patch_dy_15_45_12_fu_10662),
    .p_read121(ref_patch_dy_15_46_12_fu_10666),
    .p_read122(ref_patch_dy_15_47_12_fu_10670),
    .p_read123(ref_patch_dy_15_48_12_fu_10674),
    .p_read124(ref_patch_dy_15_49_12_fu_10678),
    .p_read125(ref_patch_dy_15_50_12_fu_10682),
    .p_read126(ref_patch_dy_15_51_12_fu_10686),
    .p_read127(ref_patch_dy_15_52_12_fu_10690),
    .p_read128(ref_patch_dy_15_53_12_fu_10694),
    .p_read129(ref_patch_dy_15_54_12_fu_10698),
    .p_read130(ref_patch_dy_15_55_12_fu_10702),
    .p_read131(ref_patch_dy_15_56_12_fu_10706),
    .p_read132(ref_patch_dy_15_57_12_fu_10710),
    .p_read133(ref_patch_dy_15_58_12_fu_10714),
    .p_read134(ref_patch_dy_15_59_12_fu_10718),
    .p_read135(ref_patch_dy_15_60_12_fu_10722),
    .p_read136(ref_patch_dy_15_61_12_fu_10726),
    .p_read137(ref_patch_dy_15_62_12_fu_10730),
    .p_read138(ref_patch_dy_15_63_12_fu_10734),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_12_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_12_q1),
    .cur_px_estimate_0_read(cur_px_estimate_11_0),
    .cur_px_estimate_1_read(cur_px_estimate_11_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16194_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16194_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16345_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16345_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16345_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16345_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_12_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_12_q1),
    .p_read(pyr_region_fcoord_12),
    .p_read1(pyr_region_fcoord_12_1),
    .p_read2(H_inv_15_0_12_fu_12194),
    .p_read3(H_inv_15_3_24_fu_12198),
    .p_read4(H_inv_15_6_24_fu_12202),
    .p_read5(H_inv_15_3_25_fu_12206),
    .p_read6(H_inv_15_4_12_fu_12210),
    .p_read7(H_inv_15_7_24_fu_12214),
    .p_read8(H_inv_15_6_25_fu_12218),
    .p_read9(H_inv_15_7_25_fu_12222),
    .p_read10(H_inv_15_8_12_fu_12226),
    .p_read11(ref_patch_dx_15_0_12_fu_6642),
    .p_read12(ref_patch_dx_15_1_12_fu_6646),
    .p_read13(ref_patch_dx_15_2_12_fu_6650),
    .p_read14(ref_patch_dx_15_3_12_fu_6654),
    .p_read15(ref_patch_dx_15_4_12_fu_6658),
    .p_read16(ref_patch_dx_15_5_12_fu_6662),
    .p_read17(ref_patch_dx_15_6_12_fu_6666),
    .p_read18(ref_patch_dx_15_7_12_fu_6670),
    .p_read19(ref_patch_dx_15_8_12_fu_6674),
    .p_read20(ref_patch_dx_15_9_12_fu_6678),
    .p_read21(ref_patch_dx_15_10_13_fu_6682),
    .p_read22(ref_patch_dx_15_11_13_fu_6686),
    .p_read23(ref_patch_dx_15_12_13_fu_6690),
    .p_read24(ref_patch_dx_15_13_13_fu_6694),
    .p_read25(ref_patch_dx_15_14_13_fu_6698),
    .p_read26(ref_patch_dx_15_15_13_fu_6702),
    .p_read27(ref_patch_dx_15_16_13_fu_6706),
    .p_read28(ref_patch_dx_15_17_13_fu_6710),
    .p_read29(ref_patch_dx_15_18_13_fu_6714),
    .p_read30(ref_patch_dx_15_19_13_fu_6718),
    .p_read31(ref_patch_dx_15_20_13_fu_6722),
    .p_read32(ref_patch_dx_15_21_13_fu_6726),
    .p_read33(ref_patch_dx_15_22_13_fu_6730),
    .p_read34(ref_patch_dx_15_23_13_fu_6734),
    .p_read35(ref_patch_dx_15_24_13_fu_6738),
    .p_read36(ref_patch_dx_15_25_13_fu_6742),
    .p_read37(ref_patch_dx_15_26_13_fu_6746),
    .p_read38(ref_patch_dx_15_27_13_fu_6750),
    .p_read39(ref_patch_dx_15_28_13_fu_6754),
    .p_read40(ref_patch_dx_15_29_13_fu_6758),
    .p_read41(ref_patch_dx_15_30_13_fu_6762),
    .p_read42(ref_patch_dx_15_31_13_fu_6766),
    .p_read43(ref_patch_dx_15_32_13_fu_6770),
    .p_read44(ref_patch_dx_15_33_13_fu_6774),
    .p_read45(ref_patch_dx_15_34_13_fu_6778),
    .p_read46(ref_patch_dx_15_35_13_fu_6782),
    .p_read47(ref_patch_dx_15_36_13_fu_6786),
    .p_read48(ref_patch_dx_15_37_13_fu_6790),
    .p_read49(ref_patch_dx_15_38_13_fu_6794),
    .p_read50(ref_patch_dx_15_39_13_fu_6798),
    .p_read51(ref_patch_dx_15_40_13_fu_6802),
    .p_read52(ref_patch_dx_15_41_13_fu_6806),
    .p_read53(ref_patch_dx_15_42_13_fu_6810),
    .p_read54(ref_patch_dx_15_43_13_fu_6814),
    .p_read55(ref_patch_dx_15_44_13_fu_6818),
    .p_read56(ref_patch_dx_15_45_13_fu_6822),
    .p_read57(ref_patch_dx_15_46_13_fu_6826),
    .p_read58(ref_patch_dx_15_47_13_fu_6830),
    .p_read59(ref_patch_dx_15_48_13_fu_6834),
    .p_read60(ref_patch_dx_15_49_13_fu_6838),
    .p_read61(ref_patch_dx_15_50_13_fu_6842),
    .p_read62(ref_patch_dx_15_51_13_fu_6846),
    .p_read63(ref_patch_dx_15_52_13_fu_6850),
    .p_read64(ref_patch_dx_15_53_13_fu_6854),
    .p_read65(ref_patch_dx_15_54_13_fu_6858),
    .p_read66(ref_patch_dx_15_55_13_fu_6862),
    .p_read67(ref_patch_dx_15_56_13_fu_6866),
    .p_read68(ref_patch_dx_15_57_13_fu_6870),
    .p_read69(ref_patch_dx_15_58_13_fu_6874),
    .p_read70(ref_patch_dx_15_59_13_fu_6878),
    .p_read71(ref_patch_dx_15_60_13_fu_6882),
    .p_read72(ref_patch_dx_15_61_13_fu_6886),
    .p_read73(ref_patch_dx_15_62_13_fu_6890),
    .p_read74(ref_patch_dx_15_63_13_fu_6894),
    .p_read75(ref_patch_dy_15_0_12_fu_10738),
    .p_read76(ref_patch_dy_15_1_12_fu_10742),
    .p_read77(ref_patch_dy_15_2_12_fu_10746),
    .p_read78(ref_patch_dy_15_3_12_fu_10750),
    .p_read79(ref_patch_dy_15_4_12_fu_10754),
    .p_read80(ref_patch_dy_15_5_12_fu_10758),
    .p_read81(ref_patch_dy_15_6_12_fu_10762),
    .p_read82(ref_patch_dy_15_7_12_fu_10766),
    .p_read83(ref_patch_dy_15_8_12_fu_10770),
    .p_read84(ref_patch_dy_15_9_12_fu_10774),
    .p_read85(ref_patch_dy_15_10_13_fu_10778),
    .p_read86(ref_patch_dy_15_11_13_fu_10782),
    .p_read87(ref_patch_dy_15_12_13_fu_10786),
    .p_read88(ref_patch_dy_15_13_13_fu_10790),
    .p_read89(ref_patch_dy_15_14_13_fu_10794),
    .p_read90(ref_patch_dy_15_15_13_fu_10798),
    .p_read91(ref_patch_dy_15_16_13_fu_10802),
    .p_read92(ref_patch_dy_15_17_13_fu_10806),
    .p_read93(ref_patch_dy_15_18_13_fu_10810),
    .p_read94(ref_patch_dy_15_19_13_fu_10814),
    .p_read95(ref_patch_dy_15_20_13_fu_10818),
    .p_read96(ref_patch_dy_15_21_13_fu_10822),
    .p_read97(ref_patch_dy_15_22_13_fu_10826),
    .p_read98(ref_patch_dy_15_23_13_fu_10830),
    .p_read99(ref_patch_dy_15_24_13_fu_10834),
    .p_read100(ref_patch_dy_15_25_13_fu_10838),
    .p_read101(ref_patch_dy_15_26_13_fu_10842),
    .p_read102(ref_patch_dy_15_27_13_fu_10846),
    .p_read103(ref_patch_dy_15_28_13_fu_10850),
    .p_read104(ref_patch_dy_15_29_13_fu_10854),
    .p_read105(ref_patch_dy_15_30_13_fu_10858),
    .p_read106(ref_patch_dy_15_31_13_fu_10862),
    .p_read107(ref_patch_dy_15_32_13_fu_10866),
    .p_read108(ref_patch_dy_15_33_13_fu_10870),
    .p_read109(ref_patch_dy_15_34_13_fu_10874),
    .p_read110(ref_patch_dy_15_35_13_fu_10878),
    .p_read111(ref_patch_dy_15_36_13_fu_10882),
    .p_read112(ref_patch_dy_15_37_13_fu_10886),
    .p_read113(ref_patch_dy_15_38_13_fu_10890),
    .p_read114(ref_patch_dy_15_39_13_fu_10894),
    .p_read115(ref_patch_dy_15_40_13_fu_10898),
    .p_read116(ref_patch_dy_15_41_13_fu_10902),
    .p_read117(ref_patch_dy_15_42_13_fu_10906),
    .p_read118(ref_patch_dy_15_43_13_fu_10910),
    .p_read119(ref_patch_dy_15_44_13_fu_10914),
    .p_read120(ref_patch_dy_15_45_13_fu_10918),
    .p_read121(ref_patch_dy_15_46_13_fu_10922),
    .p_read122(ref_patch_dy_15_47_13_fu_10926),
    .p_read123(ref_patch_dy_15_48_13_fu_10930),
    .p_read124(ref_patch_dy_15_49_13_fu_10934),
    .p_read125(ref_patch_dy_15_50_13_fu_10938),
    .p_read126(ref_patch_dy_15_51_13_fu_10942),
    .p_read127(ref_patch_dy_15_52_13_fu_10946),
    .p_read128(ref_patch_dy_15_53_13_fu_10950),
    .p_read129(ref_patch_dy_15_54_13_fu_10954),
    .p_read130(ref_patch_dy_15_55_13_fu_10958),
    .p_read131(ref_patch_dy_15_56_13_fu_10962),
    .p_read132(ref_patch_dy_15_57_13_fu_10966),
    .p_read133(ref_patch_dy_15_58_13_fu_10970),
    .p_read134(ref_patch_dy_15_59_13_fu_10974),
    .p_read135(ref_patch_dy_15_60_13_fu_10978),
    .p_read136(ref_patch_dy_15_61_13_fu_10982),
    .p_read137(ref_patch_dy_15_62_13_fu_10986),
    .p_read138(ref_patch_dy_15_63_13_fu_10990),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_11_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_11_q1),
    .cur_px_estimate_0_read(cur_px_estimate_12_0),
    .cur_px_estimate_1_read(cur_px_estimate_12_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16345_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16345_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16496_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16496_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16496_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16496_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_13_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_13_q1),
    .p_read(pyr_region_fcoord_13),
    .p_read1(pyr_region_fcoord_13_1),
    .p_read2(H_inv_15_0_13_fu_12230),
    .p_read3(H_inv_15_3_26_fu_12234),
    .p_read4(H_inv_15_6_26_fu_12238),
    .p_read5(H_inv_15_3_27_fu_12242),
    .p_read6(H_inv_15_4_13_fu_12246),
    .p_read7(H_inv_15_7_26_fu_12250),
    .p_read8(H_inv_15_6_27_fu_12254),
    .p_read9(H_inv_15_7_27_fu_12258),
    .p_read10(H_inv_15_8_13_fu_12262),
    .p_read11(ref_patch_dx_15_0_13_fu_6898),
    .p_read12(ref_patch_dx_15_1_13_fu_6902),
    .p_read13(ref_patch_dx_15_2_13_fu_6906),
    .p_read14(ref_patch_dx_15_3_13_fu_6910),
    .p_read15(ref_patch_dx_15_4_13_fu_6914),
    .p_read16(ref_patch_dx_15_5_13_fu_6918),
    .p_read17(ref_patch_dx_15_6_13_fu_6922),
    .p_read18(ref_patch_dx_15_7_13_fu_6926),
    .p_read19(ref_patch_dx_15_8_13_fu_6930),
    .p_read20(ref_patch_dx_15_9_13_fu_6934),
    .p_read21(ref_patch_dx_15_10_14_fu_6938),
    .p_read22(ref_patch_dx_15_11_14_fu_6942),
    .p_read23(ref_patch_dx_15_12_14_fu_6946),
    .p_read24(ref_patch_dx_15_13_14_fu_6950),
    .p_read25(ref_patch_dx_15_14_14_fu_6954),
    .p_read26(ref_patch_dx_15_15_14_fu_6958),
    .p_read27(ref_patch_dx_15_16_14_fu_6962),
    .p_read28(ref_patch_dx_15_17_14_fu_6966),
    .p_read29(ref_patch_dx_15_18_14_fu_6970),
    .p_read30(ref_patch_dx_15_19_14_fu_6974),
    .p_read31(ref_patch_dx_15_20_14_fu_6978),
    .p_read32(ref_patch_dx_15_21_14_fu_6982),
    .p_read33(ref_patch_dx_15_22_14_fu_6986),
    .p_read34(ref_patch_dx_15_23_14_fu_6990),
    .p_read35(ref_patch_dx_15_24_14_fu_6994),
    .p_read36(ref_patch_dx_15_25_14_fu_6998),
    .p_read37(ref_patch_dx_15_26_14_fu_7002),
    .p_read38(ref_patch_dx_15_27_14_fu_7006),
    .p_read39(ref_patch_dx_15_28_14_fu_7010),
    .p_read40(ref_patch_dx_15_29_14_fu_7014),
    .p_read41(ref_patch_dx_15_30_14_fu_7018),
    .p_read42(ref_patch_dx_15_31_14_fu_7022),
    .p_read43(ref_patch_dx_15_32_14_fu_7026),
    .p_read44(ref_patch_dx_15_33_14_fu_7030),
    .p_read45(ref_patch_dx_15_34_14_fu_7034),
    .p_read46(ref_patch_dx_15_35_14_fu_7038),
    .p_read47(ref_patch_dx_15_36_14_fu_7042),
    .p_read48(ref_patch_dx_15_37_14_fu_7046),
    .p_read49(ref_patch_dx_15_38_14_fu_7050),
    .p_read50(ref_patch_dx_15_39_14_fu_7054),
    .p_read51(ref_patch_dx_15_40_14_fu_7058),
    .p_read52(ref_patch_dx_15_41_14_fu_7062),
    .p_read53(ref_patch_dx_15_42_14_fu_7066),
    .p_read54(ref_patch_dx_15_43_14_fu_7070),
    .p_read55(ref_patch_dx_15_44_14_fu_7074),
    .p_read56(ref_patch_dx_15_45_14_fu_7078),
    .p_read57(ref_patch_dx_15_46_14_fu_7082),
    .p_read58(ref_patch_dx_15_47_14_fu_7086),
    .p_read59(ref_patch_dx_15_48_14_fu_7090),
    .p_read60(ref_patch_dx_15_49_14_fu_7094),
    .p_read61(ref_patch_dx_15_50_14_fu_7098),
    .p_read62(ref_patch_dx_15_51_14_fu_7102),
    .p_read63(ref_patch_dx_15_52_14_fu_7106),
    .p_read64(ref_patch_dx_15_53_14_fu_7110),
    .p_read65(ref_patch_dx_15_54_14_fu_7114),
    .p_read66(ref_patch_dx_15_55_14_fu_7118),
    .p_read67(ref_patch_dx_15_56_14_fu_7122),
    .p_read68(ref_patch_dx_15_57_14_fu_7126),
    .p_read69(ref_patch_dx_15_58_14_fu_7130),
    .p_read70(ref_patch_dx_15_59_14_fu_7134),
    .p_read71(ref_patch_dx_15_60_14_fu_7138),
    .p_read72(ref_patch_dx_15_61_14_fu_7142),
    .p_read73(ref_patch_dx_15_62_14_fu_7146),
    .p_read74(ref_patch_dx_15_63_14_fu_7150),
    .p_read75(ref_patch_dy_15_0_13_fu_10994),
    .p_read76(ref_patch_dy_15_1_13_fu_10998),
    .p_read77(ref_patch_dy_15_2_13_fu_11002),
    .p_read78(ref_patch_dy_15_3_13_fu_11006),
    .p_read79(ref_patch_dy_15_4_13_fu_11010),
    .p_read80(ref_patch_dy_15_5_13_fu_11014),
    .p_read81(ref_patch_dy_15_6_13_fu_11018),
    .p_read82(ref_patch_dy_15_7_13_fu_11022),
    .p_read83(ref_patch_dy_15_8_13_fu_11026),
    .p_read84(ref_patch_dy_15_9_13_fu_11030),
    .p_read85(ref_patch_dy_15_10_14_fu_11034),
    .p_read86(ref_patch_dy_15_11_14_fu_11038),
    .p_read87(ref_patch_dy_15_12_14_fu_11042),
    .p_read88(ref_patch_dy_15_13_14_fu_11046),
    .p_read89(ref_patch_dy_15_14_14_fu_11050),
    .p_read90(ref_patch_dy_15_15_14_fu_11054),
    .p_read91(ref_patch_dy_15_16_14_fu_11058),
    .p_read92(ref_patch_dy_15_17_14_fu_11062),
    .p_read93(ref_patch_dy_15_18_14_fu_11066),
    .p_read94(ref_patch_dy_15_19_14_fu_11070),
    .p_read95(ref_patch_dy_15_20_14_fu_11074),
    .p_read96(ref_patch_dy_15_21_14_fu_11078),
    .p_read97(ref_patch_dy_15_22_14_fu_11082),
    .p_read98(ref_patch_dy_15_23_14_fu_11086),
    .p_read99(ref_patch_dy_15_24_14_fu_11090),
    .p_read100(ref_patch_dy_15_25_14_fu_11094),
    .p_read101(ref_patch_dy_15_26_14_fu_11098),
    .p_read102(ref_patch_dy_15_27_14_fu_11102),
    .p_read103(ref_patch_dy_15_28_14_fu_11106),
    .p_read104(ref_patch_dy_15_29_14_fu_11110),
    .p_read105(ref_patch_dy_15_30_14_fu_11114),
    .p_read106(ref_patch_dy_15_31_14_fu_11118),
    .p_read107(ref_patch_dy_15_32_14_fu_11122),
    .p_read108(ref_patch_dy_15_33_14_fu_11126),
    .p_read109(ref_patch_dy_15_34_14_fu_11130),
    .p_read110(ref_patch_dy_15_35_14_fu_11134),
    .p_read111(ref_patch_dy_15_36_14_fu_11138),
    .p_read112(ref_patch_dy_15_37_14_fu_11142),
    .p_read113(ref_patch_dy_15_38_14_fu_11146),
    .p_read114(ref_patch_dy_15_39_14_fu_11150),
    .p_read115(ref_patch_dy_15_40_14_fu_11154),
    .p_read116(ref_patch_dy_15_41_14_fu_11158),
    .p_read117(ref_patch_dy_15_42_14_fu_11162),
    .p_read118(ref_patch_dy_15_43_14_fu_11166),
    .p_read119(ref_patch_dy_15_44_14_fu_11170),
    .p_read120(ref_patch_dy_15_45_14_fu_11174),
    .p_read121(ref_patch_dy_15_46_14_fu_11178),
    .p_read122(ref_patch_dy_15_47_14_fu_11182),
    .p_read123(ref_patch_dy_15_48_14_fu_11186),
    .p_read124(ref_patch_dy_15_49_14_fu_11190),
    .p_read125(ref_patch_dy_15_50_14_fu_11194),
    .p_read126(ref_patch_dy_15_51_14_fu_11198),
    .p_read127(ref_patch_dy_15_52_14_fu_11202),
    .p_read128(ref_patch_dy_15_53_14_fu_11206),
    .p_read129(ref_patch_dy_15_54_14_fu_11210),
    .p_read130(ref_patch_dy_15_55_14_fu_11214),
    .p_read131(ref_patch_dy_15_56_14_fu_11218),
    .p_read132(ref_patch_dy_15_57_14_fu_11222),
    .p_read133(ref_patch_dy_15_58_14_fu_11226),
    .p_read134(ref_patch_dy_15_59_14_fu_11230),
    .p_read135(ref_patch_dy_15_60_14_fu_11234),
    .p_read136(ref_patch_dy_15_61_14_fu_11238),
    .p_read137(ref_patch_dy_15_62_14_fu_11242),
    .p_read138(ref_patch_dy_15_63_14_fu_11246),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_10_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_10_q1),
    .cur_px_estimate_0_read(cur_px_estimate_13_0),
    .cur_px_estimate_1_read(cur_px_estimate_13_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16496_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16496_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16647_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16647_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16647_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16647_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_14_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_14_q1),
    .p_read(pyr_region_fcoord_14),
    .p_read1(pyr_region_fcoord_14_1),
    .p_read2(H_inv_15_0_14_fu_12266),
    .p_read3(H_inv_15_3_28_fu_12270),
    .p_read4(H_inv_15_6_28_fu_12274),
    .p_read5(H_inv_15_3_29_fu_12278),
    .p_read6(H_inv_15_4_14_fu_12282),
    .p_read7(H_inv_15_7_28_fu_12286),
    .p_read8(H_inv_15_6_29_fu_12290),
    .p_read9(H_inv_15_7_29_fu_12294),
    .p_read10(H_inv_15_8_14_fu_12298),
    .p_read11(ref_patch_dx_15_0_14_fu_7154),
    .p_read12(ref_patch_dx_15_1_14_fu_7158),
    .p_read13(ref_patch_dx_15_2_14_fu_7162),
    .p_read14(ref_patch_dx_15_3_14_fu_7166),
    .p_read15(ref_patch_dx_15_4_14_fu_7170),
    .p_read16(ref_patch_dx_15_5_14_fu_7174),
    .p_read17(ref_patch_dx_15_6_14_fu_7178),
    .p_read18(ref_patch_dx_15_7_14_fu_7182),
    .p_read19(ref_patch_dx_15_8_14_fu_7186),
    .p_read20(ref_patch_dx_15_9_14_fu_7190),
    .p_read21(ref_patch_dx_15_10_15_fu_7194),
    .p_read22(ref_patch_dx_15_11_15_fu_7198),
    .p_read23(ref_patch_dx_15_12_15_fu_7202),
    .p_read24(ref_patch_dx_15_13_15_fu_7206),
    .p_read25(ref_patch_dx_15_14_15_fu_7210),
    .p_read26(ref_patch_dx_15_15_15_fu_7214),
    .p_read27(ref_patch_dx_15_16_15_fu_7218),
    .p_read28(ref_patch_dx_15_17_15_fu_7222),
    .p_read29(ref_patch_dx_15_18_15_fu_7226),
    .p_read30(ref_patch_dx_15_19_15_fu_7230),
    .p_read31(ref_patch_dx_15_20_15_fu_7234),
    .p_read32(ref_patch_dx_15_21_15_fu_7238),
    .p_read33(ref_patch_dx_15_22_15_fu_7242),
    .p_read34(ref_patch_dx_15_23_15_fu_7246),
    .p_read35(ref_patch_dx_15_24_15_fu_7250),
    .p_read36(ref_patch_dx_15_25_15_fu_7254),
    .p_read37(ref_patch_dx_15_26_15_fu_7258),
    .p_read38(ref_patch_dx_15_27_15_fu_7262),
    .p_read39(ref_patch_dx_15_28_15_fu_7266),
    .p_read40(ref_patch_dx_15_29_15_fu_7270),
    .p_read41(ref_patch_dx_15_30_15_fu_7274),
    .p_read42(ref_patch_dx_15_31_15_fu_7278),
    .p_read43(ref_patch_dx_15_32_15_fu_7282),
    .p_read44(ref_patch_dx_15_33_15_fu_7286),
    .p_read45(ref_patch_dx_15_34_15_fu_7290),
    .p_read46(ref_patch_dx_15_35_15_fu_7294),
    .p_read47(ref_patch_dx_15_36_15_fu_7298),
    .p_read48(ref_patch_dx_15_37_15_fu_7302),
    .p_read49(ref_patch_dx_15_38_15_fu_7306),
    .p_read50(ref_patch_dx_15_39_15_fu_7310),
    .p_read51(ref_patch_dx_15_40_15_fu_7314),
    .p_read52(ref_patch_dx_15_41_15_fu_7318),
    .p_read53(ref_patch_dx_15_42_15_fu_7322),
    .p_read54(ref_patch_dx_15_43_15_fu_7326),
    .p_read55(ref_patch_dx_15_44_15_fu_7330),
    .p_read56(ref_patch_dx_15_45_15_fu_7334),
    .p_read57(ref_patch_dx_15_46_15_fu_7338),
    .p_read58(ref_patch_dx_15_47_15_fu_7342),
    .p_read59(ref_patch_dx_15_48_15_fu_7346),
    .p_read60(ref_patch_dx_15_49_15_fu_7350),
    .p_read61(ref_patch_dx_15_50_15_fu_7354),
    .p_read62(ref_patch_dx_15_51_15_fu_7358),
    .p_read63(ref_patch_dx_15_52_15_fu_7362),
    .p_read64(ref_patch_dx_15_53_15_fu_7366),
    .p_read65(ref_patch_dx_15_54_15_fu_7370),
    .p_read66(ref_patch_dx_15_55_15_fu_7374),
    .p_read67(ref_patch_dx_15_56_15_fu_7378),
    .p_read68(ref_patch_dx_15_57_15_fu_7382),
    .p_read69(ref_patch_dx_15_58_15_fu_7386),
    .p_read70(ref_patch_dx_15_59_15_fu_7390),
    .p_read71(ref_patch_dx_15_60_15_fu_7394),
    .p_read72(ref_patch_dx_15_61_15_fu_7398),
    .p_read73(ref_patch_dx_15_62_15_fu_7402),
    .p_read74(ref_patch_dx_15_63_15_fu_7406),
    .p_read75(ref_patch_dy_15_0_14_fu_11250),
    .p_read76(ref_patch_dy_15_1_14_fu_11254),
    .p_read77(ref_patch_dy_15_2_14_fu_11258),
    .p_read78(ref_patch_dy_15_3_14_fu_11262),
    .p_read79(ref_patch_dy_15_4_14_fu_11266),
    .p_read80(ref_patch_dy_15_5_14_fu_11270),
    .p_read81(ref_patch_dy_15_6_14_fu_11274),
    .p_read82(ref_patch_dy_15_7_14_fu_11278),
    .p_read83(ref_patch_dy_15_8_14_fu_11282),
    .p_read84(ref_patch_dy_15_9_14_fu_11286),
    .p_read85(ref_patch_dy_15_10_15_fu_11290),
    .p_read86(ref_patch_dy_15_11_15_fu_11294),
    .p_read87(ref_patch_dy_15_12_15_fu_11298),
    .p_read88(ref_patch_dy_15_13_15_fu_11302),
    .p_read89(ref_patch_dy_15_14_15_fu_11306),
    .p_read90(ref_patch_dy_15_15_15_fu_11310),
    .p_read91(ref_patch_dy_15_16_15_fu_11314),
    .p_read92(ref_patch_dy_15_17_15_fu_11318),
    .p_read93(ref_patch_dy_15_18_15_fu_11322),
    .p_read94(ref_patch_dy_15_19_15_fu_11326),
    .p_read95(ref_patch_dy_15_20_15_fu_11330),
    .p_read96(ref_patch_dy_15_21_15_fu_11334),
    .p_read97(ref_patch_dy_15_22_15_fu_11338),
    .p_read98(ref_patch_dy_15_23_15_fu_11342),
    .p_read99(ref_patch_dy_15_24_15_fu_11346),
    .p_read100(ref_patch_dy_15_25_15_fu_11350),
    .p_read101(ref_patch_dy_15_26_15_fu_11354),
    .p_read102(ref_patch_dy_15_27_15_fu_11358),
    .p_read103(ref_patch_dy_15_28_15_fu_11362),
    .p_read104(ref_patch_dy_15_29_15_fu_11366),
    .p_read105(ref_patch_dy_15_30_15_fu_11370),
    .p_read106(ref_patch_dy_15_31_15_fu_11374),
    .p_read107(ref_patch_dy_15_32_15_fu_11378),
    .p_read108(ref_patch_dy_15_33_15_fu_11382),
    .p_read109(ref_patch_dy_15_34_15_fu_11386),
    .p_read110(ref_patch_dy_15_35_15_fu_11390),
    .p_read111(ref_patch_dy_15_36_15_fu_11394),
    .p_read112(ref_patch_dy_15_37_15_fu_11398),
    .p_read113(ref_patch_dy_15_38_15_fu_11402),
    .p_read114(ref_patch_dy_15_39_15_fu_11406),
    .p_read115(ref_patch_dy_15_40_15_fu_11410),
    .p_read116(ref_patch_dy_15_41_15_fu_11414),
    .p_read117(ref_patch_dy_15_42_15_fu_11418),
    .p_read118(ref_patch_dy_15_43_15_fu_11422),
    .p_read119(ref_patch_dy_15_44_15_fu_11426),
    .p_read120(ref_patch_dy_15_45_15_fu_11430),
    .p_read121(ref_patch_dy_15_46_15_fu_11434),
    .p_read122(ref_patch_dy_15_47_15_fu_11438),
    .p_read123(ref_patch_dy_15_48_15_fu_11442),
    .p_read124(ref_patch_dy_15_49_15_fu_11446),
    .p_read125(ref_patch_dy_15_50_15_fu_11450),
    .p_read126(ref_patch_dy_15_51_15_fu_11454),
    .p_read127(ref_patch_dy_15_52_15_fu_11458),
    .p_read128(ref_patch_dy_15_53_15_fu_11462),
    .p_read129(ref_patch_dy_15_54_15_fu_11466),
    .p_read130(ref_patch_dy_15_55_15_fu_11470),
    .p_read131(ref_patch_dy_15_56_15_fu_11474),
    .p_read132(ref_patch_dy_15_57_15_fu_11478),
    .p_read133(ref_patch_dy_15_58_15_fu_11482),
    .p_read134(ref_patch_dy_15_59_15_fu_11486),
    .p_read135(ref_patch_dy_15_60_15_fu_11490),
    .p_read136(ref_patch_dy_15_61_15_fu_11494),
    .p_read137(ref_patch_dy_15_62_15_fu_11498),
    .p_read138(ref_patch_dy_15_63_15_fu_11502),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_9_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_9_q1),
    .cur_px_estimate_0_read(cur_px_estimate_14_0),
    .cur_px_estimate_1_read(cur_px_estimate_14_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16647_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16647_ap_return_1)
);

gauss_newton_optim_r grp_gauss_newton_optim_r_fu_16798(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gauss_newton_optim_r_fu_16798_ap_start),
    .ap_done(grp_gauss_newton_optim_r_fu_16798_ap_done),
    .ap_idle(grp_gauss_newton_optim_r_fu_16798_ap_idle),
    .ap_ready(grp_gauss_newton_optim_r_fu_16798_ap_ready),
    .pyr_region_data_address0(grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address0),
    .pyr_region_data_ce0(grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce0),
    .pyr_region_data_q0(pyr_region_data_15_q0),
    .pyr_region_data_address1(grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address1),
    .pyr_region_data_ce1(grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce1),
    .pyr_region_data_q1(pyr_region_data_15_q1),
    .p_read(pyr_region_fcoord_15),
    .p_read1(pyr_region_fcoord_15_1),
    .p_read2(H_inv_15_0_15_fu_12302),
    .p_read3(H_inv_15_3_30_fu_12306),
    .p_read4(H_inv_15_6_30_fu_12310),
    .p_read5(H_inv_15_3_31_fu_12314),
    .p_read6(H_inv_15_4_15_fu_12318),
    .p_read7(H_inv_15_7_30_fu_12322),
    .p_read8(H_inv_15_6_31_fu_12326),
    .p_read9(H_inv_15_7_31_fu_12330),
    .p_read10(H_inv_15_8_15_fu_12334),
    .p_read11(ref_patch_dx_15_0_15_fu_7410),
    .p_read12(ref_patch_dx_15_1_15_fu_7414),
    .p_read13(ref_patch_dx_15_2_15_fu_7418),
    .p_read14(ref_patch_dx_15_3_15_fu_7422),
    .p_read15(ref_patch_dx_15_4_15_fu_7426),
    .p_read16(ref_patch_dx_15_5_15_fu_7430),
    .p_read17(ref_patch_dx_15_6_15_fu_7434),
    .p_read18(ref_patch_dx_15_7_15_fu_7438),
    .p_read19(ref_patch_dx_15_8_15_fu_7442),
    .p_read20(ref_patch_dx_15_9_15_fu_7446),
    .p_read21(ref_patch_dx_15_10_fu_7450),
    .p_read22(ref_patch_dx_15_11_fu_7454),
    .p_read23(ref_patch_dx_15_12_fu_7458),
    .p_read24(ref_patch_dx_15_13_fu_7462),
    .p_read25(ref_patch_dx_15_14_fu_7466),
    .p_read26(ref_patch_dx_15_15_fu_7470),
    .p_read27(ref_patch_dx_15_16_fu_7474),
    .p_read28(ref_patch_dx_15_17_fu_7478),
    .p_read29(ref_patch_dx_15_18_fu_7482),
    .p_read30(ref_patch_dx_15_19_fu_7486),
    .p_read31(ref_patch_dx_15_20_fu_7490),
    .p_read32(ref_patch_dx_15_21_fu_7494),
    .p_read33(ref_patch_dx_15_22_fu_7498),
    .p_read34(ref_patch_dx_15_23_fu_7502),
    .p_read35(ref_patch_dx_15_24_fu_7506),
    .p_read36(ref_patch_dx_15_25_fu_7510),
    .p_read37(ref_patch_dx_15_26_fu_7514),
    .p_read38(ref_patch_dx_15_27_fu_7518),
    .p_read39(ref_patch_dx_15_28_fu_7522),
    .p_read40(ref_patch_dx_15_29_fu_7526),
    .p_read41(ref_patch_dx_15_30_fu_7530),
    .p_read42(ref_patch_dx_15_31_fu_7534),
    .p_read43(ref_patch_dx_15_32_fu_7538),
    .p_read44(ref_patch_dx_15_33_fu_7542),
    .p_read45(ref_patch_dx_15_34_fu_7546),
    .p_read46(ref_patch_dx_15_35_fu_7550),
    .p_read47(ref_patch_dx_15_36_fu_7554),
    .p_read48(ref_patch_dx_15_37_fu_7558),
    .p_read49(ref_patch_dx_15_38_fu_7562),
    .p_read50(ref_patch_dx_15_39_fu_7566),
    .p_read51(ref_patch_dx_15_40_fu_7570),
    .p_read52(ref_patch_dx_15_41_fu_7574),
    .p_read53(ref_patch_dx_15_42_fu_7578),
    .p_read54(ref_patch_dx_15_43_fu_7582),
    .p_read55(ref_patch_dx_15_44_fu_7586),
    .p_read56(ref_patch_dx_15_45_fu_7590),
    .p_read57(ref_patch_dx_15_46_fu_7594),
    .p_read58(ref_patch_dx_15_47_fu_7598),
    .p_read59(ref_patch_dx_15_48_fu_7602),
    .p_read60(ref_patch_dx_15_49_fu_7606),
    .p_read61(ref_patch_dx_15_50_fu_7610),
    .p_read62(ref_patch_dx_15_51_fu_7614),
    .p_read63(ref_patch_dx_15_52_fu_7618),
    .p_read64(ref_patch_dx_15_53_fu_7622),
    .p_read65(ref_patch_dx_15_54_fu_7626),
    .p_read66(ref_patch_dx_15_55_fu_7630),
    .p_read67(ref_patch_dx_15_56_fu_7634),
    .p_read68(ref_patch_dx_15_57_fu_7638),
    .p_read69(ref_patch_dx_15_58_fu_7642),
    .p_read70(ref_patch_dx_15_59_fu_7646),
    .p_read71(ref_patch_dx_15_60_fu_7650),
    .p_read72(ref_patch_dx_15_61_fu_7654),
    .p_read73(ref_patch_dx_15_62_fu_7658),
    .p_read74(ref_patch_dx_15_63_fu_7662),
    .p_read75(ref_patch_dy_15_0_15_fu_11506),
    .p_read76(ref_patch_dy_15_1_15_fu_11510),
    .p_read77(ref_patch_dy_15_2_15_fu_11514),
    .p_read78(ref_patch_dy_15_3_15_fu_11518),
    .p_read79(ref_patch_dy_15_4_15_fu_11522),
    .p_read80(ref_patch_dy_15_5_15_fu_11526),
    .p_read81(ref_patch_dy_15_6_15_fu_11530),
    .p_read82(ref_patch_dy_15_7_15_fu_11534),
    .p_read83(ref_patch_dy_15_8_15_fu_11538),
    .p_read84(ref_patch_dy_15_9_15_fu_11542),
    .p_read85(ref_patch_dy_15_10_fu_11546),
    .p_read86(ref_patch_dy_15_11_fu_11550),
    .p_read87(ref_patch_dy_15_12_fu_11554),
    .p_read88(ref_patch_dy_15_13_fu_11558),
    .p_read89(ref_patch_dy_15_14_fu_11562),
    .p_read90(ref_patch_dy_15_15_fu_11566),
    .p_read91(ref_patch_dy_15_16_fu_11570),
    .p_read92(ref_patch_dy_15_17_fu_11574),
    .p_read93(ref_patch_dy_15_18_fu_11578),
    .p_read94(ref_patch_dy_15_19_fu_11582),
    .p_read95(ref_patch_dy_15_20_fu_11586),
    .p_read96(ref_patch_dy_15_21_fu_11590),
    .p_read97(ref_patch_dy_15_22_fu_11594),
    .p_read98(ref_patch_dy_15_23_fu_11598),
    .p_read99(ref_patch_dy_15_24_fu_11602),
    .p_read100(ref_patch_dy_15_25_fu_11606),
    .p_read101(ref_patch_dy_15_26_fu_11610),
    .p_read102(ref_patch_dy_15_27_fu_11614),
    .p_read103(ref_patch_dy_15_28_fu_11618),
    .p_read104(ref_patch_dy_15_29_fu_11622),
    .p_read105(ref_patch_dy_15_30_fu_11626),
    .p_read106(ref_patch_dy_15_31_fu_11630),
    .p_read107(ref_patch_dy_15_32_fu_11634),
    .p_read108(ref_patch_dy_15_33_fu_11638),
    .p_read109(ref_patch_dy_15_34_fu_11642),
    .p_read110(ref_patch_dy_15_35_fu_11646),
    .p_read111(ref_patch_dy_15_36_fu_11650),
    .p_read112(ref_patch_dy_15_37_fu_11654),
    .p_read113(ref_patch_dy_15_38_fu_11658),
    .p_read114(ref_patch_dy_15_39_fu_11662),
    .p_read115(ref_patch_dy_15_40_fu_11666),
    .p_read116(ref_patch_dy_15_41_fu_11670),
    .p_read117(ref_patch_dy_15_42_fu_11674),
    .p_read118(ref_patch_dy_15_43_fu_11678),
    .p_read119(ref_patch_dy_15_44_fu_11682),
    .p_read120(ref_patch_dy_15_45_fu_11686),
    .p_read121(ref_patch_dy_15_46_fu_11690),
    .p_read122(ref_patch_dy_15_47_fu_11694),
    .p_read123(ref_patch_dy_15_48_fu_11698),
    .p_read124(ref_patch_dy_15_49_fu_11702),
    .p_read125(ref_patch_dy_15_50_fu_11706),
    .p_read126(ref_patch_dy_15_51_fu_11710),
    .p_read127(ref_patch_dy_15_52_fu_11714),
    .p_read128(ref_patch_dy_15_53_fu_11718),
    .p_read129(ref_patch_dy_15_54_fu_11722),
    .p_read130(ref_patch_dy_15_55_fu_11726),
    .p_read131(ref_patch_dy_15_56_fu_11730),
    .p_read132(ref_patch_dy_15_57_fu_11734),
    .p_read133(ref_patch_dy_15_58_fu_11738),
    .p_read134(ref_patch_dy_15_59_fu_11742),
    .p_read135(ref_patch_dy_15_60_fu_11746),
    .p_read136(ref_patch_dy_15_61_fu_11750),
    .p_read137(ref_patch_dy_15_62_fu_11754),
    .p_read138(ref_patch_dy_15_63_fu_11758),
    .ref_patch_with_border_address0(grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address0),
    .ref_patch_with_border_ce0(grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce0),
    .ref_patch_with_border_q0(ref_patch_with_borde_8_q0),
    .ref_patch_with_border_address1(grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address1),
    .ref_patch_with_border_ce1(grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce1),
    .ref_patch_with_border_q1(ref_patch_with_borde_8_q1),
    .cur_px_estimate_0_read(cur_px_estimate_15_0),
    .cur_px_estimate_1_read(cur_px_estimate_15_1),
    .ap_return_0(grp_gauss_newton_optim_r_fu_16798_ap_return_0),
    .ap_return_1(grp_gauss_newton_optim_r_fu_16798_ap_return_1)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U199(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16949_p0),
    .din1(grp_fu_16949_p1),
    .ce(1'b1),
    .dout(grp_fu_16949_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U200(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16953_p0),
    .din1(grp_fu_16953_p1),
    .ce(1'b1),
    .dout(grp_fu_16953_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U201(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16957_p0),
    .din1(grp_fu_16957_p1),
    .ce(1'b1),
    .dout(grp_fu_16957_p2)
);

batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U202(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16961_p0),
    .din1(grp_fu_16961_p1),
    .ce(1'b1),
    .dout(grp_fu_16961_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U203(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16965_p0),
    .din1(grp_fu_16965_p1),
    .opcode(grp_fu_16965_opcode),
    .ce(1'b1),
    .dout(grp_fu_16965_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U204(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16969_p0),
    .din1(grp_fu_16969_p1),
    .opcode(grp_fu_16969_opcode),
    .ce(1'b1),
    .dout(grp_fu_16969_p2)
);

batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U205(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16973_p0),
    .din1(grp_fu_16973_p1),
    .opcode(grp_fu_16973_opcode),
    .ce(1'b1),
    .dout(grp_fu_16973_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U206(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16977_p0),
    .din1(grp_fu_16977_p1),
    .ce(1'b1),
    .dout(grp_fu_16977_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U207(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16981_p0),
    .din1(grp_fu_16981_p1),
    .ce(1'b1),
    .dout(grp_fu_16981_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U208(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16985_p0),
    .din1(grp_fu_16985_p1),
    .ce(1'b1),
    .dout(grp_fu_16985_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U209(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16989_p0),
    .din1(grp_fu_16989_p1),
    .ce(1'b1),
    .dout(grp_fu_16989_p2)
);

batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U210(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_16993_p0),
    .din1(grp_fu_16993_p1),
    .ce(1'b1),
    .dout(grp_fu_16993_p2)
);

batch_align2D_region_fdiv_32ns_32ns_32_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_fdiv_32ns_32ns_32_12_1_U211(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_17004_p0),
    .din1(reg_18264),
    .ce(1'b1),
    .dout(grp_fu_17004_p2)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U212(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_17008_p0),
    .ce(1'b1),
    .dout(grp_fu_17008_p1)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U213(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_17011_p0),
    .ce(1'b1),
    .dout(grp_fu_17011_p1)
);

batch_align2D_region_sitofp_32s_32_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_region_sitofp_32s_32_6_1_U214(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_17014_p0),
    .ce(1'b1),
    .dout(grp_fu_17014_p1)
);

batch_align2D_region_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
batch_align2D_region_mux_164_8_1_1_U215(
    .din0(ref_patch_with_borde_15_q0),
    .din1(ref_patch_with_borde_14_q0),
    .din2(ref_patch_with_borde_7_q0),
    .din3(ref_patch_with_borde_6_q0),
    .din4(ref_patch_with_borde_5_q0),
    .din5(ref_patch_with_borde_4_q0),
    .din6(ref_patch_with_borde_3_q0),
    .din7(ref_patch_with_borde_2_q0),
    .din8(ref_patch_with_borde_1_q0),
    .din9(ref_patch_with_borde_q0),
    .din10(ref_patch_with_borde_13_q0),
    .din11(ref_patch_with_borde_12_q0),
    .din12(ref_patch_with_borde_11_q0),
    .din13(ref_patch_with_borde_10_q0),
    .din14(ref_patch_with_borde_9_q0),
    .din15(ref_patch_with_borde_8_q0),
    .din16(tmp_295_reg_54617),
    .dout(grp_fu_17017_p18)
);

batch_align2D_region_mux_164_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
batch_align2D_region_mux_164_8_1_1_U216(
    .din0(ref_patch_with_borde_15_q1),
    .din1(ref_patch_with_borde_14_q1),
    .din2(ref_patch_with_borde_7_q1),
    .din3(ref_patch_with_borde_6_q1),
    .din4(ref_patch_with_borde_5_q1),
    .din5(ref_patch_with_borde_4_q1),
    .din6(ref_patch_with_borde_3_q1),
    .din7(ref_patch_with_borde_2_q1),
    .din8(ref_patch_with_borde_1_q1),
    .din9(ref_patch_with_borde_q1),
    .din10(ref_patch_with_borde_13_q1),
    .din11(ref_patch_with_borde_12_q1),
    .din12(ref_patch_with_borde_11_q1),
    .din13(ref_patch_with_borde_10_q1),
    .din14(ref_patch_with_borde_9_q1),
    .din15(ref_patch_with_borde_8_q1),
    .din16(tmp_295_reg_54617),
    .dout(grp_fu_17054_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state19))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state19))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state28))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state28)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state28);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state38))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state38)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state38);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state42) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage47_subdone) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage47_subdone) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage47_subdone) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage47_subdone) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_enable_reg_pp4_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state285) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state284)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state285)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state285);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if ((1'b1 == ap_CS_fsm_state284)) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_patches_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            if ((ap_sig_ioackin_my_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_patches_ARREADY <= 1'b0;
            end else if ((my_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_patches_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            if ((ap_sig_ioackin_my_pos_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_ARREADY <= 1'b0;
            end else if ((my_pos_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state282)) begin
            if ((ap_sig_ioackin_my_pos_AWREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_AWREADY <= 1'b0;
            end else if ((my_pos_AWREADY == 1'b1)) begin
                ap_reg_ioackin_my_pos_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_pos_WREADY <= 1'b0;
    end else begin
        if (((exitcond6_reg_67485_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
            if ((1'b0 == ap_block_pp5_stage0_11001)) begin
                ap_reg_ioackin_my_pos_WREADY <= 1'b0;
            end else if (((my_pos_WREADY == 1'b1) & (1'b0 == ap_block_pp5_stage0_01001))) begin
                ap_reg_ioackin_my_pos_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_region_data_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_my_region_data_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_data_ARREADY <= 1'b0;
            end else if ((my_region_data_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_data_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            if ((ap_sig_ioackin_my_region_fcoord_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b0;
            end else if ((my_region_fcoord_ARREADY == 1'b1)) begin
                ap_reg_ioackin_my_region_fcoord_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_14533_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_14533_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_14533_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_14533_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_14684_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_14684_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_14684_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_14684_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_14835_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_14835_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_14835_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_14835_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_14986_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_14986_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_14986_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_14986_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15137_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15137_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15137_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15137_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15288_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15288_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15288_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15439_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15439_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15439_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15439_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15590_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15590_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15590_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15590_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15741_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15741_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15741_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15741_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_15892_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_15892_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_15892_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_15892_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16043_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16043_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16043_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16043_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16194_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16194_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16194_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16345_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16345_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16345_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16496_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16496_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16496_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16647_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16647_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16647_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gauss_newton_optim_r_fu_16798_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
            grp_gauss_newton_optim_r_fu_16798_ap_start_reg <= 1'b1;
        end else if ((grp_gauss_newton_optim_r_fu_16798_ap_ready == 1'b1)) begin
            grp_gauss_newton_optim_r_fu_16798_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_0_0 <= cur_px_estimate_0_0_1_reg_67293;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_0_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_0_1 <= cur_px_estimate_0_1_1_reg_67299;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_0_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_10_0 <= cur_px_estimate_10_0_2_reg_67413;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd10) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_10_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_10_1 <= cur_px_estimate_10_1_2_reg_67419;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd10) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_10_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_11_0 <= cur_px_estimate_11_0_2_reg_67425;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd11) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_11_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_11_1 <= cur_px_estimate_11_1_2_reg_67431;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd11) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_11_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_12_0 <= cur_px_estimate_12_0_2_reg_67437;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd12) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_12_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_12_1 <= cur_px_estimate_12_1_2_reg_67443;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd12) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_12_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_13_0 <= cur_px_estimate_13_0_2_reg_67449;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd13) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_13_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_13_1 <= cur_px_estimate_13_1_2_reg_67455;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd13) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_13_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_14_0 <= cur_px_estimate_14_0_2_reg_67461;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd14) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_14_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_14_1 <= cur_px_estimate_14_1_2_reg_67467;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd14) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_14_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_15_0 <= cur_px_estimate_15_0_2_reg_67473;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd15) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_15_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_15_1 <= cur_px_estimate_15_1_2_reg_67479;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd15) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_15_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_1_0 <= cur_px_estimate_1_0_1_reg_67305;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_1_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_1_1 <= cur_px_estimate_1_1_1_reg_67311;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd1) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_1_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_2_0 <= cur_px_estimate_2_0_1_reg_67317;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_2_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_2_1 <= cur_px_estimate_2_1_1_reg_67323;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd2) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_2_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_3_0 <= cur_px_estimate_3_0_1_reg_67329;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_3_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_3_1 <= cur_px_estimate_3_1_1_reg_67335;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd3) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_3_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_4_0 <= cur_px_estimate_4_0_1_reg_67341;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_4_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_4_1 <= cur_px_estimate_4_1_1_reg_67347;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd4) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_4_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_5_0 <= cur_px_estimate_5_0_1_reg_67353;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_5_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_5_1 <= cur_px_estimate_5_1_1_reg_67359;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd5) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_5_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_6_0 <= cur_px_estimate_6_0_1_reg_67365;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_6_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_6_1 <= cur_px_estimate_6_1_1_reg_67371;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd6) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_6_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_7_0 <= cur_px_estimate_7_0_1_reg_67377;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_7_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_7_1 <= cur_px_estimate_7_1_1_reg_67383;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd7) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_7_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_8_0 <= cur_px_estimate_8_0_1_reg_67389;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_8_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_8_1 <= cur_px_estimate_8_1_1_reg_67395;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd8) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_8_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_9_0 <= cur_px_estimate_9_0_1_reg_67401;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd0) & (p_t2_reg_41412_pp3_iter1_reg == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_9_0 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        cur_px_estimate_9_1 <= cur_px_estimate_9_1_1_reg_67407;
    end else if (((tmp_293_reg_41416_pp3_iter1_reg == 1'd1) & (p_t2_reg_41412_pp3_iter1_reg == 4'd9) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cur_px_estimate_9_1 <= my_pos_addr_read_reg_41420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar1_reg_14455 <= 6'd0;
    end else if (((exitcond2_fu_18395_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar1_reg_14455 <= indvar_next1_fu_18401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        indvar3_reg_14466 <= 11'd0;
    end else if (((exitcond3_fu_18613_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        indvar3_reg_14466 <= indvar_next2_fu_18619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        indvar6_reg_14500 <= 6'd0;
    end else if (((exitcond5_fu_18681_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar6_reg_14500 <= indvar_next3_fu_18687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        indvar8_reg_14522 <= 6'd0;
    end else if (((exitcond6_fu_40873_p2 == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        indvar8_reg_14522 <= indvar_next4_fu_40879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_18350_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_reg_14444 <= indvar_next_fu_18356_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_14444 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        k_reg_14511 <= k_1_reg_54612;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        k_reg_14511 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        phi_mul_reg_14477 <= 23'd0;
    end else if (((exitcond3_fu_18613_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        phi_mul_reg_14477 <= next_mul_fu_18625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        phi_urem_reg_14488 <= 11'd0;
    end else if (((exitcond3_reg_41360_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        phi_urem_reg_14488 <= idx_urem_fu_18673_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_10_fu_12122 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_11_fu_12158 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_12_fu_12194 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_13_fu_12230 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_14_fu_12266 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_15_fu_12302 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_1_fu_11798 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_2_fu_11834 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_3_fu_11870 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_4_fu_11906 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_5_fu_11942 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_6_fu_11978 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_7_fu_12014 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_8_fu_12050 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_9_fu_12086 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        H_inv_15_0_fu_11762 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_10_fu_11946 <= grp_fu_17004_p2;
        H_inv_15_3_11_fu_11954 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_12_fu_11982 <= grp_fu_17004_p2;
        H_inv_15_3_13_fu_11990 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_14_fu_12018 <= grp_fu_17004_p2;
        H_inv_15_3_15_fu_12026 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_16_fu_12054 <= grp_fu_17004_p2;
        H_inv_15_3_17_fu_12062 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_18_fu_12090 <= grp_fu_17004_p2;
        H_inv_15_3_19_fu_12098 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_1_fu_11774 <= grp_fu_17004_p2;
        H_inv_15_3_fu_11766 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_20_fu_12126 <= grp_fu_17004_p2;
        H_inv_15_3_21_fu_12134 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_22_fu_12162 <= grp_fu_17004_p2;
        H_inv_15_3_23_fu_12170 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_24_fu_12198 <= grp_fu_17004_p2;
        H_inv_15_3_25_fu_12206 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_26_fu_12234 <= grp_fu_17004_p2;
        H_inv_15_3_27_fu_12242 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_28_fu_12270 <= grp_fu_17004_p2;
        H_inv_15_3_29_fu_12278 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_2_fu_11802 <= grp_fu_17004_p2;
        H_inv_15_3_3_fu_11810 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_30_fu_12306 <= grp_fu_17004_p2;
        H_inv_15_3_31_fu_12314 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_4_fu_11838 <= grp_fu_17004_p2;
        H_inv_15_3_5_fu_11846 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_6_fu_11874 <= grp_fu_17004_p2;
        H_inv_15_3_7_fu_11882 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        H_inv_15_3_8_fu_11910 <= grp_fu_17004_p2;
        H_inv_15_3_9_fu_11918 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_10_fu_12138 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_11_fu_12174 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_12_fu_12210 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_13_fu_12246 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_14_fu_12282 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_15_fu_12318 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_1_fu_11814 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_2_fu_11850 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_3_fu_11886 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_4_fu_11922 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_5_fu_11958 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_6_fu_11994 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_7_fu_12030 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_8_fu_12066 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_9_fu_12102 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        H_inv_15_4_fu_11778 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_10_fu_11950 <= grp_fu_17004_p2;
        H_inv_15_6_11_fu_11966 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_12_fu_11986 <= grp_fu_17004_p2;
        H_inv_15_6_13_fu_12002 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_14_fu_12022 <= grp_fu_17004_p2;
        H_inv_15_6_15_fu_12038 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_16_fu_12058 <= grp_fu_17004_p2;
        H_inv_15_6_17_fu_12074 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_18_fu_12094 <= grp_fu_17004_p2;
        H_inv_15_6_19_fu_12110 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_1_fu_11786 <= grp_fu_17004_p2;
        H_inv_15_6_fu_11770 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_20_fu_12130 <= grp_fu_17004_p2;
        H_inv_15_6_21_fu_12146 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_22_fu_12166 <= grp_fu_17004_p2;
        H_inv_15_6_23_fu_12182 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_24_fu_12202 <= grp_fu_17004_p2;
        H_inv_15_6_25_fu_12218 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_26_fu_12238 <= grp_fu_17004_p2;
        H_inv_15_6_27_fu_12254 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_28_fu_12274 <= grp_fu_17004_p2;
        H_inv_15_6_29_fu_12290 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_2_fu_11806 <= grp_fu_17004_p2;
        H_inv_15_6_3_fu_11822 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_30_fu_12310 <= grp_fu_17004_p2;
        H_inv_15_6_31_fu_12326 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_4_fu_11842 <= grp_fu_17004_p2;
        H_inv_15_6_5_fu_11858 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_6_fu_11878 <= grp_fu_17004_p2;
        H_inv_15_6_7_fu_11894 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        H_inv_15_6_8_fu_11914 <= grp_fu_17004_p2;
        H_inv_15_6_9_fu_11930 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_10_fu_11962 <= grp_fu_17004_p2;
        H_inv_15_7_11_fu_11970 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_12_fu_11998 <= grp_fu_17004_p2;
        H_inv_15_7_13_fu_12006 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_14_fu_12034 <= grp_fu_17004_p2;
        H_inv_15_7_15_fu_12042 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_16_fu_12070 <= grp_fu_17004_p2;
        H_inv_15_7_17_fu_12078 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_18_fu_12106 <= grp_fu_17004_p2;
        H_inv_15_7_19_fu_12114 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_1_fu_11790 <= grp_fu_17004_p2;
        H_inv_15_7_fu_11782 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_20_fu_12142 <= grp_fu_17004_p2;
        H_inv_15_7_21_fu_12150 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_22_fu_12178 <= grp_fu_17004_p2;
        H_inv_15_7_23_fu_12186 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_24_fu_12214 <= grp_fu_17004_p2;
        H_inv_15_7_25_fu_12222 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_26_fu_12250 <= grp_fu_17004_p2;
        H_inv_15_7_27_fu_12258 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_28_fu_12286 <= grp_fu_17004_p2;
        H_inv_15_7_29_fu_12294 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_2_fu_11818 <= grp_fu_17004_p2;
        H_inv_15_7_3_fu_11826 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_30_fu_12322 <= grp_fu_17004_p2;
        H_inv_15_7_31_fu_12330 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_4_fu_11854 <= grp_fu_17004_p2;
        H_inv_15_7_5_fu_11862 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_6_fu_11890 <= grp_fu_17004_p2;
        H_inv_15_7_7_fu_11898 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage46_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        H_inv_15_7_8_fu_11926 <= grp_fu_17004_p2;
        H_inv_15_7_9_fu_11934 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd10) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_10_fu_12154 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd11) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_11_fu_12190 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd12) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_12_fu_12226 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd13) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_13_fu_12262 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd14) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_14_fu_12298 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd15) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_15_fu_12334 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd1) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_1_fu_11830 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd2) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_2_fu_11866 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd3) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_3_fu_11902 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd4) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_4_fu_11938 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd5) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_5_fu_11974 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd6) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_6_fu_12010 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd7) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_7_fu_12046 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd8) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_8_fu_12082 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd9) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_9_fu_12118 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter4_reg == 4'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        H_inv_15_8_fu_11794 <= grp_fu_17004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_reg_67485 == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        UnifiedRetVal_i_reg_67518 <= UnifiedRetVal_i_fu_41268_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state283_on_subcall_done) & (1'b1 == ap_CS_fsm_state283))) begin
        cur_px_estimate_0_0_1_reg_67293 <= grp_gauss_newton_optim_r_fu_14533_ap_return_0;
        cur_px_estimate_0_1_1_reg_67299 <= grp_gauss_newton_optim_r_fu_14533_ap_return_1;
        cur_px_estimate_10_0_2_reg_67413 <= grp_gauss_newton_optim_r_fu_16043_ap_return_0;
        cur_px_estimate_10_1_2_reg_67419 <= grp_gauss_newton_optim_r_fu_16043_ap_return_1;
        cur_px_estimate_11_0_2_reg_67425 <= grp_gauss_newton_optim_r_fu_16194_ap_return_0;
        cur_px_estimate_11_1_2_reg_67431 <= grp_gauss_newton_optim_r_fu_16194_ap_return_1;
        cur_px_estimate_12_0_2_reg_67437 <= grp_gauss_newton_optim_r_fu_16345_ap_return_0;
        cur_px_estimate_12_1_2_reg_67443 <= grp_gauss_newton_optim_r_fu_16345_ap_return_1;
        cur_px_estimate_13_0_2_reg_67449 <= grp_gauss_newton_optim_r_fu_16496_ap_return_0;
        cur_px_estimate_13_1_2_reg_67455 <= grp_gauss_newton_optim_r_fu_16496_ap_return_1;
        cur_px_estimate_14_0_2_reg_67461 <= grp_gauss_newton_optim_r_fu_16647_ap_return_0;
        cur_px_estimate_14_1_2_reg_67467 <= grp_gauss_newton_optim_r_fu_16647_ap_return_1;
        cur_px_estimate_15_0_2_reg_67473 <= grp_gauss_newton_optim_r_fu_16798_ap_return_0;
        cur_px_estimate_15_1_2_reg_67479 <= grp_gauss_newton_optim_r_fu_16798_ap_return_1;
        cur_px_estimate_1_0_1_reg_67305 <= grp_gauss_newton_optim_r_fu_14684_ap_return_0;
        cur_px_estimate_1_1_1_reg_67311 <= grp_gauss_newton_optim_r_fu_14684_ap_return_1;
        cur_px_estimate_2_0_1_reg_67317 <= grp_gauss_newton_optim_r_fu_14835_ap_return_0;
        cur_px_estimate_2_1_1_reg_67323 <= grp_gauss_newton_optim_r_fu_14835_ap_return_1;
        cur_px_estimate_3_0_1_reg_67329 <= grp_gauss_newton_optim_r_fu_14986_ap_return_0;
        cur_px_estimate_3_1_1_reg_67335 <= grp_gauss_newton_optim_r_fu_14986_ap_return_1;
        cur_px_estimate_4_0_1_reg_67341 <= grp_gauss_newton_optim_r_fu_15137_ap_return_0;
        cur_px_estimate_4_1_1_reg_67347 <= grp_gauss_newton_optim_r_fu_15137_ap_return_1;
        cur_px_estimate_5_0_1_reg_67353 <= grp_gauss_newton_optim_r_fu_15288_ap_return_0;
        cur_px_estimate_5_1_1_reg_67359 <= grp_gauss_newton_optim_r_fu_15288_ap_return_1;
        cur_px_estimate_6_0_1_reg_67365 <= grp_gauss_newton_optim_r_fu_15439_ap_return_0;
        cur_px_estimate_6_1_1_reg_67371 <= grp_gauss_newton_optim_r_fu_15439_ap_return_1;
        cur_px_estimate_7_0_1_reg_67377 <= grp_gauss_newton_optim_r_fu_15590_ap_return_0;
        cur_px_estimate_7_1_1_reg_67383 <= grp_gauss_newton_optim_r_fu_15590_ap_return_1;
        cur_px_estimate_8_0_1_reg_67389 <= grp_gauss_newton_optim_r_fu_15741_ap_return_0;
        cur_px_estimate_8_1_1_reg_67395 <= grp_gauss_newton_optim_r_fu_15741_ap_return_1;
        cur_px_estimate_9_0_1_reg_67401 <= grp_gauss_newton_optim_r_fu_15892_ap_return_0;
        cur_px_estimate_9_1_1_reg_67407 <= grp_gauss_newton_optim_r_fu_15892_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_18613_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        div_t_reg_41374 <= {{phi_mul_reg_14477[21:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        div_t_reg_41374_pp2_iter1_reg <= div_t_reg_41374;
        exitcond3_reg_41360 <= exitcond3_fu_18613_p2;
        exitcond3_reg_41360_pp2_iter1_reg <= exitcond3_reg_41360;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond1_reg_54608 <= exitcond1_fu_18867_p2;
        tmp_190_62_reg_55732 <= tmp_190_62_fu_29112_p2;
        tmp_201_62_reg_55737 <= tmp_201_62_fu_29121_p2;
        tmp_295_reg_54617_pp4_iter1_reg <= tmp_295_reg_54617;
        tmp_295_reg_54617_pp4_iter2_reg <= tmp_295_reg_54617_pp4_iter1_reg;
        tmp_295_reg_54617_pp4_iter3_reg <= tmp_295_reg_54617_pp4_iter2_reg;
        tmp_295_reg_54617_pp4_iter4_reg <= tmp_295_reg_54617_pp4_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        exitcond6_reg_67485 <= exitcond6_fu_40873_p2;
        exitcond6_reg_67485_pp5_iter1_reg <= exitcond6_reg_67485;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        k_1_reg_54612 <= k_1_fu_18873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        my_cur_px_estimate_p_reg_41275 <= {{my_cur_px_estimate_ptr[31:2]}};
        my_patches_addr_reg_41280 <= tmp_158_fu_18311_p1;
        my_region_data_addr_reg_41292 <= tmp_160_fu_18331_p1;
        my_region_fcoord_add_reg_41286 <= tmp_159_fu_18321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_reg_41360 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_patches_addr_read_reg_41378 <= my_patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        my_pos_addr_read_reg_41420 <= my_pos_RDATA;
        p_t2_reg_41412_pp3_iter1_reg <= p_t2_reg_41412;
        tmp_293_reg_41416_pp3_iter1_reg <= tmp_293_reg_41416;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        my_pos_addr_reg_41298[29 : 0] <= tmp_fu_18341_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        my_region_data_addr_1_reg_41323 <= my_region_data_RDATA;
        p_t_reg_41319_pp0_iter1_reg <= p_t_reg_41319;
        tmp_291_reg_41314_pp0_iter1_reg <= tmp_291_reg_41314;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_18395_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_t1_reg_41352 <= {{indvar1_reg_14455[4:1]}};
        tmp_292_reg_41356 <= tmp_292_fu_18417_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_18681_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        p_t2_reg_41412 <= {{indvar6_reg_14500[4:1]}};
        tmp_293_reg_41416 <= tmp_293_fu_18703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_18350_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_t_reg_41319 <= {{indvar_reg_14444[15:12]}};
        tmp_291_reg_41314 <= tmp_291_fu_18362_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_0_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_0_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_10 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_10_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_11 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_11_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_12 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_12_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_13 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_13_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_14 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_14_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_15 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_15_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_1_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_1_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_2_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_2_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_3_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_3_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_4_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_4_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_5_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_5_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_6_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_6_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_7_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_7_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_8_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_8_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd1) & (p_t1_reg_41352 == 4'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_9_1 <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_292_reg_41356 == 1'd0) & (p_t1_reg_41352 == 4'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pyr_region_fcoord_9_s <= my_region_fcoord_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_0_27_reg_55221 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_0_35_reg_55379 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_10_fu_6130 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_11_fu_6386 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_12_fu_6642 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_13_fu_6898 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_14_fu_7154 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_15_fu_7410 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_1_fu_3826 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_2_fu_4082 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_3_fu_4338 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_4_fu_4594 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_5_fu_4850 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_6_fu_5106 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_7_fu_5362 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_8_fu_5618 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_9_fu_5874 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_0_fu_3570 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_10_fu_5914 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_9_fu_9982 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_11_fu_6170 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_10_fu_10238 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_12_fu_6426 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_11_fu_10494 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_13_fu_6682 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_12_fu_10750 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_14_fu_6938 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_13_fu_11006 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_15_fu_7194 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_14_fu_11262 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_1_fu_3610 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_fu_7678 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_2_fu_3866 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_1_fu_7934 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_3_fu_4122 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_2_fu_8190 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_4_fu_4378 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_3_fu_8446 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_5_fu_4634 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_4_fu_8702 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_6_fu_4890 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_5_fu_8958 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_7_fu_5146 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_6_fu_9214 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_8_fu_5402 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_7_fu_9470 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_9_fu_5658 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_8_fu_9726 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        ref_patch_dx_15_10_fu_7450 <= grp_fu_17011_p1;
        ref_patch_dy_15_3_15_fu_11518 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_10_fu_5918 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_9_fu_5890 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_11_fu_6174 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_10_fu_6146 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_12_fu_6430 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_11_fu_6402 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_13_fu_6686 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_12_fu_6658 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_14_fu_6942 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_13_fu_6914 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_15_fu_7198 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_14_fu_7170 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_1_fu_3614 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_fu_3586 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_2_fu_3870 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_1_fu_3842 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_3_fu_4126 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_2_fu_4098 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_4_fu_4382 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_3_fu_4354 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_5_fu_4638 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_4_fu_4610 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_6_fu_4894 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_5_fu_4866 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_7_fu_5150 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_6_fu_5122 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_8_fu_5406 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_7_fu_5378 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_9_fu_5662 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_8_fu_5634 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        ref_patch_dx_15_11_fu_7454 <= grp_fu_17011_p1;
        ref_patch_dx_15_4_15_fu_7426 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_10_fu_5922 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_9_fu_9990 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_11_fu_6178 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_10_fu_10246 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_12_fu_6434 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_11_fu_10502 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_13_fu_6690 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_12_fu_10758 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_14_fu_6946 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_13_fu_11014 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_15_fu_7202 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_14_fu_11270 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_1_fu_3618 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_fu_7686 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_2_fu_3874 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_1_fu_7942 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_3_fu_4130 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_2_fu_8198 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_4_fu_4386 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_3_fu_8454 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_5_fu_4642 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_4_fu_8710 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_6_fu_4898 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_5_fu_8966 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_7_fu_5154 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_6_fu_9222 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_8_fu_5410 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_7_fu_9478 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_9_fu_5666 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_8_fu_9734 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        ref_patch_dx_15_12_fu_7458 <= grp_fu_17011_p1;
        ref_patch_dy_15_5_15_fu_11526 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_10_fu_5926 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_9_fu_5898 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_11_fu_6182 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_10_fu_6154 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_12_fu_6438 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_11_fu_6410 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_13_fu_6694 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_12_fu_6666 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_14_fu_6950 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_13_fu_6922 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_15_fu_7206 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_14_fu_7178 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_1_fu_3622 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_fu_3594 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_2_fu_3878 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_1_fu_3850 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_3_fu_4134 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_2_fu_4106 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_4_fu_4390 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_3_fu_4362 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_5_fu_4646 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_4_fu_4618 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_6_fu_4902 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_5_fu_4874 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_7_fu_5158 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_6_fu_5130 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_8_fu_5414 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_7_fu_5386 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_9_fu_5670 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_8_fu_5642 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        ref_patch_dx_15_13_fu_7462 <= grp_fu_17011_p1;
        ref_patch_dx_15_6_15_fu_7434 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_10_fu_5930 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_9_fu_9998 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_11_fu_6186 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_10_fu_10254 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_12_fu_6442 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_11_fu_10510 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_13_fu_6698 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_12_fu_10766 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_14_fu_6954 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_13_fu_11022 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_15_fu_7210 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_14_fu_11278 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_1_fu_3626 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_fu_7694 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_2_fu_3882 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_1_fu_7950 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_3_fu_4138 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_2_fu_8206 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_4_fu_4394 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_3_fu_8462 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_5_fu_4650 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_4_fu_8718 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_6_fu_4906 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_5_fu_8974 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_7_fu_5162 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_6_fu_9230 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_8_fu_5418 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_7_fu_9486 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_9_fu_5674 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_8_fu_9742 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        ref_patch_dx_15_14_fu_7466 <= grp_fu_17011_p1;
        ref_patch_dy_15_7_15_fu_11534 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_10_fu_5934 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_10_fu_5954 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_10_fu_10030 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_11_fu_6190 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_11_fu_6210 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_11_fu_10286 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_12_fu_6446 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_12_fu_6466 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_12_fu_10542 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_13_fu_6702 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_13_fu_6722 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_13_fu_10798 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_14_fu_6958 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_14_fu_6978 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_14_fu_11054 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_15_fu_7214 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_15_fu_7234 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_15_fu_11310 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_1_fu_3630 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_1_fu_3650 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_1_fu_7726 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_2_fu_3886 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_2_fu_3906 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_2_fu_7982 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_3_fu_4142 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_3_fu_4162 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_3_fu_8238 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_4_fu_4398 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_4_fu_4418 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_4_fu_8494 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_5_fu_4654 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_5_fu_4674 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_5_fu_8750 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_6_fu_4910 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_6_fu_4930 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_6_fu_9006 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_7_fu_5166 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_7_fu_5186 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_7_fu_9262 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_8_fu_5422 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_8_fu_5442 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_8_fu_9518 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_9_fu_5678 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_9_fu_5698 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_9_fu_9774 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dx_15_15_fu_7470 <= grp_fu_17008_p1;
        ref_patch_dx_15_20_fu_7490 <= grp_fu_17014_p1;
        ref_patch_dy_15_15_fu_11566 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_10_fu_5938 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_10_fu_5958 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_10_fu_10034 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_11_fu_6194 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_11_fu_6214 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_11_fu_10290 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_12_fu_6450 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_12_fu_6470 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_12_fu_10546 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_13_fu_6706 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_13_fu_6726 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_13_fu_10802 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_14_fu_6962 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_14_fu_6982 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_14_fu_11058 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_15_fu_7218 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_15_fu_7238 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_15_fu_11314 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_1_fu_3634 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_1_fu_3654 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_1_fu_7730 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_2_fu_3890 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_2_fu_3910 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_2_fu_7986 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_3_fu_4146 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_3_fu_4166 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_3_fu_8242 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_4_fu_4402 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_4_fu_4422 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_4_fu_8498 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_5_fu_4658 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_5_fu_4678 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_5_fu_8754 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_6_fu_4914 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_6_fu_4934 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_6_fu_9010 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_7_fu_5170 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_7_fu_5190 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_7_fu_9266 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_8_fu_5426 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_8_fu_5446 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_8_fu_9522 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_9_fu_5682 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_9_fu_5702 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_9_fu_9778 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        ref_patch_dx_15_16_fu_7474 <= grp_fu_17008_p1;
        ref_patch_dx_15_21_fu_7494 <= grp_fu_17014_p1;
        ref_patch_dy_15_16_fu_11570 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_10_fu_5942 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_10_fu_10010 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_9_fu_10006 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_11_fu_6198 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_11_fu_10266 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_10_fu_10262 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_12_fu_6454 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_12_fu_10522 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_11_fu_10518 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_13_fu_6710 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_13_fu_10778 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_12_fu_10774 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_14_fu_6966 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_14_fu_11034 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_13_fu_11030 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_15_fu_7222 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_15_fu_11290 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_14_fu_11286 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_1_fu_3638 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_1_fu_7706 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_fu_7702 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_2_fu_3894 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_2_fu_7962 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_1_fu_7958 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_3_fu_4150 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_3_fu_8218 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_2_fu_8214 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_4_fu_4406 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_4_fu_8474 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_3_fu_8470 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_5_fu_4662 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_5_fu_8730 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_4_fu_8726 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_6_fu_4918 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_6_fu_8986 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_5_fu_8982 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_7_fu_5174 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_7_fu_9242 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_6_fu_9238 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_8_fu_5430 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_8_fu_9498 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_7_fu_9494 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_9_fu_5686 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_9_fu_9754 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_8_fu_9750 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dx_15_17_fu_7478 <= grp_fu_17014_p1;
        ref_patch_dy_15_10_fu_11546 <= grp_fu_17011_p1;
        ref_patch_dy_15_9_15_fu_11542 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_10_fu_5946 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_10_fu_10014 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_10_fu_10018 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_11_fu_6202 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_11_fu_10270 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_11_fu_10274 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_12_fu_6458 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_12_fu_10526 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_12_fu_10530 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_13_fu_6714 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_13_fu_10782 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_13_fu_10786 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_14_fu_6970 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_14_fu_11038 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_14_fu_11042 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_15_fu_7226 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_15_fu_11294 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_15_fu_11298 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_1_fu_3642 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_1_fu_7710 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_1_fu_7714 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_2_fu_3898 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_2_fu_7966 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_2_fu_7970 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_3_fu_4154 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_3_fu_8222 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_3_fu_8226 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_4_fu_4410 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_4_fu_8478 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_4_fu_8482 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_5_fu_4666 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_5_fu_8734 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_5_fu_8738 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_6_fu_4922 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_6_fu_8990 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_6_fu_8994 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_7_fu_5178 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_7_fu_9246 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_7_fu_9250 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_8_fu_5434 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_8_fu_9502 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_8_fu_9506 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_9_fu_5690 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_9_fu_9758 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_9_fu_9762 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        ref_patch_dx_15_18_fu_7482 <= grp_fu_17014_p1;
        ref_patch_dy_15_11_fu_11550 <= grp_fu_17008_p1;
        ref_patch_dy_15_12_fu_11554 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_10_fu_5950 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_10_fu_10022 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_10_fu_10026 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_11_fu_6206 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_11_fu_10278 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_11_fu_10282 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_12_fu_6462 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_12_fu_10534 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_12_fu_10538 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_13_fu_6718 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_13_fu_10790 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_13_fu_10794 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_14_fu_6974 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_14_fu_11046 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_14_fu_11050 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_15_fu_7230 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_15_fu_11302 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_15_fu_11306 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_1_fu_3646 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_1_fu_7718 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_1_fu_7722 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_2_fu_3902 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_2_fu_7974 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_2_fu_7978 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_3_fu_4158 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_3_fu_8230 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_3_fu_8234 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_4_fu_4414 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_4_fu_8486 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_4_fu_8490 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_5_fu_4670 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_5_fu_8742 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_5_fu_8746 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_6_fu_4926 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_6_fu_8998 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_6_fu_9002 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_7_fu_5182 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_7_fu_9254 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_7_fu_9258 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_8_fu_5438 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_8_fu_9510 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_8_fu_9514 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_9_fu_5694 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_9_fu_9766 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_9_fu_9770 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dx_15_19_fu_7486 <= grp_fu_17014_p1;
        ref_patch_dy_15_13_fu_11558 <= grp_fu_17008_p1;
        ref_patch_dy_15_14_fu_11562 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_10_fu_6134 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_11_fu_6390 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_12_fu_6646 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_13_fu_6902 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_14_fu_7158 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_15_fu_7414 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_1_fu_3830 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_2_fu_4086 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_3_fu_4342 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_4_fu_4598 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_5_fu_4854 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_6_fu_5110 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_7_fu_5366 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_8_fu_5622 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_9_fu_5878 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        ref_patch_dx_15_1_fu_3574 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_10_fu_5962 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_10_fu_10038 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_10_fu_10042 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_11_fu_6218 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_11_fu_10294 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_11_fu_10298 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_12_fu_6474 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_12_fu_10550 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_12_fu_10554 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_13_fu_6730 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_13_fu_10806 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_13_fu_10810 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_14_fu_6986 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_14_fu_11062 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_14_fu_11066 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_15_fu_7242 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_15_fu_11318 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_15_fu_11322 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_1_fu_3658 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_1_fu_7734 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_1_fu_7738 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_2_fu_3914 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_2_fu_7990 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_2_fu_7994 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_3_fu_4170 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_3_fu_8246 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_3_fu_8250 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_4_fu_4426 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_4_fu_8502 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_4_fu_8506 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_5_fu_4682 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_5_fu_8758 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_5_fu_8762 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_6_fu_4938 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_6_fu_9014 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_6_fu_9018 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_7_fu_5194 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_7_fu_9270 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_7_fu_9274 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_8_fu_5450 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_8_fu_9526 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_8_fu_9530 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_9_fu_5706 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_9_fu_9782 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_9_fu_9786 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        ref_patch_dx_15_22_fu_7498 <= grp_fu_17014_p1;
        ref_patch_dy_15_17_fu_11574 <= grp_fu_17008_p1;
        ref_patch_dy_15_18_fu_11578 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_10_fu_5966 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_10_fu_5982 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_10_fu_10062 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_11_fu_6222 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_11_fu_6238 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_11_fu_10318 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_12_fu_6478 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_12_fu_6494 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_12_fu_10574 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_13_fu_6734 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_13_fu_6750 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_13_fu_10830 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_14_fu_6990 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_14_fu_7006 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_14_fu_11086 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_15_fu_7246 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_15_fu_7262 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_15_fu_11342 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_1_fu_3662 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_1_fu_3678 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_1_fu_7758 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_2_fu_3918 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_2_fu_3934 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_2_fu_8014 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_3_fu_4174 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_3_fu_4190 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_3_fu_8270 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_4_fu_4430 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_4_fu_4446 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_4_fu_8526 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_5_fu_4686 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_5_fu_4702 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_5_fu_8782 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_6_fu_4942 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_6_fu_4958 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_6_fu_9038 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_7_fu_5198 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_7_fu_5214 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_7_fu_9294 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_8_fu_5454 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_8_fu_5470 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_8_fu_9550 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_9_fu_5710 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_9_fu_5726 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_9_fu_9806 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        ref_patch_dx_15_23_fu_7502 <= grp_fu_17008_p1;
        ref_patch_dx_15_27_fu_7518 <= grp_fu_17014_p1;
        ref_patch_dy_15_23_fu_11598 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_10_fu_5970 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_10_fu_5986 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_10_fu_10066 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_11_fu_6226 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_11_fu_6242 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_11_fu_10322 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_12_fu_6482 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_12_fu_6498 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_12_fu_10578 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_13_fu_6738 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_13_fu_6754 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_13_fu_10834 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_14_fu_6994 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_14_fu_7010 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_14_fu_11090 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_15_fu_7250 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_15_fu_7266 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_15_fu_11346 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_1_fu_3666 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_1_fu_3682 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_1_fu_7762 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_2_fu_3922 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_2_fu_3938 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_2_fu_8018 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_3_fu_4178 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_3_fu_4194 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_3_fu_8274 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_4_fu_4434 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_4_fu_4450 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_4_fu_8530 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_5_fu_4690 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_5_fu_4706 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_5_fu_8786 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_6_fu_4946 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_6_fu_4962 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_6_fu_9042 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_7_fu_5202 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_7_fu_5218 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_7_fu_9298 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_8_fu_5458 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_8_fu_5474 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_8_fu_9554 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_9_fu_5714 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_9_fu_5730 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_9_fu_9810 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        ref_patch_dx_15_24_fu_7506 <= grp_fu_17008_p1;
        ref_patch_dx_15_28_fu_7522 <= grp_fu_17014_p1;
        ref_patch_dy_15_24_fu_11602 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_10_fu_5974 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_10_fu_10046 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_10_fu_10050 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_11_fu_6230 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_11_fu_10302 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_11_fu_10306 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_12_fu_6486 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_12_fu_10558 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_12_fu_10562 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_13_fu_6742 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_13_fu_10814 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_13_fu_10818 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_14_fu_6998 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_14_fu_11070 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_14_fu_11074 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_15_fu_7254 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_15_fu_11326 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_15_fu_11330 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_1_fu_3670 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_1_fu_7742 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_1_fu_7746 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_2_fu_3926 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_2_fu_7998 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_2_fu_8002 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_3_fu_4182 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_3_fu_8254 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_3_fu_8258 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_4_fu_4438 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_4_fu_8510 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_4_fu_8514 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_5_fu_4694 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_5_fu_8766 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_5_fu_8770 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_6_fu_4950 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_6_fu_9022 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_6_fu_9026 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_7_fu_5206 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_7_fu_9278 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_7_fu_9282 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_8_fu_5462 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_8_fu_9534 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_8_fu_9538 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_9_fu_5718 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_9_fu_9790 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_9_fu_9794 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        ref_patch_dx_15_25_fu_7510 <= grp_fu_17014_p1;
        ref_patch_dy_15_19_fu_11582 <= grp_fu_17008_p1;
        ref_patch_dy_15_20_fu_11586 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_10_fu_5978 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_10_fu_10054 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_10_fu_10058 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_11_fu_6234 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_11_fu_10310 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_11_fu_10314 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_12_fu_6490 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_12_fu_10566 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_12_fu_10570 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_13_fu_6746 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_13_fu_10822 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_13_fu_10826 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_14_fu_7002 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_14_fu_11078 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_14_fu_11082 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_15_fu_7258 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_15_fu_11334 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_15_fu_11338 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_1_fu_3674 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_1_fu_7750 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_1_fu_7754 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_2_fu_3930 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_2_fu_8006 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_2_fu_8010 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_3_fu_4186 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_3_fu_8262 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_3_fu_8266 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_4_fu_4442 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_4_fu_8518 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_4_fu_8522 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_5_fu_4698 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_5_fu_8774 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_5_fu_8778 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_6_fu_4954 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_6_fu_9030 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_6_fu_9034 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_7_fu_5210 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_7_fu_9286 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_7_fu_9290 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_8_fu_5466 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_8_fu_9542 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_8_fu_9546 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_9_fu_5722 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_9_fu_9798 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_9_fu_9802 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        ref_patch_dx_15_26_fu_7514 <= grp_fu_17014_p1;
        ref_patch_dy_15_21_fu_11590 <= grp_fu_17008_p1;
        ref_patch_dy_15_22_fu_11594 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_10_fu_5990 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_10_fu_10070 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_10_fu_10074 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_11_fu_6246 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_11_fu_10326 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_11_fu_10330 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_12_fu_6502 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_12_fu_10582 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_12_fu_10586 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_13_fu_6758 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_13_fu_10838 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_13_fu_10842 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_14_fu_7014 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_14_fu_11094 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_14_fu_11098 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_15_fu_7270 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_15_fu_11350 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_15_fu_11354 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_1_fu_3686 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_1_fu_7766 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_1_fu_7770 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_2_fu_3942 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_2_fu_8022 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_2_fu_8026 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_3_fu_4198 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_3_fu_8278 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_3_fu_8282 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_4_fu_4454 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_4_fu_8534 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_4_fu_8538 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_5_fu_4710 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_5_fu_8790 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_5_fu_8794 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_6_fu_4966 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_6_fu_9046 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_6_fu_9050 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_7_fu_5222 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_7_fu_9302 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_7_fu_9306 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_8_fu_5478 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_8_fu_9558 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_8_fu_9562 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_9_fu_5734 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_9_fu_9814 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_9_fu_9818 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        ref_patch_dx_15_29_fu_7526 <= grp_fu_17014_p1;
        ref_patch_dy_15_25_fu_11606 <= grp_fu_17008_p1;
        ref_patch_dy_15_26_fu_11610 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_10_fu_6138 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_10_fu_6166 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_11_fu_6394 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_11_fu_6422 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_12_fu_6650 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_12_fu_6678 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_13_fu_6906 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_13_fu_6934 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_14_fu_7162 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_14_fu_7190 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_15_fu_7418 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_15_fu_7446 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_1_fu_3834 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_1_fu_3862 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_2_fu_4090 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_2_fu_4118 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_3_fu_4346 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_3_fu_4374 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_4_fu_4602 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_4_fu_4630 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_5_fu_4858 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_5_fu_4886 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_6_fu_5114 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_6_fu_5142 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_7_fu_5370 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_7_fu_5398 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_8_fu_5626 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_8_fu_5654 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_9_fu_5882 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_9_fu_5910 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        ref_patch_dx_15_2_fu_3578 <= grp_fu_17008_p1;
        ref_patch_dx_15_9_fu_3606 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_10_fu_5994 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_10_fu_10078 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_10_fu_10082 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_11_fu_6250 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_11_fu_10334 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_11_fu_10338 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_12_fu_6506 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_12_fu_10590 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_12_fu_10594 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_13_fu_6762 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_13_fu_10846 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_13_fu_10850 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_14_fu_7018 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_14_fu_11102 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_14_fu_11106 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_15_fu_7274 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_15_fu_11358 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_15_fu_11362 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_1_fu_3690 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_1_fu_7774 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_1_fu_7778 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_2_fu_3946 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_2_fu_8030 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_2_fu_8034 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_3_fu_4202 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_3_fu_8286 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_3_fu_8290 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_4_fu_4458 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_4_fu_8542 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_4_fu_8546 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_5_fu_4714 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_5_fu_8798 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_5_fu_8802 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_6_fu_4970 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_6_fu_9054 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_6_fu_9058 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_7_fu_5226 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_7_fu_9310 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_7_fu_9314 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_8_fu_5482 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_8_fu_9566 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_8_fu_9570 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_9_fu_5738 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_9_fu_9822 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_9_fu_9826 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        ref_patch_dx_15_30_fu_7530 <= grp_fu_17014_p1;
        ref_patch_dy_15_27_fu_11614 <= grp_fu_17008_p1;
        ref_patch_dy_15_28_fu_11618 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_10_fu_5998 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_10_fu_6010 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_10_fu_10094 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_11_fu_6254 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_11_fu_6266 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_11_fu_10350 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_12_fu_6510 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_12_fu_6522 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_12_fu_10606 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_13_fu_6766 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_13_fu_6778 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_13_fu_10862 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_14_fu_7022 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_14_fu_7034 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_14_fu_11118 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_15_fu_7278 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_15_fu_7290 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_15_fu_11374 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_1_fu_3694 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_1_fu_3706 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_1_fu_7790 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_2_fu_3950 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_2_fu_3962 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_2_fu_8046 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_3_fu_4206 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_3_fu_4218 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_3_fu_8302 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_4_fu_4462 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_4_fu_4474 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_4_fu_8558 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_5_fu_4718 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_5_fu_4730 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_5_fu_8814 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_6_fu_4974 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_6_fu_4986 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_6_fu_9070 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_7_fu_5230 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_7_fu_5242 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_7_fu_9326 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_8_fu_5486 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_8_fu_5498 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_8_fu_9582 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_9_fu_5742 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_9_fu_5754 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_9_fu_9838 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        ref_patch_dx_15_31_fu_7534 <= grp_fu_17008_p1;
        ref_patch_dx_15_34_fu_7546 <= grp_fu_17014_p1;
        ref_patch_dy_15_31_fu_11630 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_10_fu_6002 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_10_fu_6014 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_10_fu_10098 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_11_fu_6258 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_11_fu_6270 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_11_fu_10354 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_12_fu_6514 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_12_fu_6526 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_12_fu_10610 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_13_fu_6770 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_13_fu_6782 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_13_fu_10866 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_14_fu_7026 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_14_fu_7038 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_14_fu_11122 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_15_fu_7282 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_15_fu_7294 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_15_fu_11378 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_1_fu_3698 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_1_fu_3710 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_1_fu_7794 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_2_fu_3954 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_2_fu_3966 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_2_fu_8050 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_3_fu_4210 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_3_fu_4222 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_3_fu_8306 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_4_fu_4466 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_4_fu_4478 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_4_fu_8562 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_5_fu_4722 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_5_fu_4734 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_5_fu_8818 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_6_fu_4978 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_6_fu_4990 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_6_fu_9074 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_7_fu_5234 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_7_fu_5246 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_7_fu_9330 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_8_fu_5490 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_8_fu_5502 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_8_fu_9586 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_9_fu_5746 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_9_fu_5758 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_9_fu_9842 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        ref_patch_dx_15_32_fu_7538 <= grp_fu_17008_p1;
        ref_patch_dx_15_35_fu_7550 <= grp_fu_17014_p1;
        ref_patch_dy_15_32_fu_11634 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_10_fu_6006 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_10_fu_10086 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_10_fu_10090 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_11_fu_6262 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_11_fu_10342 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_11_fu_10346 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_12_fu_6518 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_12_fu_10598 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_12_fu_10602 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_13_fu_6774 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_13_fu_10854 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_13_fu_10858 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_14_fu_7030 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_14_fu_11110 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_14_fu_11114 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_15_fu_7286 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_15_fu_11366 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_15_fu_11370 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_1_fu_3702 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_1_fu_7782 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_1_fu_7786 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_2_fu_3958 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_2_fu_8038 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_2_fu_8042 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_3_fu_4214 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_3_fu_8294 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_3_fu_8298 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_4_fu_4470 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_4_fu_8550 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_4_fu_8554 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_5_fu_4726 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_5_fu_8806 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_5_fu_8810 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_6_fu_4982 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_6_fu_9062 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_6_fu_9066 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_7_fu_5238 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_7_fu_9318 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_7_fu_9322 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_8_fu_5494 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_8_fu_9574 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_8_fu_9578 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_9_fu_5750 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_9_fu_9830 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_9_fu_9834 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        ref_patch_dx_15_33_fu_7542 <= grp_fu_17014_p1;
        ref_patch_dy_15_29_fu_11622 <= grp_fu_17008_p1;
        ref_patch_dy_15_30_fu_11626 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_10_fu_6018 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_10_fu_10102 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_10_fu_10106 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_11_fu_6274 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_11_fu_10358 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_11_fu_10362 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_12_fu_6530 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_12_fu_10614 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_12_fu_10618 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_13_fu_6786 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_13_fu_10870 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_13_fu_10874 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_14_fu_7042 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_14_fu_11126 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_14_fu_11130 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_15_fu_7298 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_15_fu_11382 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_15_fu_11386 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_1_fu_3714 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_1_fu_7798 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_1_fu_7802 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_2_fu_3970 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_2_fu_8054 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_2_fu_8058 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_3_fu_4226 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_3_fu_8310 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_3_fu_8314 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_4_fu_4482 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_4_fu_8566 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_4_fu_8570 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_5_fu_4738 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_5_fu_8822 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_5_fu_8826 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_6_fu_4994 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_6_fu_9078 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_6_fu_9082 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_7_fu_5250 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_7_fu_9334 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_7_fu_9338 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_8_fu_5506 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_8_fu_9590 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_8_fu_9594 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_9_fu_5762 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_9_fu_9846 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_9_fu_9850 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        ref_patch_dx_15_36_fu_7554 <= grp_fu_17014_p1;
        ref_patch_dy_15_33_fu_11638 <= grp_fu_17008_p1;
        ref_patch_dy_15_34_fu_11642 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_10_fu_6022 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_10_fu_10110 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_10_fu_10114 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_11_fu_6278 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_11_fu_10366 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_11_fu_10370 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_12_fu_6534 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_12_fu_10622 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_12_fu_10626 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_13_fu_6790 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_13_fu_10878 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_13_fu_10882 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_14_fu_7046 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_14_fu_11134 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_14_fu_11138 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_15_fu_7302 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_15_fu_11390 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_15_fu_11394 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_1_fu_3718 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_1_fu_7806 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_1_fu_7810 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_2_fu_3974 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_2_fu_8062 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_2_fu_8066 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_3_fu_4230 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_3_fu_8318 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_3_fu_8322 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_4_fu_4486 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_4_fu_8574 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_4_fu_8578 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_5_fu_4742 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_5_fu_8830 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_5_fu_8834 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_6_fu_4998 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_6_fu_9086 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_6_fu_9090 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_7_fu_5254 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_7_fu_9342 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_7_fu_9346 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_8_fu_5510 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_8_fu_9598 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_8_fu_9602 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_9_fu_5766 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_9_fu_9854 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_9_fu_9858 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        ref_patch_dx_15_37_fu_7558 <= grp_fu_17014_p1;
        ref_patch_dy_15_35_fu_11646 <= grp_fu_17008_p1;
        ref_patch_dy_15_36_fu_11650 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_10_fu_6026 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_10_fu_10118 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_10_fu_10122 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_11_fu_6282 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_11_fu_10374 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_11_fu_10378 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_12_fu_6538 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_12_fu_10630 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_12_fu_10634 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_13_fu_6794 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_13_fu_10886 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_13_fu_10890 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_14_fu_7050 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_14_fu_11142 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_14_fu_11146 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_15_fu_7306 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_15_fu_11398 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_15_fu_11402 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_1_fu_3722 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_1_fu_7814 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_1_fu_7818 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_2_fu_3978 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_2_fu_8070 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_2_fu_8074 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_3_fu_4234 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_3_fu_8326 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_3_fu_8330 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_4_fu_4490 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_4_fu_8582 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_4_fu_8586 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_5_fu_4746 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_5_fu_8838 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_5_fu_8842 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_6_fu_5002 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_6_fu_9094 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_6_fu_9098 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_7_fu_5258 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_7_fu_9350 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_7_fu_9354 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_8_fu_5514 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_8_fu_9606 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_8_fu_9610 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_9_fu_5770 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_9_fu_9862 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_9_fu_9866 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_38_fu_7562 <= grp_fu_17011_p1;
        ref_patch_dy_15_37_fu_11654 <= grp_fu_17008_p1;
        ref_patch_dy_15_38_fu_11658 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_10_fu_6030 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_10_fu_6038 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_10_fu_10126 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_11_fu_6286 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_11_fu_6294 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_11_fu_10382 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_12_fu_6542 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_12_fu_6550 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_12_fu_10638 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_13_fu_6798 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_13_fu_6806 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_13_fu_10894 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_14_fu_7054 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_14_fu_7062 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_14_fu_11150 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_15_fu_7310 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_15_fu_7318 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_15_fu_11406 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_1_fu_3726 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_1_fu_3734 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_1_fu_7822 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_2_fu_3982 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_2_fu_3990 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_2_fu_8078 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_3_fu_4238 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_3_fu_4246 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_3_fu_8334 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_4_fu_4494 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_4_fu_4502 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_4_fu_8590 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_5_fu_4750 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_5_fu_4758 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_5_fu_8846 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_6_fu_5006 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_6_fu_5014 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_6_fu_9102 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_7_fu_5262 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_7_fu_5270 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_7_fu_9358 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_8_fu_5518 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_8_fu_5526 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_8_fu_9614 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_9_fu_5774 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_9_fu_5782 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_9_fu_9870 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_39_fu_7566 <= grp_fu_17008_p1;
        ref_patch_dx_15_41_fu_7574 <= grp_fu_17014_p1;
        ref_patch_dy_15_39_fu_11662 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_10_fu_6142 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_10_fu_10234 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_11_fu_6398 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_11_fu_10490 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_12_fu_6654 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_12_fu_10746 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_13_fu_6910 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_13_fu_11002 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_14_fu_7166 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_14_fu_11258 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_15_fu_7422 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_15_fu_11514 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_1_fu_3838 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_1_fu_7930 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_2_fu_4094 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_2_fu_8186 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_3_fu_4350 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_3_fu_8442 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_4_fu_4606 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_4_fu_8698 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_5_fu_4862 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_5_fu_8954 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_6_fu_5118 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_6_fu_9210 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_7_fu_5374 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_7_fu_9466 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_8_fu_5630 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_8_fu_9722 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_9_fu_5886 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_9_fu_9978 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        ref_patch_dx_15_3_fu_3582 <= grp_fu_17011_p1;
        ref_patch_dy_15_2_fu_7674 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_10_fu_6034 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_10_fu_6042 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_10_fu_10130 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_11_fu_6290 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_11_fu_6298 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_11_fu_10386 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_12_fu_6546 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_12_fu_6554 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_12_fu_10642 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_13_fu_6802 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_13_fu_6810 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_13_fu_10898 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_14_fu_7058 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_14_fu_7066 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_14_fu_11154 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_15_fu_7314 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_15_fu_7322 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_15_fu_11410 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_1_fu_3730 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_1_fu_3738 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_1_fu_7826 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_2_fu_3986 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_2_fu_3994 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_2_fu_8082 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_3_fu_4242 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_3_fu_4250 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_3_fu_8338 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_4_fu_4498 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_4_fu_4506 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_4_fu_8594 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_5_fu_4754 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_5_fu_4762 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_5_fu_8850 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_6_fu_5010 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_6_fu_5018 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_6_fu_9106 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_7_fu_5266 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_7_fu_5274 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_7_fu_9362 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_8_fu_5522 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_8_fu_5530 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_8_fu_9618 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_9_fu_5778 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_9_fu_5786 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_9_fu_9874 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_40_fu_7570 <= grp_fu_17008_p1;
        ref_patch_dx_15_42_fu_7578 <= grp_fu_17014_p1;
        ref_patch_dy_15_40_fu_11666 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_10_fu_6046 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_10_fu_10134 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_10_fu_10138 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_11_fu_6302 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_11_fu_10390 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_11_fu_10394 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_12_fu_6558 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_12_fu_10646 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_12_fu_10650 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_13_fu_6814 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_13_fu_10902 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_13_fu_10906 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_14_fu_7070 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_14_fu_11158 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_14_fu_11162 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_15_fu_7326 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_15_fu_11414 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_15_fu_11418 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_1_fu_3742 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_1_fu_7830 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_1_fu_7834 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_2_fu_3998 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_2_fu_8086 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_2_fu_8090 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_3_fu_4254 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_3_fu_8342 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_3_fu_8346 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_4_fu_4510 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_4_fu_8598 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_4_fu_8602 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_5_fu_4766 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_5_fu_8854 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_5_fu_8858 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_6_fu_5022 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_6_fu_9110 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_6_fu_9114 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_7_fu_5278 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_7_fu_9366 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_7_fu_9370 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_8_fu_5534 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_8_fu_9622 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_8_fu_9626 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_9_fu_5790 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_9_fu_9878 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_9_fu_9882 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_43_fu_7582 <= grp_fu_17014_p1;
        ref_patch_dy_15_41_fu_11670 <= grp_fu_17008_p1;
        ref_patch_dy_15_42_fu_11674 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_10_fu_6050 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_10_fu_10142 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_10_fu_10146 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_11_fu_6306 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_11_fu_10398 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_11_fu_10402 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_12_fu_6562 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_12_fu_10654 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_12_fu_10658 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_13_fu_6818 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_13_fu_10910 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_13_fu_10914 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_14_fu_7074 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_14_fu_11166 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_14_fu_11170 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_15_fu_7330 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_15_fu_11422 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_15_fu_11426 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_1_fu_3746 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_1_fu_7838 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_1_fu_7842 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_2_fu_4002 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_2_fu_8094 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_2_fu_8098 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_3_fu_4258 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_3_fu_8350 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_3_fu_8354 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_4_fu_4514 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_4_fu_8606 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_4_fu_8610 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_5_fu_4770 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_5_fu_8862 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_5_fu_8866 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_6_fu_5026 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_6_fu_9118 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_6_fu_9122 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_7_fu_5282 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_7_fu_9374 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_7_fu_9378 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_8_fu_5538 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_8_fu_9630 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_8_fu_9634 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_9_fu_5794 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_9_fu_9886 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_9_fu_9890 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_44_fu_7586 <= grp_fu_17011_p1;
        ref_patch_dy_15_43_fu_11678 <= grp_fu_17008_p1;
        ref_patch_dy_15_44_fu_11682 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_10_fu_6054 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_10_fu_6058 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_10_fu_10150 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_11_fu_6310 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_11_fu_6314 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_11_fu_10406 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_12_fu_6566 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_12_fu_6570 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_12_fu_10662 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_13_fu_6822 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_13_fu_6826 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_13_fu_10918 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_14_fu_7078 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_14_fu_7082 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_14_fu_11174 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_15_fu_7334 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_15_fu_7338 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_15_fu_11430 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_1_fu_3750 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_1_fu_3754 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_1_fu_7846 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_2_fu_4006 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_2_fu_4010 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_2_fu_8102 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_3_fu_4262 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_3_fu_4266 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_3_fu_8358 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_4_fu_4518 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_4_fu_4522 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_4_fu_8614 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_5_fu_4774 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_5_fu_4778 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_5_fu_8870 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_6_fu_5030 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_6_fu_5034 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_6_fu_9126 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_7_fu_5286 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_7_fu_5290 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_7_fu_9382 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_8_fu_5542 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_8_fu_5546 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_8_fu_9638 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_9_fu_5798 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_9_fu_5802 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_9_fu_9894 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_45_fu_7590 <= grp_fu_17008_p1;
        ref_patch_dx_15_46_fu_7594 <= grp_fu_17014_p1;
        ref_patch_dy_15_45_fu_11686 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_10_fu_6062 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_10_fu_10154 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_10_fu_10158 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_11_fu_6318 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_11_fu_10410 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_11_fu_10414 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_12_fu_6574 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_12_fu_10666 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_12_fu_10670 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_13_fu_6830 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_13_fu_10922 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_13_fu_10926 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_14_fu_7086 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_14_fu_11178 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_14_fu_11182 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_15_fu_7342 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_15_fu_11434 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_15_fu_11438 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_1_fu_3758 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_1_fu_7850 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_1_fu_7854 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_2_fu_4014 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_2_fu_8106 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_2_fu_8110 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_3_fu_4270 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_3_fu_8362 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_3_fu_8366 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_4_fu_4526 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_4_fu_8618 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_4_fu_8622 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_5_fu_4782 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_5_fu_8874 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_5_fu_8878 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_6_fu_5038 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_6_fu_9130 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_6_fu_9134 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_7_fu_5294 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_7_fu_9386 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_7_fu_9390 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_8_fu_5550 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_8_fu_9642 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_8_fu_9646 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_9_fu_5806 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_9_fu_9898 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_9_fu_9902 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_47_fu_7598 <= grp_fu_17011_p1;
        ref_patch_dy_15_46_fu_11690 <= grp_fu_17008_p1;
        ref_patch_dy_15_47_fu_11694 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_10_fu_6066 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_10_fu_6070 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_10_fu_10162 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_11_fu_6322 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_11_fu_6326 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_11_fu_10418 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_12_fu_6578 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_12_fu_6582 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_12_fu_10674 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_13_fu_6834 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_13_fu_6838 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_13_fu_10930 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_14_fu_7090 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_14_fu_7094 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_14_fu_11186 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_15_fu_7346 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_15_fu_7350 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_15_fu_11442 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_1_fu_3762 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_1_fu_3766 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_1_fu_7858 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_2_fu_4018 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_2_fu_4022 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_2_fu_8114 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_3_fu_4274 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_3_fu_4278 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_3_fu_8370 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_4_fu_4530 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_4_fu_4534 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_4_fu_8626 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_5_fu_4786 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_5_fu_4790 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_5_fu_8882 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_6_fu_5042 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_6_fu_5046 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_6_fu_9138 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_7_fu_5298 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_7_fu_5302 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_7_fu_9394 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_8_fu_5554 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_8_fu_5558 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_8_fu_9650 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_9_fu_5810 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_9_fu_5814 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_9_fu_9906 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_48_fu_7602 <= grp_fu_17008_p1;
        ref_patch_dx_15_49_fu_7606 <= grp_fu_17014_p1;
        ref_patch_dy_15_48_fu_11698 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_10_fu_6074 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_10_fu_10166 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_10_fu_10170 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_11_fu_6330 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_11_fu_10422 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_11_fu_10426 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_12_fu_6586 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_12_fu_10678 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_12_fu_10682 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_13_fu_6842 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_13_fu_10934 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_13_fu_10938 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_14_fu_7098 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_14_fu_11190 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_14_fu_11194 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_15_fu_7354 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_15_fu_11446 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_15_fu_11450 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_1_fu_3770 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_1_fu_7862 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_1_fu_7866 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_2_fu_4026 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_2_fu_8118 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_2_fu_8122 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_3_fu_4282 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_3_fu_8374 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_3_fu_8378 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_4_fu_4538 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_4_fu_8630 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_4_fu_8634 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_5_fu_4794 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_5_fu_8886 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_5_fu_8890 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_6_fu_5050 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_6_fu_9142 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_6_fu_9146 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_7_fu_5306 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_7_fu_9398 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_7_fu_9402 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_8_fu_5562 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_8_fu_9654 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_8_fu_9658 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_9_fu_5818 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_9_fu_9910 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_9_fu_9914 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_50_fu_7610 <= grp_fu_17011_p1;
        ref_patch_dy_15_49_fu_11702 <= grp_fu_17008_p1;
        ref_patch_dy_15_50_fu_11706 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_10_fu_6078 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_10_fu_6082 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_10_fu_10174 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_11_fu_6334 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_11_fu_6338 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_11_fu_10430 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_12_fu_6590 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_12_fu_6594 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_12_fu_10686 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_13_fu_6846 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_13_fu_6850 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_13_fu_10942 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_14_fu_7102 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_14_fu_7106 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_14_fu_11198 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_15_fu_7358 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_15_fu_7362 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_15_fu_11454 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_1_fu_3774 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_1_fu_3778 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_1_fu_7870 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_2_fu_4030 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_2_fu_4034 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_2_fu_8126 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_3_fu_4286 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_3_fu_4290 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_3_fu_8382 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_4_fu_4542 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_4_fu_4546 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_4_fu_8638 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_5_fu_4798 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_5_fu_4802 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_5_fu_8894 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_6_fu_5054 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_6_fu_5058 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_6_fu_9150 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_7_fu_5310 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_7_fu_5314 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_7_fu_9406 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_8_fu_5566 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_8_fu_5570 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_8_fu_9662 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_9_fu_5822 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_9_fu_5826 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_9_fu_9918 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        ref_patch_dx_15_51_fu_7614 <= grp_fu_17008_p1;
        ref_patch_dx_15_52_fu_7618 <= grp_fu_17014_p1;
        ref_patch_dy_15_51_fu_11710 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd9) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_10_fu_6086 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_10_fu_10178 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_10_fu_10182 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd10) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_11_fu_6342 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_11_fu_10434 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_11_fu_10438 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd11) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_12_fu_6598 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_12_fu_10690 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_12_fu_10694 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd12) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_13_fu_6854 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_13_fu_10946 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_13_fu_10950 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd13) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_14_fu_7110 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_14_fu_11202 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_14_fu_11206 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd14) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_15_fu_7366 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_15_fu_11458 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_15_fu_11462 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_1_fu_3782 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_1_fu_7874 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_1_fu_7878 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_2_fu_4038 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_2_fu_8130 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_2_fu_8134 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_3_fu_4294 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_3_fu_8386 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_3_fu_8390 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_4_fu_4550 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_4_fu_8642 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_4_fu_8646 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_5_fu_4806 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_5_fu_8898 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_5_fu_8902 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd5) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_6_fu_5062 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_6_fu_9154 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_6_fu_9158 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd6) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_7_fu_5318 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_7_fu_9410 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_7_fu_9414 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd7) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_8_fu_5574 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_8_fu_9666 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_8_fu_9670 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd8) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_9_fu_5830 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_9_fu_9922 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_9_fu_9926 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617 == 4'd15) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ref_patch_dx_15_53_fu_7622 <= grp_fu_17011_p1;
        ref_patch_dy_15_52_fu_11714 <= grp_fu_17008_p1;
        ref_patch_dy_15_53_fu_11718 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_10_fu_6090 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_10_fu_6094 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_10_fu_10186 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_11_fu_6346 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_11_fu_6350 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_11_fu_10442 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_12_fu_6602 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_12_fu_6606 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_12_fu_10698 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_13_fu_6858 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_13_fu_6862 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_13_fu_10954 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_14_fu_7114 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_14_fu_7118 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_14_fu_11210 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_15_fu_7370 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_15_fu_7374 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_15_fu_11466 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_1_fu_3786 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_1_fu_3790 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_1_fu_7882 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_2_fu_4042 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_2_fu_4046 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_2_fu_8138 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_3_fu_4298 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_3_fu_4302 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_3_fu_8394 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_4_fu_4554 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_4_fu_4558 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_4_fu_8650 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_5_fu_4810 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_5_fu_4814 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_5_fu_8906 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_6_fu_5066 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_6_fu_5070 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_6_fu_9162 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_7_fu_5322 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_7_fu_5326 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_7_fu_9418 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_8_fu_5578 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_8_fu_5582 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_8_fu_9674 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_9_fu_5834 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_9_fu_5838 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_9_fu_9930 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001))) begin
        ref_patch_dx_15_54_fu_7626 <= grp_fu_17008_p1;
        ref_patch_dx_15_55_fu_7630 <= grp_fu_17014_p1;
        ref_patch_dy_15_54_fu_11722 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_10_fu_6098 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_10_fu_10190 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_10_fu_10194 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_11_fu_6354 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_11_fu_10446 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_11_fu_10450 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_12_fu_6610 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_12_fu_10702 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_12_fu_10706 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_13_fu_6866 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_13_fu_10958 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_13_fu_10962 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_14_fu_7122 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_14_fu_11214 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_14_fu_11218 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_15_fu_7378 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_15_fu_11470 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_15_fu_11474 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_1_fu_3794 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_1_fu_7886 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_1_fu_7890 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_2_fu_4050 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_2_fu_8142 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_2_fu_8146 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_3_fu_4306 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_3_fu_8398 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_3_fu_8402 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_4_fu_4562 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_4_fu_8654 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_4_fu_8658 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_5_fu_4818 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_5_fu_8910 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_5_fu_8914 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_6_fu_5074 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_6_fu_9166 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_6_fu_9170 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_7_fu_5330 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_7_fu_9422 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_7_fu_9426 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_8_fu_5586 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_8_fu_9678 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_8_fu_9682 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_9_fu_5842 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_9_fu_9934 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_9_fu_9938 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        ref_patch_dx_15_56_fu_7634 <= grp_fu_17011_p1;
        ref_patch_dy_15_55_fu_11726 <= grp_fu_17008_p1;
        ref_patch_dy_15_56_fu_11730 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_10_fu_6102 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_10_fu_6106 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_10_fu_10198 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_11_fu_6358 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_11_fu_6362 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_11_fu_10454 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_12_fu_6614 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_12_fu_6618 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_12_fu_10710 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_13_fu_6870 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_13_fu_6874 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_13_fu_10966 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_14_fu_7126 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_14_fu_7130 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_14_fu_11222 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_15_fu_7382 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_15_fu_7386 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_15_fu_11478 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_1_fu_3798 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_1_fu_3802 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_1_fu_7894 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_2_fu_4054 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_2_fu_4058 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_2_fu_8150 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_3_fu_4310 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_3_fu_4314 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_3_fu_8406 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_4_fu_4566 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_4_fu_4570 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_4_fu_8662 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_5_fu_4822 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_5_fu_4826 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_5_fu_8918 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_6_fu_5078 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_6_fu_5082 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_6_fu_9174 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_7_fu_5334 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_7_fu_5338 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_7_fu_9430 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_8_fu_5590 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_8_fu_5594 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_8_fu_9686 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_9_fu_5846 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_9_fu_5850 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_9_fu_9942 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        ref_patch_dx_15_57_fu_7638 <= grp_fu_17008_p1;
        ref_patch_dx_15_58_fu_7642 <= grp_fu_17014_p1;
        ref_patch_dy_15_57_fu_11734 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_10_fu_6110 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_10_fu_10202 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_10_fu_10206 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_11_fu_6366 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_11_fu_10458 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_11_fu_10462 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_12_fu_6622 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_12_fu_10714 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_12_fu_10718 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_13_fu_6878 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_13_fu_10970 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_13_fu_10974 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_14_fu_7134 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_14_fu_11226 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_14_fu_11230 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_15_fu_7390 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_15_fu_11482 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_15_fu_11486 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_1_fu_3806 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_1_fu_7898 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_1_fu_7902 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_2_fu_4062 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_2_fu_8154 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_2_fu_8158 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_3_fu_4318 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_3_fu_8410 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_3_fu_8414 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_4_fu_4574 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_4_fu_8666 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_4_fu_8670 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_5_fu_4830 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_5_fu_8922 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_5_fu_8926 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_6_fu_5086 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_6_fu_9178 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_6_fu_9182 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_7_fu_5342 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_7_fu_9434 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_7_fu_9438 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_8_fu_5598 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_8_fu_9690 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_8_fu_9694 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_9_fu_5854 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_9_fu_9946 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_9_fu_9950 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        ref_patch_dx_15_59_fu_7646 <= grp_fu_17011_p1;
        ref_patch_dy_15_58_fu_11738 <= grp_fu_17008_p1;
        ref_patch_dy_15_59_fu_11742 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_10_fu_6150 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_10_fu_10242 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_11_fu_6406 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_11_fu_10498 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_12_fu_6662 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_12_fu_10754 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_13_fu_6918 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_13_fu_11010 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_14_fu_7174 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_14_fu_11266 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_15_fu_7430 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_15_fu_11522 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_1_fu_3846 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_1_fu_7938 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_2_fu_4102 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_2_fu_8194 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_3_fu_4358 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_3_fu_8450 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_4_fu_4614 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_4_fu_8706 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_5_fu_4870 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_5_fu_8962 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_6_fu_5126 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_6_fu_9218 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_7_fu_5382 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_7_fu_9474 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_8_fu_5638 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_8_fu_9730 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_9_fu_5894 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_9_fu_9986 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        ref_patch_dx_15_5_fu_3590 <= grp_fu_17011_p1;
        ref_patch_dy_15_4_fu_7682 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_10_fu_6114 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_10_fu_6118 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_10_fu_10210 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_11_fu_6370 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_11_fu_6374 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_11_fu_10466 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_12_fu_6626 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_12_fu_6630 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_12_fu_10722 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_13_fu_6882 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_13_fu_6886 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_13_fu_10978 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_14_fu_7138 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_14_fu_7142 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_14_fu_11234 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_15_fu_7394 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_15_fu_7398 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_15_fu_11490 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_1_fu_3810 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_1_fu_3814 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_1_fu_7906 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_2_fu_4066 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_2_fu_4070 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_2_fu_8162 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_3_fu_4322 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_3_fu_4326 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_3_fu_8418 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_4_fu_4578 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_4_fu_4582 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_4_fu_8674 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_5_fu_4834 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_5_fu_4838 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_5_fu_8930 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_6_fu_5090 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_6_fu_5094 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_6_fu_9186 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_7_fu_5346 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_7_fu_5350 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_7_fu_9442 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_8_fu_5602 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_8_fu_5606 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_8_fu_9698 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_9_fu_5858 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_9_fu_5862 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_9_fu_9954 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        ref_patch_dx_15_60_fu_7650 <= grp_fu_17008_p1;
        ref_patch_dx_15_61_fu_7654 <= grp_fu_17014_p1;
        ref_patch_dy_15_60_fu_11746 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_10_fu_6122 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_10_fu_10214 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_10_fu_10218 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_11_fu_6378 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_11_fu_10470 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_11_fu_10474 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_12_fu_6634 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_12_fu_10726 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_12_fu_10730 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_13_fu_6890 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_13_fu_10982 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_13_fu_10986 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_14_fu_7146 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_14_fu_11238 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_14_fu_11242 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_15_fu_7402 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_15_fu_11494 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_15_fu_11498 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_1_fu_3818 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_1_fu_7910 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_1_fu_7914 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_2_fu_4074 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_2_fu_8166 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_2_fu_8170 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_3_fu_4330 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_3_fu_8422 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_3_fu_8426 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_4_fu_4586 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_4_fu_8678 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_4_fu_8682 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_5_fu_4842 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_5_fu_8934 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_5_fu_8938 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_6_fu_5098 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_6_fu_9190 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_6_fu_9194 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_7_fu_5354 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_7_fu_9446 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_7_fu_9450 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_8_fu_5610 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_8_fu_9702 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_8_fu_9706 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_9_fu_5866 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_9_fu_9958 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_9_fu_9962 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dx_15_62_fu_7658 <= grp_fu_17011_p1;
        ref_patch_dy_15_61_fu_11750 <= grp_fu_17008_p1;
        ref_patch_dy_15_62_fu_11754 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd9) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_10_fu_6126 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_10_fu_10222 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd10) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_11_fu_6382 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_11_fu_10478 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd11) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_12_fu_6638 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_12_fu_10734 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd12) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_13_fu_6894 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_13_fu_10990 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd13) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_14_fu_7150 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_14_fu_11246 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd14) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_15_fu_7406 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_15_fu_11502 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_1_fu_3822 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_1_fu_7918 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_2_fu_4078 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_2_fu_8174 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd2) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_3_fu_4334 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_3_fu_8430 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd3) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_4_fu_4590 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_4_fu_8686 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_5_fu_4846 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_5_fu_8942 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd5) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_6_fu_5102 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_6_fu_9198 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd6) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_7_fu_5358 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_7_fu_9454 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd7) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_8_fu_5614 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_8_fu_9710 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd8) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_9_fu_5870 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_9_fu_9966 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_295_reg_54617_pp4_iter1_reg == 4'd15) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        ref_patch_dx_15_63_fu_7662 <= grp_fu_17011_p1;
        ref_patch_dy_15_63_fu_11758 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_10_fu_6158 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_10_fu_10250 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_11_fu_6414 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_11_fu_10506 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_12_fu_6670 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_12_fu_10762 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_13_fu_6926 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_13_fu_11018 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_14_fu_7182 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_14_fu_11274 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_15_fu_7438 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_15_fu_11530 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_1_fu_3854 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_1_fu_7946 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_2_fu_4110 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_2_fu_8202 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_3_fu_4366 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_3_fu_8458 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_4_fu_4622 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_4_fu_8714 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_5_fu_4878 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_5_fu_8970 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_6_fu_5134 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_6_fu_9226 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_7_fu_5390 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_7_fu_9482 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_8_fu_5646 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_8_fu_9738 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_9_fu_5902 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_9_fu_9994 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        ref_patch_dx_15_7_fu_3598 <= grp_fu_17011_p1;
        ref_patch_dy_15_6_fu_7690 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_10_fu_6162 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_10_fu_10258 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_11_fu_6418 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_11_fu_10514 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_12_fu_6674 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_12_fu_10770 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_13_fu_6930 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_13_fu_11026 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_14_fu_7186 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_14_fu_11282 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_15_fu_7442 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_15_fu_11538 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_1_fu_3858 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_1_fu_7954 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_2_fu_4114 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_2_fu_8210 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_3_fu_4370 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_3_fu_8466 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_4_fu_4626 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_4_fu_8722 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_5_fu_4882 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_5_fu_8978 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_6_fu_5138 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_6_fu_9234 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_7_fu_5394 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_7_fu_9490 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_8_fu_5650 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_8_fu_9746 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_9_fu_5906 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_9_fu_10002 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dx_15_8_fu_3602 <= grp_fu_17008_p1;
        ref_patch_dy_15_8_fu_7698 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        ref_patch_dy_0_10_reg_54981 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        ref_patch_dy_0_14_reg_55047 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        ref_patch_dy_0_15_reg_55084 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        ref_patch_dy_0_61_47_reg_55767 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        ref_patch_dy_0_8_reg_54952 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_10_fu_10226 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_11_fu_10482 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_12_fu_10738 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_13_fu_10994 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_14_fu_11250 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_15_fu_11506 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_1_fu_7922 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_2_fu_8178 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_3_fu_8434 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_4_fu_8690 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_5_fu_8946 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_6_fu_9202 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_7_fu_9458 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_8_fu_9714 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_9_fu_9970 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        ref_patch_dy_15_0_fu_7666 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd10) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_10_fu_10230 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd11) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_11_fu_10486 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd12) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_12_fu_10742 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd13) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_13_fu_10998 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd14) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_14_fu_11254 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd15) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_15_fu_11510 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_1_fu_7926 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd2) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_2_fu_8182 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd3) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_3_fu_8438 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd4) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_4_fu_8694 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd5) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_5_fu_8950 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd6) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_6_fu_9206 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd7) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_7_fu_9462 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd8) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_8_fu_9718 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd9) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_9_fu_9974 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (tmp_295_reg_54617 == 4'd0) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        ref_patch_dy_15_1_fu_7670 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17091 <= grp_fu_17017_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17095 <= grp_fu_17054_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_17099 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)))) begin
        reg_17113 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)))) begin
        reg_17127 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)))) begin
        reg_17141 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)))) begin
        reg_17155 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17163 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)))) begin
        reg_17177 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)))) begin
        reg_17192 <= grp_fu_16977_p2;
        reg_17210 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17201 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)))) begin
        reg_17222 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)))) begin
        reg_17236 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)))) begin
        reg_17245 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17257 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)))) begin
        reg_17270 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)))) begin
        reg_17278 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)))) begin
        reg_17287 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)))) begin
        reg_17297 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_17313 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_17321 <= grp_fu_17008_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_17331 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_17346 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_17355 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_17363 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_17371 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_17379 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_17391 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17398 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)))) begin
        reg_17406 <= grp_fu_16981_p2;
        reg_17415 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)))) begin
        reg_17423 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)))) begin
        reg_17437 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)))) begin
        reg_17445 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)))) begin
        reg_17452 <= grp_fu_17011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)))) begin
        reg_17466 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)))) begin
        reg_17475 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)))) begin
        reg_17481 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)))) begin
        reg_17489 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17498 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_17505 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_17514 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_17523 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_17529 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)))) begin
        reg_17537 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)))) begin
        reg_17552 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)))) begin
        reg_17560 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)))) begin
        reg_17567 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)))) begin
        reg_17575 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)))) begin
        reg_17583 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)))) begin
        reg_17595 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)))) begin
        reg_17602 <= grp_fu_16981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)))) begin
        reg_17608 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)))) begin
        reg_17620 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17629 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17638 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)))) begin
        reg_17645 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)))) begin
        reg_17658 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)))) begin
        reg_17666 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)))) begin
        reg_17674 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)))) begin
        reg_17683 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)))) begin
        reg_17692 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)))) begin
        reg_17699 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)))) begin
        reg_17711 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)))) begin
        reg_17720 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)))) begin
        reg_17727 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)))) begin
        reg_17734 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)))) begin
        reg_17742 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)))) begin
        reg_17753 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)))) begin
        reg_17762 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17770 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17776 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17785 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17791 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17802 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)))) begin
        reg_17808 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)))) begin
        reg_17816 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17824 <= grp_fu_17014_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)))) begin
        reg_17837 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)))) begin
        reg_17844 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)))) begin
        reg_17852 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)))) begin
        reg_17858 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17867 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17875 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17882 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17888 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17896 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17904 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)))) begin
        reg_17911 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)))) begin
        reg_17918 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)))) begin
        reg_17925 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17932 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)))) begin
        reg_17938 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)))) begin
        reg_17944 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)))) begin
        reg_17950 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_17957 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage43_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage43)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)))) begin
        reg_17964 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)))) begin
        reg_17972 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)))) begin
        reg_17979 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)))) begin
        reg_17988 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)))) begin
        reg_17996 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)))) begin
        reg_18004 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)))) begin
        reg_18011 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)))) begin
        reg_18018 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)))) begin
        reg_18024 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)))) begin
        reg_18033 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)))) begin
        reg_18040 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)))) begin
        reg_18048 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)))) begin
        reg_18056 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)))) begin
        reg_18065 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)))) begin
        reg_18073 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)))) begin
        reg_18080 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18087 <= grp_fu_17017_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_18091 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18097 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18104 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18111 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18117 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18123 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18130 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18137 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_18144 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage32) & (1'b0 == ap_block_pp4_stage32_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_18151 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27_11001)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18159 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18166 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18174 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30) & (1'b0 == ap_block_pp4_stage30_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18182 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage32) & (1'b0 == ap_block_pp4_stage32_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18190 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18198 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_18205 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)))) begin
        reg_18213 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        reg_18219 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001)))) begin
        reg_18226 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001)))) begin
        reg_18232 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33_11001)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)))) begin
        reg_18238 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001)))) begin
        reg_18245 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35_11001)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_18251 <= grp_fu_16965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_18258 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30) & (1'b0 == ap_block_pp4_stage30_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001)))) begin
        reg_18264 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001)))) begin
        reg_18271 <= grp_fu_16953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001)))) begin
        reg_18277 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_18283 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35_11001)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_18289 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001)))) begin
        reg_18295 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        tmp274_reg_55820 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp298_reg_55785 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39))) begin
        tmp304_reg_55840 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        tmp320_reg_55780 <= grp_fu_16949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        tmp336_reg_55810 <= grp_fu_16961_p2;
        tmp537_reg_55815 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        tmp351_reg_55830 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        tmp354_reg_55790 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        tmp398_reg_55795 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp413_reg_55805 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        tmp429_reg_55850 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        tmp460_reg_55825 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        tmp475_reg_55835 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage41_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        tmp490_reg_55845 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp522_reg_55800 <= grp_fu_16957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage44_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        tmp_100_reg_55899 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        tmp_101_reg_55871 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        tmp_102_reg_55910 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        tmp_103_reg_55922 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage38_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage38))) begin
        tmp_104_reg_55887 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage47_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        tmp_105_reg_55905 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage39_11001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage39))) begin
        tmp_106_reg_55893 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        tmp_109_reg_55916 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        tmp_110_reg_55927 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage37) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        tmp_111_reg_55988 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        tmp_112_reg_55932 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp_113_reg_55948 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp_113_reg_55948_pp4_iter4_reg <= tmp_113_reg_55948;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        tmp_142_reg_55953 <= grp_fu_16989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        tmp_142_reg_55953_pp4_iter4_reg <= tmp_142_reg_55953;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13_11001))) begin
        tmp_143_reg_55938 <= grp_fu_16981_p2;
        tmp_144_reg_55943 <= grp_fu_16985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_145_reg_55963 <= grp_fu_16965_p2;
        tmp_151_reg_55968 <= grp_fu_16969_p2;
        tmp_155_reg_55973 <= grp_fu_16973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_145_reg_55963_pp4_iter4_reg <= tmp_145_reg_55963;
        tmp_151_reg_55968_pp4_iter4_reg <= tmp_151_reg_55968;
        tmp_155_reg_55973_pp4_iter4_reg <= tmp_155_reg_55973;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp_148_reg_55958 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp_148_reg_55958_pp4_iter4_reg <= tmp_148_reg_55958;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        tmp_153_reg_55861 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        tmp_154_reg_55978 <= grp_fu_16965_p2;
        tmp_157_reg_55983 <= grp_fu_16969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        tmp_154_reg_55978_pp4_iter4_reg <= tmp_154_reg_55978;
        tmp_157_reg_55983_pp4_iter4_reg <= tmp_157_reg_55983;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2_11001))) begin
        tmp_164_cast_reg_54623[7 : 0] <= tmp_164_cast_fu_18883_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        tmp_168_neg_reg_55993 <= tmp_168_neg_fu_30754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3_11001))) begin
        tmp_175_cast_reg_54634[7 : 0] <= tmp_175_cast_fu_18902_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage34) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        tmp_177_neg_reg_56003 <= tmp_177_neg_fu_30767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4_11001))) begin
        tmp_185_1_cast_reg_54645[7 : 0] <= tmp_185_1_cast_fu_18921_p1[7 : 0];
        tmp_189_1_cast_reg_54651[7 : 0] <= tmp_189_1_cast_fu_18925_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6_11001))) begin
        tmp_185_2_cast_reg_54673[7 : 0] <= tmp_185_2_cast_fu_18959_p1[7 : 0];
        tmp_196_2_cast_reg_54684[7 : 0] <= tmp_196_2_cast_fu_18973_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7_11001))) begin
        tmp_185_3_cast_reg_54701[7 : 0] <= tmp_185_3_cast_fu_19081_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9_11001))) begin
        tmp_185_4_cast_reg_54728[7 : 0] <= tmp_185_4_cast_fu_19284_p1[7 : 0];
        tmp_196_4_cast_reg_54739[7 : 0] <= tmp_196_4_cast_fu_19298_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        tmp_185_5_cast_reg_54756[7 : 0] <= tmp_185_5_cast_fu_19406_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12_11001))) begin
        tmp_185_6_cast_reg_54783[7 : 0] <= tmp_185_6_cast_fu_19769_p1[7 : 0];
        tmp_196_6_cast_reg_54793[7 : 0] <= tmp_196_6_cast_fu_19783_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17_11001))) begin
        tmp_196_10_cast_reg_54874[7 : 0] <= tmp_196_10_cast_fu_20640_p1[7 : 0];
        tmp_196_11_cast_reg_54885[7 : 0] <= tmp_196_11_cast_fu_20654_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18_11001))) begin
        tmp_196_12_cast_reg_54902[7 : 0] <= tmp_196_12_cast_fu_20918_p1[7 : 0];
        tmp_196_13_cast_reg_54914[7 : 0] <= tmp_196_13_cast_fu_20932_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19_11001))) begin
        tmp_196_14_cast_reg_54936[7 : 0] <= tmp_196_14_cast_fu_21129_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20_11001))) begin
        tmp_196_15_cast_reg_54965[7 : 0] <= tmp_196_15_cast_fu_21326_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21_11001))) begin
        tmp_196_16_cast_reg_54989[7 : 0] <= tmp_196_16_cast_fu_21589_p1[7 : 0];
        tmp_196_17_cast_reg_55001[7 : 0] <= tmp_196_17_cast_fu_21603_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22_11001))) begin
        tmp_196_18_cast_reg_55018[7 : 0] <= tmp_196_18_cast_fu_21866_p1[7 : 0];
        tmp_196_19_cast_reg_55030[7 : 0] <= tmp_196_19_cast_fu_21880_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5_11001))) begin
        tmp_196_1_cast_reg_54661[7 : 0] <= tmp_196_1_cast_fu_18940_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23_11001))) begin
        tmp_196_20_cast_reg_55055[7 : 0] <= tmp_196_20_cast_fu_22143_p1[7 : 0];
        tmp_196_21_cast_reg_55067[7 : 0] <= tmp_196_21_cast_fu_22157_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_196_22_cast_reg_55097[7 : 0] <= tmp_196_22_cast_fu_22434_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25_11001))) begin
        tmp_196_23_cast_reg_55118[7 : 0] <= tmp_196_23_cast_fu_22711_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26_11001))) begin
        tmp_196_24_cast_reg_55134[7 : 0] <= tmp_196_24_cast_fu_22974_p1[7 : 0];
        tmp_196_25_cast_reg_55146[7 : 0] <= tmp_196_25_cast_fu_22988_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27_11001))) begin
        tmp_196_26_cast_reg_55163[7 : 0] <= tmp_196_26_cast_fu_23251_p1[7 : 0];
        tmp_196_27_cast_reg_55175[7 : 0] <= tmp_196_27_cast_fu_23265_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage28) & (1'b0 == ap_block_pp4_stage28_11001))) begin
        tmp_196_28_cast_reg_55192[7 : 0] <= tmp_196_28_cast_fu_23528_p1[7 : 0];
        tmp_196_29_cast_reg_55204[7 : 0] <= tmp_196_29_cast_fu_23542_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        tmp_196_30_cast_reg_55234[7 : 0] <= tmp_196_30_cast_fu_23819_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage30) & (1'b0 == ap_block_pp4_stage30_11001))) begin
        tmp_196_31_cast_reg_55255[7 : 0] <= tmp_196_31_cast_fu_24096_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31_11001))) begin
        tmp_196_32_cast_reg_55271[7 : 0] <= tmp_196_32_cast_fu_24359_p1[7 : 0];
        tmp_196_33_cast_reg_55283[7 : 0] <= tmp_196_33_cast_fu_24373_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage32) & (1'b0 == ap_block_pp4_stage32_11001))) begin
        tmp_196_34_cast_reg_55300[7 : 0] <= tmp_196_34_cast_fu_24636_p1[7 : 0];
        tmp_196_35_cast_reg_55312[7 : 0] <= tmp_196_35_cast_fu_24650_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33_11001))) begin
        tmp_196_36_cast_reg_55329[7 : 0] <= tmp_196_36_cast_fu_24913_p1[7 : 0];
        tmp_196_37_cast_reg_55346[7 : 0] <= tmp_196_37_cast_fu_24936_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage34) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        tmp_196_38_cast_reg_55363[7 : 0] <= tmp_196_38_cast_fu_25204_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35_11001))) begin
        tmp_196_39_cast_reg_55392[7 : 0] <= tmp_196_39_cast_fu_25481_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8_11001))) begin
        tmp_196_3_cast_reg_54712[7 : 0] <= tmp_196_3_cast_fu_19175_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage36) & (1'b0 == ap_block_pp4_stage36_11001))) begin
        tmp_196_40_cast_reg_55408[7 : 0] <= tmp_196_40_cast_fu_25744_p1[7 : 0];
        tmp_196_41_cast_reg_55420[7 : 0] <= tmp_196_41_cast_fu_25758_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage37) & (1'b0 == ap_block_pp4_stage37_11001))) begin
        tmp_196_42_cast_reg_55437[7 : 0] <= tmp_196_42_cast_fu_26021_p1[7 : 0];
        tmp_196_43_cast_reg_55454[7 : 0] <= tmp_196_43_cast_fu_26044_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38))) begin
        tmp_196_44_cast_reg_55471[7 : 0] <= tmp_196_44_cast_fu_26307_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39))) begin
        tmp_196_45_cast_reg_55488[7 : 0] <= tmp_196_45_cast_fu_26570_p1[7 : 0];
        tmp_196_46_cast_reg_55505[7 : 0] <= tmp_196_46_cast_fu_26598_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40))) begin
        tmp_196_47_cast_reg_55521[7 : 0] <= tmp_196_47_cast_fu_26866_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41))) begin
        tmp_196_48_cast_reg_55536[7 : 0] <= tmp_196_48_cast_fu_27129_p1[7 : 0];
        tmp_196_49_cast_reg_55552[7 : 0] <= tmp_196_49_cast_fu_27152_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42))) begin
        tmp_196_50_cast_reg_55568[7 : 0] <= tmp_196_50_cast_fu_27415_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43))) begin
        tmp_196_51_cast_reg_55584[7 : 0] <= tmp_196_51_cast_fu_27678_p1[7 : 0];
        tmp_196_52_cast_reg_55600[7 : 0] <= tmp_196_52_cast_fu_27701_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44))) begin
        tmp_196_53_cast_reg_55616[7 : 0] <= tmp_196_53_cast_fu_27964_p1[7 : 0];
        tmp_201_55_reg_55632 <= tmp_201_55_fu_27996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45))) begin
        tmp_196_54_cast_reg_55637[7 : 0] <= tmp_196_54_cast_fu_28241_p1[7 : 0];
        tmp_201_56_reg_55657 <= tmp_201_56_fu_28277_p2;
        tmp_201_57_reg_55662 <= tmp_201_57_fu_28286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11_11001))) begin
        tmp_196_5_cast_reg_54767[7 : 0] <= tmp_196_5_cast_fu_19500_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14_11001))) begin
        tmp_196_7_cast_reg_54815[7 : 0] <= tmp_196_7_cast_fu_20065_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15_11001))) begin
        tmp_196_8_cast_reg_54835[7 : 0] <= tmp_196_8_cast_fu_20348_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16_11001))) begin
        tmp_196_9_cast_reg_54846[7 : 0] <= tmp_196_9_cast_fu_20442_p1[7 : 0];
        tmp_196_cast_reg_54858[7 : 0] <= tmp_196_cast_fu_20456_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46))) begin
        tmp_201_58_reg_55682 <= tmp_201_58_fu_28557_p2;
        tmp_201_59_reg_55687 <= tmp_201_59_fu_28566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
        tmp_201_60_reg_55707 <= tmp_201_60_fu_28832_p2;
        tmp_201_61_reg_55712 <= tmp_201_61_fu_28841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10_11001))) begin
        tmp_205_60_reg_55775 <= grp_fu_16977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29_11001))) begin
        tmp_209_s_reg_55866 <= grp_fu_16961_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_40873_p2 == 1'd0) & (1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        tmp_261_reg_67513 <= tmp_261_fu_41089_p3;
        tmp_296_reg_67494 <= tmp_296_fu_40885_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_18867_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        tmp_295_reg_54617 <= tmp_295_fu_18879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage34) & (1'b0 == ap_block_pp4_stage34_11001))) begin
        tmp_98_reg_55880 <= grp_fu_16993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24_11001))) begin
        tmp_99_reg_55855 <= grp_fu_16989_p2;
    end
end

always @ (*) begin
    if ((exitcond4_fu_18350_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_18395_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_18613_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_18681_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state38 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state38 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_18867_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state42 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state42 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_fu_40873_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state285 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state285 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state292) & (my_pos_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter4 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_54608 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_k_phi_fu_14515_p4 = k_1_reg_54612;
    end else begin
        ap_phi_mux_k_phi_fu_14515_p4 = k_reg_14511;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state292) & (my_pos_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_patches_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_patches_ARREADY = my_patches_ARREADY;
    end else begin
        ap_sig_ioackin_my_patches_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_ARREADY = my_pos_ARREADY;
    end else begin
        ap_sig_ioackin_my_pos_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_AWREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_AWREADY = my_pos_AWREADY;
    end else begin
        ap_sig_ioackin_my_pos_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_pos_WREADY == 1'b0)) begin
        ap_sig_ioackin_my_pos_WREADY = my_pos_WREADY;
    end else begin
        ap_sig_ioackin_my_pos_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_region_data_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_region_data_ARREADY = my_region_data_ARREADY;
    end else begin
        ap_sig_ioackin_my_region_data_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_my_region_fcoord_ARREADY == 1'b0)) begin
        ap_sig_ioackin_my_region_fcoord_ARREADY = my_region_fcoord_ARREADY;
    end else begin
        ap_sig_ioackin_my_region_fcoord_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16949_p0 = reg_17683;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16949_p0 = reg_17896;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16949_p0 = reg_17529;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16949_p0 = reg_17552;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16949_p0 = reg_17398;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16949_p0 = reg_17925;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16949_p0 = reg_17858;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)))) begin
        grp_fu_16949_p0 = reg_17437;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16949_p0 = reg_17236;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)))) begin
        grp_fu_16949_p0 = reg_17489;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16949_p0 = reg_17498;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)))) begin
        grp_fu_16949_p0 = reg_17595;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16949_p0 = reg_17692;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16949_p0 = reg_17391;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16949_p0 = reg_17658;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16949_p0 = reg_18018;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16949_p0 = reg_17882;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16949_p0 = reg_17918;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16949_p0 = reg_17711;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16949_p0 = reg_17888;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16949_p0 = reg_17852;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16949_p0 = reg_17371;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16949_p0 = reg_17734;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16949_p0 = reg_17363;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16949_p0 = reg_17620;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16949_p0 = reg_17514;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16949_p0 = reg_17475;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16949_p0 = reg_17445;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)))) begin
        grp_fu_16949_p0 = reg_17415;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16949_p0 = reg_17355;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)))) begin
        grp_fu_16949_p0 = reg_17313;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16949_p0 = reg_17287;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16949_p0 = reg_17192;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16949_p0 = reg_17155;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16949_p0 = reg_17163;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16949_p0 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16949_p0 = reg_17099;
    end else begin
        grp_fu_16949_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16949_p1 = reg_17602;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16949_p1 = reg_17867;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16949_p1 = reg_17666;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16949_p1 = reg_17629;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16949_p1 = reg_17620;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16949_p1 = reg_17711;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16949_p1 = reg_17957;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16949_p1 = reg_17415;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16949_p1 = reg_17658;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16949_p1 = reg_17529;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16949_p1 = reg_17776;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16949_p1 = reg_17192;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16949_p1 = reg_18040;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16949_p1 = reg_17837;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16949_p1 = reg_17498;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)))) begin
        grp_fu_16949_p1 = reg_17932;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16949_p1 = reg_17313;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16949_p1 = reg_17552;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16949_p1 = reg_17437;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16949_p1 = reg_17391;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16949_p1 = reg_17445;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16949_p1 = reg_17785;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16949_p1 = reg_17355;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16949_p1 = reg_17346;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16949_p1 = reg_17523;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16949_p1 = reg_17575;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16949_p1 = reg_17201;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16949_p1 = reg_17155;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16949_p1 = reg_17489;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16949_p1 = reg_17466;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18)))) begin
        grp_fu_16949_p1 = reg_17398;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16949_p1 = reg_17371;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16949_p1 = reg_17331;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16949_p1 = reg_17270;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16949_p1 = reg_17236;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16949_p1 = reg_17222;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16949_p1 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16949_p1 = reg_17127;
    end else begin
        grp_fu_16949_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16953_p0 = tmp298_reg_55785;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16953_p0 = reg_18018;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16953_p0 = reg_17567;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16953_p0 = reg_17711;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16953_p0 = reg_17398;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16953_p0 = reg_17346;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16953_p0 = reg_17313;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16953_p0 = reg_17776;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16953_p0 = reg_18137;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16953_p0 = reg_18213;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16953_p0 = reg_17753;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16953_p0 = reg_17575;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16953_p0 = reg_17816;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16953_p0 = reg_18024;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16953_p0 = reg_17560;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16953_p0 = reg_17629;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16953_p0 = reg_17415;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16953_p0 = reg_18117;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16953_p0 = reg_17875;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16953_p0 = reg_17666;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16953_p0 = reg_17437;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16953_p0 = reg_17371;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)))) begin
        grp_fu_16953_p0 = reg_17727;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16953_p0 = reg_17537;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16953_p0 = reg_17964;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16953_p0 = reg_17867;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16953_p0 = reg_17505;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16953_p0 = reg_17192;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16953_p0 = reg_17770;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16953_p0 = reg_17489;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16953_p0 = reg_17683;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16953_p0 = reg_17720;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16953_p0 = reg_17658;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16953_p0 = reg_17236;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16953_p0 = ref_patch_dy_0_10_reg_54981;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16953_p0 = ref_patch_dy_0_8_reg_54952;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16953_p0 = reg_17163;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)))) begin
        grp_fu_16953_p0 = reg_17498;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16953_p0 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16953_p0 = reg_17379;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16953_p0 = reg_17321;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16953_p0 = reg_17257;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16953_p0 = reg_17210;
    end else begin
        grp_fu_16953_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16953_p1 = reg_17666;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16953_p1 = reg_17996;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16953_p1 = reg_17852;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16953_p1 = reg_17445;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16953_p1 = reg_17844;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16953_p1 = reg_17514;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16953_p1 = reg_17505;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16953_p1 = reg_18091;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16953_p1 = reg_18004;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16953_p1 = reg_18040;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)))) begin
        grp_fu_16953_p1 = reg_17355;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16953_p1 = reg_17313;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16953_p1 = reg_17674;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16953_p1 = reg_17988;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16953_p1 = reg_17620;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16953_p1 = reg_17711;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16953_p1 = reg_17925;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16953_p1 = reg_17858;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16953_p1 = reg_17938;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16953_p1 = reg_17192;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16953_p1 = reg_17734;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16953_p1 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16953_p1 = reg_17683;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16953_p1 = reg_17753;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16953_p1 = reg_17236;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16953_p1 = reg_17692;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16953_p1 = reg_17201;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16953_p1 = reg_17155;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16953_p1 = reg_17466;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16953_p1 = reg_17595;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16953_p1 = reg_17552;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16953_p1 = reg_17270;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16953_p1 = reg_17210;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16953_p1 = reg_17177;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)))) begin
        grp_fu_16953_p1 = reg_17391;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16953_p1 = reg_17452;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16953_p1 = reg_17423;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16953_p1 = reg_17099;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16953_p1 = reg_17297;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16953_p1 = reg_17245;
    end else begin
        grp_fu_16953_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16957_p0 = reg_18065;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16957_p0 = reg_18004;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16957_p0 = reg_17711;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16957_p0 = reg_18277;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16957_p0 = reg_17629;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16957_p0 = reg_18271;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16957_p0 = reg_17552;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16957_p0 = reg_17858;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16957_p0 = reg_18024;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16957_p0 = reg_18238;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)))) begin
        grp_fu_16957_p0 = reg_17720;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16957_p0 = reg_17674;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16957_p0 = reg_17163;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16957_p0 = reg_17155;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16957_p0 = reg_17888;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16957_p0 = reg_18033;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16957_p0 = reg_17699;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)))) begin
        grp_fu_16957_p0 = reg_17727;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16957_p0 = reg_18137;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16957_p0 = reg_17753;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16957_p0 = reg_17331;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16957_p0 = reg_17575;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16957_p0 = reg_17514;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16957_p0 = reg_18048;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16957_p0 = reg_17620;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16957_p0 = reg_17896;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16957_p0 = reg_17567;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16957_p0 = reg_17099;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16957_p0 = reg_17816;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16957_p0 = reg_17776;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16957_p0 = reg_17560;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16957_p0 = reg_17762;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16957_p0 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16957_p0 = reg_17222;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16957_p0 = reg_17583;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16957_p0 = reg_17481;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16957_p0 = reg_17127;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18)))) begin
        grp_fu_16957_p0 = reg_17363;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16957_p0 = reg_17201;
    end else begin
        grp_fu_16957_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16957_p1 = reg_18226;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16957_p1 = reg_18213;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16957_p1 = reg_18048;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16957_p1 = reg_18097;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16957_p1 = reg_17762;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16957_p1 = reg_17523;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16957_p1 = reg_17938;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16957_p1 = reg_18111;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16957_p1 = reg_18232;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16957_p1 = reg_17560;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16957_p1 = reg_17988;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16957_p1 = reg_17192;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16957_p1 = reg_17824;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16957_p1 = reg_17683;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16957_p1 = reg_17720;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16957_p1 = reg_17802;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16957_p1 = reg_17379;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16957_p1 = reg_17466;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16957_p1 = reg_17896;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14)) | ((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)))) begin
        grp_fu_16957_p1 = reg_18091;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16957_p1 = reg_17355;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16957_p1 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16957_p1 = reg_17346;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16957_p1 = reg_17236;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16957_p1 = reg_17972;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16957_p1 = reg_17808;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16957_p1 = reg_17595;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16957_p1 = reg_17674;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16957_p1 = reg_17666;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16957_p1 = reg_17791;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16957_p1 = reg_17844;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16957_p1 = reg_17514;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16957_p1 = reg_17529;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16957_p1 = reg_17629;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16957_p1 = reg_17537;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16957_p1 = reg_17287;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16957_p1 = reg_17608;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16957_p1 = reg_17505;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16957_p1 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16957_p1 = reg_17406;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16957_p1 = reg_17278;
    end else begin
        grp_fu_16957_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16961_p0 = reg_18295;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16961_p0 = reg_17888;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16961_p0 = reg_17858;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16961_p0 = reg_17950;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16961_p0 = reg_18219;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16961_p0 = reg_17658;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16961_p0 = reg_17808;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16961_p0 = reg_17475;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16961_p0 = reg_18040;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16961_p0 = reg_18182;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)))) begin
        grp_fu_16961_p0 = reg_18033;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16961_p0 = reg_17270;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16961_p0 = reg_18226;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16961_p0 = reg_18080;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16961_p0 = reg_18048;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16961_p0 = reg_17875;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16961_p0 = reg_17996;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16961_p0 = reg_17972;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16961_p0 = reg_17297;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16961_p0 = reg_17824;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16961_p0 = reg_17127;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16961_p0 = reg_17567;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)))) begin
        grp_fu_16961_p0 = reg_18056;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16961_p0 = reg_18024;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)))) begin
        grp_fu_16961_p0 = reg_17466;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16961_p0 = reg_18011;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16961_p0 = reg_17638;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16961_p0 = reg_17925;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16961_p0 = reg_17583;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16961_p0 = reg_17904;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16961_p0 = reg_17742;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16961_p0 = reg_17177;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16961_p0 = reg_17727;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16961_p0 = reg_17257;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16961_p0 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16961_p0 = reg_17674;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16961_p0 = reg_17278;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16961_p0 = reg_17529;
    end else begin
        grp_fu_16961_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16961_p1 = tmp460_reg_55825;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16961_p1 = reg_17753;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16961_p1 = tmp320_reg_55780;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16961_p1 = reg_17972;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16961_p1 = reg_18182;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16961_p1 = reg_17620;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16961_p1 = reg_17904;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16961_p1 = tmp_205_60_reg_55775;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16961_p1 = reg_17957;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16961_p1 = reg_18251;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16961_p1 = reg_18166;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16961_p1 = reg_18144;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16961_p1 = reg_17816;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16961_p1 = reg_17287;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16961_p1 = reg_18151;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16961_p1 = reg_17911;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16961_p1 = reg_18056;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16961_p1 = reg_17270;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16961_p1 = reg_17979;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16961_p1 = reg_17537;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16961_p1 = reg_17944;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16961_p1 = reg_17996;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16961_p1 = reg_18004;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)))) begin
        grp_fu_16961_p1 = reg_17398;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)))) begin
        grp_fu_16961_p1 = reg_17988;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16961_p1 = reg_17406;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)))) begin
        grp_fu_16961_p1 = reg_17363;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16961_p1 = reg_17608;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16961_p1 = reg_17802;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16961_p1 = reg_17210;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16961_p1 = reg_17163;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16961_p1 = reg_17481;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16961_p1 = reg_17127;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16961_p1 = reg_17699;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16961_p1 = reg_17567;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16961_p1 = reg_17602;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16961_p1 = reg_17437;
    end else begin
        grp_fu_16961_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage23_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)))) begin
        grp_fu_16965_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage29_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage27_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_00001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage35_00001) & (1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage33_00001) & (1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage31_00001) & (1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage28_00001) & (1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage26_00001) & (1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage25_00001) & (1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage24_00001) & (1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_16965_opcode = 2'd0;
    end else begin
        grp_fu_16965_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16965_p0 = tmp_143_reg_55938;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16965_p0 = tmp_105_reg_55905;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16965_p0 = tmp304_reg_55840;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16965_p0 = reg_18056;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16965_p0 = reg_18283;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16965_p0 = reg_17996;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16965_p0 = reg_17762;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16965_p0 = reg_18117;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16965_p0 = reg_18024;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16965_p0 = reg_18144;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16965_p0 = reg_17674;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16965_p0 = reg_17888;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16965_p0 = reg_18258;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16965_p0 = reg_17321;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16965_p0 = reg_17699;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)))) begin
        grp_fu_16965_p0 = reg_17734;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16965_p0 = reg_18011;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16965_p0 = reg_17608;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)))) begin
        grp_fu_16965_p0 = reg_17844;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16965_p0 = reg_17245;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16965_p0 = reg_18174;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16965_p0 = reg_18166;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)))) begin
        grp_fu_16965_p0 = reg_18151;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16965_p0 = reg_17683;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16965_p0 = reg_18123;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16965_p0 = reg_18097;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16965_p0 = reg_17911;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16965_p0 = reg_17742;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16965_p0 = reg_17776;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16965_p0 = reg_17163;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16965_p0 = reg_17257;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16965_p0 = reg_17629;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)))) begin
        grp_fu_16965_p0 = reg_17222;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16965_p0 = reg_17875;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16965_p0 = reg_17575;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16965_p0 = reg_17824;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16965_p0 = reg_17297;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16965_p0 = reg_17638;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16965_p0 = ref_patch_dy_0_14_reg_55047;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16965_p0 = reg_17331;
    end else begin
        grp_fu_16965_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16965_p1 = tmp_153_reg_55861;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16965_p1 = tmp_144_reg_55943;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16965_p1 = reg_17932;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16965_p1 = reg_18283;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage27) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16965_p1 = reg_18130;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16965_p1 = reg_17988;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16965_p1 = tmp354_reg_55790;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16965_p1 = reg_17837;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16965_p1 = reg_17896;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16965_p1 = reg_18137;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16965_p1 = reg_18151;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16965_p1 = reg_17776;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11)))) begin
        grp_fu_16965_p1 = reg_17944;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16965_p1 = reg_17753;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16965_p1 = reg_18245;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16965_p1 = reg_17363;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16965_p1 = reg_17379;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16965_p1 = reg_17489;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16965_p1 = reg_17466;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16965_p1 = reg_18097;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16965_p1 = reg_17452;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16965_p1 = reg_17127;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16965_p1 = reg_17808;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16965_p1 = reg_18159;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)))) begin
        grp_fu_16965_p1 = reg_18144;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16965_p1 = reg_17505;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16965_p1 = reg_18111;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16965_p1 = reg_18065;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16965_p1 = reg_18080;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)))) begin
        grp_fu_16965_p1 = reg_17791;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16965_p1 = reg_17481;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16965_p1 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16965_p1 = reg_17297;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16965_p1 = reg_17979;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16965_p1 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16965_p1 = reg_17346;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16965_p1 = reg_17278;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16965_p1 = ref_patch_dx_0_27_reg_55221;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16965_p1 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16965_p1 = reg_17406;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16965_p1 = ref_patch_dy_0_15_reg_55084;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16965_p1 = reg_17099;
    end else begin
        grp_fu_16965_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage31_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31)) | ((1'b0 == ap_block_pp4_stage23_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_16969_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage35_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35)) | ((1'b0 == ap_block_pp4_stage33_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33)) | ((1'b0 == ap_block_pp4_stage29_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29)) | ((1'b0 == ap_block_pp4_stage26_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26)) | ((1'b0 == ap_block_pp4_stage24_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage41_00001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_16969_opcode = 2'd0;
    end else begin
        grp_fu_16969_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16969_p0 = reg_18182;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16969_p0 = reg_18251;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16969_p0 = tmp_102_reg_55910;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16969_p0 = tmp_104_reg_55887;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16969_p0 = reg_18258;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16969_p0 = tmp429_reg_55850;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16969_p0 = reg_18295;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16969_p0 = reg_18238;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16969_p0 = reg_18151;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16969_p0 = reg_18040;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16969_p0 = reg_17904;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16969_p0 = reg_17979;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16969_p0 = reg_18166;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16969_p0 = reg_18048;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16969_p0 = reg_17481;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16969_p0 = reg_18205;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16969_p0 = reg_18056;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16969_p0 = reg_17278;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16969_p0 = reg_18123;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16969_p0 = reg_17406;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16969_p0 = reg_17785;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)))) begin
        grp_fu_16969_p0 = reg_18104;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16969_p0 = reg_18198;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16969_p0 = reg_18190;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16969_p0 = reg_17734;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11)) | ((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)))) begin
        grp_fu_16969_p0 = reg_18011;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16969_p0 = reg_17867;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16969_p0 = reg_17844;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)))) begin
        grp_fu_16969_p0 = reg_17816;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16969_p0 = reg_18073;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16969_p0 = reg_17699;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16969_p0 = reg_17957;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16969_p0 = reg_17950;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16969_p0 = reg_17858;
    end else begin
        grp_fu_16969_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16969_p1 = tmp_110_reg_55927;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16969_p1 = tmp_103_reg_55922;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage23) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16969_p1 = tmp_112_reg_55932;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16969_p1 = tmp_109_reg_55916;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16969_p1 = tmp336_reg_55810;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16969_p1 = tmp398_reg_55795;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16969_p1 = tmp351_reg_55830;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16969_p1 = reg_18166;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16969_p1 = reg_18271;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16969_p1 = reg_17808;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16969_p1 = reg_18264;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16969_p1 = reg_18174;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16969_p1 = reg_18056;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16969_p1 = reg_17950;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16969_p1 = reg_18190;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)))) begin
        grp_fu_16969_p1 = reg_17692;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)))) begin
        grp_fu_16969_p1 = reg_18159;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16969_p1 = reg_17762;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16969_p1 = reg_18065;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16969_p1 = reg_17882;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16969_p1 = reg_17867;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16969_p1 = reg_18205;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16969_p1 = reg_18182;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)))) begin
        grp_fu_16969_p1 = reg_18073;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16969_p1 = reg_17371;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16969_p1 = reg_17201;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)) | ((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)))) begin
        grp_fu_16969_p1 = reg_18130;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16969_p1 = reg_17406;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16969_p1 = reg_18104;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_16969_p1 = reg_17770;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16969_p1 = reg_17278;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage29) & (1'b0 == ap_block_pp4_stage29)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16969_p1 = reg_18033;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16969_p1 = ref_patch_dx_0_35_reg_55379;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16969_p1 = reg_17415;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16969_p1 = reg_17911;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16969_p1 = reg_17837;
    end else begin
        grp_fu_16969_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage24_00001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24)) | ((1'b0 == ap_block_pp4_stage18_00001) & (ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18)) | ((1'b0 == ap_block_pp4_stage17_00001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17)))) begin
        grp_fu_16973_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp4_stage0_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage41_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41)) | ((1'b0 == ap_block_pp4_stage33_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33)) | ((1'b0 == ap_block_pp4_stage26_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26)) | ((1'b0 == ap_block_pp4_stage22_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22)) | ((1'b0 == ap_block_pp4_stage21_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21)) | ((1'b0 == ap_block_pp4_stage20_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20)) | ((1'b0 == ap_block_pp4_stage19_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19)) | ((1'b0 == ap_block_pp4_stage16_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16)) | ((1'b0 == ap_block_pp4_stage15_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15)) | ((1'b0 == ap_block_pp4_stage14_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14)) | ((1'b0 == ap_block_pp4_stage13_00001) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13)) | ((1'b0 == ap_block_pp4_stage12_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12)) | ((1'b0 == ap_block_pp4_stage11_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11)) | ((1'b0 == ap_block_pp4_stage10_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10)) | ((1'b0 == ap_block_pp4_stage9_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9)) | ((1'b0 == ap_block_pp4_stage8_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8)) | ((1'b0 == ap_block_pp4_stage7_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7)) | ((1'b0 == ap_block_pp4_stage6_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6)) | ((1'b0 == ap_block_pp4_stage5_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5)) | ((1'b0 == ap_block_pp4_stage4_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4)) | ((1'b0 == ap_block_pp4_stage3_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3)) | ((1'b0 == ap_block_pp4_stage2_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage45_00001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage47_00001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage46_00001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage44_00001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage42_00001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage38_00001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage43_00001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage40_00001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage39_00001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage37_00001) & (1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage36_00001) & (1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage34_00001) & (1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage32_00001) & (1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((exitcond1_reg_54608 == 1'd0) & (1'b0 == ap_block_pp4_stage30_00001) & (1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_00001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_fu_16973_opcode = 2'd0;
    end else begin
        grp_fu_16973_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16973_p0 = reg_18277;
    end else if (((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16973_p0 = tmp_111_reg_55988;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16973_p0 = reg_17918;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16973_p0 = reg_18238;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16973_p0 = tmp490_reg_55845;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16973_p0 = reg_18289;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16973_p0 = reg_18251;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16973_p0 = reg_18190;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16973_p0 = reg_17979;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16973_p0 = reg_18080;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16973_p0 = reg_18123;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16973_p0 = reg_18205;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12)))) begin
        grp_fu_16973_p0 = reg_18159;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16973_p0 = reg_17638;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16973_p0 = reg_18065;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16973_p0 = reg_18198;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_16973_p0 = reg_17245;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16973_p0 = reg_18219;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_16973_p0 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16973_p0 = reg_17514;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_16973_p0 = reg_17099;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)))) begin
        grp_fu_16973_p0 = reg_17645;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)))) begin
        grp_fu_16973_p0 = reg_17257;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16973_p0 = reg_17583;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)))) begin
        grp_fu_16973_p0 = reg_17423;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16973_p0 = reg_17177;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16973_p0 = reg_17489;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16973_p0 = reg_17452;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16973_p0 = reg_17331;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16973_p0 = reg_17379;
    end else begin
        grp_fu_16973_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage24) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16973_p1 = tmp_142_reg_55953_pp4_iter4_reg;
    end else if (((ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage17) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16973_p1 = tmp_113_reg_55948_pp4_iter4_reg;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage18) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16973_p1 = tmp_106_reg_55893;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage22) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16973_p1 = tmp274_reg_55820;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage20) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16973_p1 = tmp522_reg_55800;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage14) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16973_p1 = tmp475_reg_55835;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16973_p1 = tmp537_reg_55815;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16973_p1 = tmp413_reg_55805;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16973_p1 = reg_18232;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage26) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_16973_p1 = reg_18024;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16973_p1 = reg_18245;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage19) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_16973_p1 = reg_18190;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage16) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16973_p1 = reg_18198;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage15) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16973_p1 = reg_18104;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16973_p1 = reg_18073;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage11) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_16973_p1 = reg_17505;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16973_p1 = reg_18264;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16973_p1 = reg_17979;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16973_p1 = ref_patch_dy_0_61_47_reg_55767;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16973_p1 = reg_18174;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16973_p1 = reg_17297;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_16973_p1 = reg_18130;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16973_p1 = reg_17537;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16973_p1 = reg_17331;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_16973_p1 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16973_p1 = reg_17346;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)))) begin
        grp_fu_16973_p1 = reg_17742;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16973_p1 = reg_17177;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_16973_p1 = reg_17163;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_16973_p1 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16973_p1 = reg_17222;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16973_p1 = reg_17099;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)))) begin
        grp_fu_16973_p1 = reg_17210;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16973_p1 = reg_17201;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16973_p1 = reg_17127;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16973_p1 = reg_17245;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16973_p1 = reg_17423;
    end else begin
        grp_fu_16973_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16977_p0 = reg_17321;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_16977_p0 = reg_17824;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16977_p0 = reg_17245;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16977_p0 = ref_patch_dx_0_35_reg_55379;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16977_p0 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_16977_p0 = reg_17141;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16977_p0 = ref_patch_dx_0_27_reg_55221;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16977_p0 = reg_17791;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16977_p0 = reg_17210;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16977_p0 = reg_17699;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16977_p0 = reg_17608;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16977_p0 = reg_17537;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16977_p0 = reg_17423;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16977_p0 = reg_17297;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16977_p0 = reg_17177;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_16977_p0 = reg_17452;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18)))) begin
        grp_fu_16977_p0 = reg_17113;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_16977_p0 = reg_17331;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16977_p0 = reg_17287;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_16977_p0 = reg_17222;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12)))) begin
        grp_fu_16977_p0 = reg_17163;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10)))) begin
        grp_fu_16977_p0 = reg_17127;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16977_p0 = reg_17099;
    end else begin
        grp_fu_16977_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16977_p1 = ref_patch_dy_0_61_47_reg_55767;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16)))) begin
        grp_fu_16977_p1 = reg_17321;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16977_p1 = reg_17287;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16977_p1 = reg_17245;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)))) begin
        grp_fu_16977_p1 = reg_17210;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12)))) begin
        grp_fu_16977_p1 = reg_17163;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16977_p1 = reg_17141;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10)))) begin
        grp_fu_16977_p1 = reg_17127;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16977_p1 = reg_17113;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16977_p1 = reg_17099;
    end else begin
        grp_fu_16977_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16981_p0 = tmp_100_reg_55899;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16981_p0 = reg_17452;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16981_p0 = ref_patch_dy_0_61_47_reg_55767;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25)))) begin
        grp_fu_16981_p0 = reg_17287;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21)))) begin
        grp_fu_16981_p0 = reg_17163;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)))) begin
        grp_fu_16981_p0 = reg_17127;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_16981_p0 = reg_17423;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)))) begin
        grp_fu_16981_p0 = reg_17099;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16)))) begin
        grp_fu_16981_p0 = reg_17321;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_16981_p0 = reg_17297;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16981_p0 = reg_17245;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)))) begin
        grp_fu_16981_p0 = reg_17210;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16981_p0 = reg_17177;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16981_p0 = reg_17141;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16981_p0 = reg_17113;
    end else begin
        grp_fu_16981_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16981_p1 = 32'd1115684864;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_16981_p1 = ref_patch_dy_0_61_47_reg_55767;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)))) begin
        grp_fu_16981_p1 = reg_17452;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16981_p1 = reg_17222;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16981_p1 = reg_17331;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16981_p1 = reg_17163;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16981_p1 = reg_17257;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16981_p1 = ref_patch_dy_0_15_reg_55084;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16981_p1 = ref_patch_dy_0_8_reg_54952;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)))) begin
        grp_fu_16981_p1 = reg_17127;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18)))) begin
        grp_fu_16981_p1 = reg_17423;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)))) begin
        grp_fu_16981_p1 = reg_17099;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_16981_p1 = reg_17321;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15)))) begin
        grp_fu_16981_p1 = reg_17297;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16981_p1 = reg_17245;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)))) begin
        grp_fu_16981_p1 = reg_17210;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12)))) begin
        grp_fu_16981_p1 = reg_17177;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16981_p1 = reg_17141;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16981_p1 = reg_17113;
    end else begin
        grp_fu_16981_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16985_p0 = tmp_112_reg_55932;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16985_p0 = tmp_101_reg_55871;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16985_p0 = reg_17964;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_16985_p0 = reg_17699;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)))) begin
        grp_fu_16985_p0 = reg_17177;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)))) begin
        grp_fu_16985_p0 = reg_17297;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_16985_p0 = reg_17537;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16985_p0 = reg_17824;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16985_p0 = reg_17423;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16985_p0 = reg_17742;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16985_p0 = reg_17645;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16985_p0 = reg_17583;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16985_p0 = ref_patch_dy_0_15_reg_55084;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16985_p0 = ref_patch_dy_0_8_reg_54952;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16985_p0 = reg_17452;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)))) begin
        grp_fu_16985_p0 = reg_17379;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16)))) begin
        grp_fu_16985_p0 = reg_17331;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16985_p0 = reg_17257;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)))) begin
        grp_fu_16985_p0 = reg_17222;
    end else begin
        grp_fu_16985_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage12) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_16985_p1 = 32'd1115684864;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16985_p1 = tmp_101_reg_55871;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16985_p1 = reg_17537;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)) | ((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30)))) begin
        grp_fu_16985_p1 = reg_17423;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16985_p1 = reg_17177;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16985_p1 = reg_17297;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16985_p1 = ref_patch_dy_0_15_reg_55084;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16985_p1 = ref_patch_dy_0_14_reg_55047;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16985_p1 = ref_patch_dy_0_10_reg_54981;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16985_p1 = ref_patch_dy_0_8_reg_54952;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16985_p1 = reg_17452;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17)))) begin
        grp_fu_16985_p1 = reg_17379;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16)))) begin
        grp_fu_16985_p1 = reg_17331;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14)))) begin
        grp_fu_16985_p1 = reg_17257;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13)))) begin
        grp_fu_16985_p1 = reg_17222;
    end else begin
        grp_fu_16985_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16989_p0 = reg_17918;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_16989_p0 = reg_17964;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16989_p0 = tmp_98_reg_55880;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16989_p0 = reg_18289;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_16989_p0 = reg_17537;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)))) begin
        grp_fu_16989_p0 = reg_17791;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)))) begin
        grp_fu_16989_p0 = reg_17824;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16989_p0 = reg_17608;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16989_p0 = reg_17423;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16989_p0 = ref_patch_dx_0_35_reg_55379;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16989_p0 = reg_17257;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16989_p0 = reg_17452;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)))) begin
        grp_fu_16989_p0 = reg_17222;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16989_p0 = reg_17583;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16989_p0 = ref_patch_dx_0_27_reg_55221;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16989_p0 = reg_17379;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16989_p0 = reg_17177;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16989_p0 = reg_17297;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16989_p0 = reg_17699;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_16989_p0 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16989_p0 = ref_patch_dy_0_14_reg_55047;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)))) begin
        grp_fu_16989_p0 = reg_17331;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16989_p0 = ref_patch_dy_0_10_reg_54981;
    end else begin
        grp_fu_16989_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage13) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_16989_p1 = tmp_101_reg_55871;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage10) & (1'b0 == ap_block_pp4_stage10)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)))) begin
        grp_fu_16989_p1 = 32'd1115684864;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage21) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_16989_p1 = 32'd1056964608;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16989_p1 = reg_17537;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)) | ((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46)))) begin
        grp_fu_16989_p1 = reg_17791;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)))) begin
        grp_fu_16989_p1 = reg_17742;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)) | ((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41)))) begin
        grp_fu_16989_p1 = reg_17824;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40)))) begin
        grp_fu_16989_p1 = reg_17608;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_16989_p1 = reg_17423;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_16989_p1 = ref_patch_dx_0_35_reg_55379;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16989_p1 = reg_17257;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_16989_p1 = reg_17452;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_16989_p1 = reg_17222;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16989_p1 = reg_17583;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16989_p1 = ref_patch_dx_0_27_reg_55221;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29)))) begin
        grp_fu_16989_p1 = reg_17379;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_16989_p1 = reg_17177;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_16989_p1 = reg_17297;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4)) | ((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26)))) begin
        grp_fu_16989_p1 = reg_17699;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25)))) begin
        grp_fu_16989_p1 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_16989_p1 = ref_patch_dy_0_14_reg_55047;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_16989_p1 = reg_17331;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_16989_p1 = ref_patch_dy_0_10_reg_54981;
    end else begin
        grp_fu_16989_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_16993_p0 = tmp_101_reg_55871;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_16993_p0 = tmp_109_reg_55916;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16993_p0 = tmp_102_reg_55910;
    end else if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_16993_p0 = reg_17964;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_16993_p0 = tmp_106_reg_55893;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_16993_p0 = tmp_104_reg_55887;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_16993_p0 = tmp_209_s_reg_55866;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage40) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_16993_p0 = reg_18219;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16993_p0 = tmp_98_reg_55880;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_16993_p0 = reg_18174;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16993_p0 = reg_18205;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage36) & (1'b0 == ap_block_pp4_stage36)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16993_p0 = tmp_99_reg_55855;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16993_p0 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16993_p0 = reg_17824;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16993_p0 = reg_17791;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16993_p0 = reg_17742;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16993_p0 = reg_17608;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)))) begin
        grp_fu_16993_p0 = reg_17583;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16993_p0 = reg_17537;
    end else begin
        grp_fu_16993_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage4) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_16993_p1 = 32'd1115684864;
    end else if ((((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2)))) begin
        grp_fu_16993_p1 = tmp_100_reg_55899;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage36) & (1'b0 == ap_block_pp4_stage36)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage8) & (1'b0 == ap_block_pp4_stage8)))) begin
        grp_fu_16993_p1 = tmp_98_reg_55880;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage46) & (1'b0 == ap_block_pp4_stage46)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35)))) begin
        grp_fu_16993_p1 = tmp_101_reg_55871;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage41) & (1'b0 == ap_block_pp4_stage41)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage40) & (1'b0 == ap_block_pp4_stage40)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31)))) begin
        grp_fu_16993_p1 = 32'd1048576000;
    end else if (((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage30) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_16993_p1 = 32'd1056964608;
    end else if ((((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage44) & (1'b0 == ap_block_pp4_stage44)) | ((ap_enable_reg_pp4_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage25) & (1'b0 == ap_block_pp4_stage25)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage9) & (1'b0 == ap_block_pp4_stage9)) | ((ap_enable_reg_pp4_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage6) & (1'b0 == ap_block_pp4_stage6)))) begin
        grp_fu_16993_p1 = tmp_99_reg_55855;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage3) & (1'b0 == ap_block_pp4_stage3)) | ((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34)))) begin
        grp_fu_16993_p1 = reg_17645;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_16993_p1 = reg_17824;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28)))) begin
        grp_fu_16993_p1 = reg_17791;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage5) & (1'b0 == ap_block_pp4_stage5)) | ((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27)))) begin
        grp_fu_16993_p1 = reg_17742;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24)))) begin
        grp_fu_16993_p1 = reg_17608;
    end else if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage7) & (1'b0 == ap_block_pp4_stage7)) | ((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47)) | ((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23)))) begin
        grp_fu_16993_p1 = reg_17583;
    end else if ((((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1)))) begin
        grp_fu_16993_p1 = reg_17537;
    end else begin
        grp_fu_16993_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp4_iter4 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp4_stage36) & (1'b0 == ap_block_pp4_stage36))) begin
            grp_fu_17004_p0 = tmp_157_reg_55983_pp4_iter4_reg;
        end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (1'b0 == ap_block_pp4_stage35))) begin
            grp_fu_17004_p0 = tmp_156_fu_30773_p1;
        end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (1'b0 == ap_block_pp4_stage34))) begin
            grp_fu_17004_p0 = tmp_154_reg_55978_pp4_iter4_reg;
        end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (1'b0 == ap_block_pp4_stage33))) begin
            grp_fu_17004_p0 = tmp_151_reg_55968_pp4_iter4_reg;
        end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (1'b0 == ap_block_pp4_stage32))) begin
            grp_fu_17004_p0 = tmp_150_fu_30760_p1;
        end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (1'b0 == ap_block_pp4_stage31))) begin
            grp_fu_17004_p0 = tmp_145_reg_55963_pp4_iter4_reg;
        end else begin
            grp_fu_17004_p0 = 'bx;
        end
    end else begin
        grp_fu_17004_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_611_fu_29366_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_601_fu_29090_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_581_fu_28811_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_571_fu_28535_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_551_fu_28250_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_541_fu_27959_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_521_fu_27687_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_511_fu_27410_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_491_fu_27138_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_481_fu_26861_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_461_fu_26579_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_451_fu_26302_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_431_fu_26030_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_411_fu_25753_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_401_fu_25476_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_391_fu_25199_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_371_fu_24922_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_351_fu_24645_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_331_fu_24368_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_321_fu_24091_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_311_fu_23814_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_291_fu_23537_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_271_fu_23260_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_251_fu_22983_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_241_fu_22706_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_231_fu_22429_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_211_fu_22152_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_191_fu_21875_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_171_fu_21598_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_161_fu_21321_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_151_fu_21124_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_131_fu_20927_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_111_fu_20649_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_91_fu_20451_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_81_fu_20343_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_71_fu_20079_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_61_fu_19886_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_61_fu_19778_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_51_fu_19514_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_41_fu_19401_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_41_fu_19293_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_31_fu_19189_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_21_fu_19076_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_21_fu_18968_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_11_fu_18954_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_11_fu_18935_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        grp_fu_17008_p0 = ref_patch_dy_0_01_fu_18916_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_17008_p0 = ref_patch_dx_0_01_fu_18897_p1;
    end else begin
        grp_fu_17008_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_631_fu_29623_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_621_fu_29374_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_601_fu_29095_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_591_fu_28819_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_571_fu_28540_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_561_fu_28264_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_541_fu_27973_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_531_fu_27696_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_511_fu_27424_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_501_fu_27147_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_481_fu_26875_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_471_fu_26593_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_451_fu_26316_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_441_fu_26039_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_421_fu_25767_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_401_fu_25490_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_391_fu_25213_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_381_fu_24931_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_361_fu_24659_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_341_fu_24382_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_321_fu_24105_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_311_fu_23828_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_301_fu_23551_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_281_fu_23274_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_261_fu_22997_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_241_fu_22720_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_231_fu_22443_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_221_fu_22166_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_201_fu_21889_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_181_fu_21612_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_161_fu_21335_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_151_fu_21138_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_141_fu_20941_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_121_fu_20663_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_101_fu_20465_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        grp_fu_17011_p0 = ref_patch_dy_0_81_fu_20357_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_141_fu_20169_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_71_fu_19900_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_131_fu_19792_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_121_fu_19604_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_51_fu_19415_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_111_fu_19307_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_101_fu_19199_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_31_fu_19090_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        grp_fu_17011_p0 = ref_patch_dx_0_91_fu_18982_p1;
    end else begin
        grp_fu_17011_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage2) & (1'b0 == ap_block_pp4_stage2))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_631_fu_29627_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_621_fu_29379_p1;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_611_fu_29103_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_591_fu_28824_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_581_fu_28548_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_561_fu_28269_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_551_fu_27987_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_531_fu_27710_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_521_fu_27433_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_501_fu_27161_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_491_fu_26884_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_471_fu_26607_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_461_fu_26325_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_441_fu_26053_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_431_fu_25776_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_421_fu_25499_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_411_fu_25222_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        grp_fu_17014_p0 = ref_patch_dy_0_381_fu_24945_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_371_fu_24668_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_361_fu_24391_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_351_fu_24114_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_341_fu_23837_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_331_fu_23560_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_301_fu_23283_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_291_fu_23006_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_281_fu_22729_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_271_fu_22452_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_261_fu_22175_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_251_fu_21898_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_221_fu_21621_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_211_fu_21344_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_201_fu_21147_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_191_fu_20950_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_181_fu_20753_p1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        grp_fu_17014_p0 = ref_patch_dx_0_171_fu_20555_p1;
    end else begin
        grp_fu_17014_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        my_converged_ap_vld = 1'b1;
    end else begin
        my_converged_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_patches_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state21))) begin
        my_patches_ARVALID = 1'b1;
    end else begin
        my_patches_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_41360 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_patches_RREADY = 1'b1;
    end else begin
        my_patches_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        my_patches_blk_n_AR = m_axi_my_patches_ARREADY;
    end else begin
        my_patches_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond3_reg_41360 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_patches_blk_n_R = m_axi_my_patches_RVALID;
    end else begin
        my_patches_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_pos_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31))) begin
        my_pos_ARVALID = 1'b1;
    end else begin
        my_pos_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_pos_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state282))) begin
        my_pos_AWVALID = 1'b1;
    end else begin
        my_pos_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state292) & (my_pos_BVALID == 1'b1))) begin
        my_pos_BREADY = 1'b1;
    end else begin
        my_pos_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        my_pos_RREADY = 1'b1;
    end else begin
        my_pos_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6_reg_67485_pp5_iter1_reg == 1'd0) & (ap_reg_ioackin_my_pos_WREADY == 1'b0) & (ap_enable_reg_pp5_iter2 == 1'b1) & (1'b0 == ap_block_pp5_stage0_01001))) begin
        my_pos_WVALID = 1'b1;
    end else begin
        my_pos_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        my_pos_blk_n_AR = m_axi_my_pos_ARREADY;
    end else begin
        my_pos_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state282)) begin
        my_pos_blk_n_AW = m_axi_my_pos_AWREADY;
    end else begin
        my_pos_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state292)) begin
        my_pos_blk_n_B = m_axi_my_pos_BVALID;
    end else begin
        my_pos_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        my_pos_blk_n_R = m_axi_my_pos_RVALID;
    end else begin
        my_pos_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (exitcond6_reg_67485_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        my_pos_blk_n_W = m_axi_my_pos_WREADY;
    end else begin
        my_pos_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_region_data_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        my_region_data_ARVALID = 1'b1;
    end else begin
        my_region_data_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        my_region_data_RREADY = 1'b1;
    end else begin
        my_region_data_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        my_region_data_blk_n_AR = m_axi_my_region_data_ARREADY;
    end else begin
        my_region_data_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        my_region_data_blk_n_R = m_axi_my_region_data_RVALID;
    end else begin
        my_region_data_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_my_region_fcoord_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12))) begin
        my_region_fcoord_ARVALID = 1'b1;
    end else begin
        my_region_fcoord_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        my_region_fcoord_RREADY = 1'b1;
    end else begin
        my_region_fcoord_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        my_region_fcoord_blk_n_AR = m_axi_my_region_fcoord_ARREADY;
    end else begin
        my_region_fcoord_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        my_region_fcoord_blk_n_R = m_axi_my_region_fcoord_RVALID;
    end else begin
        my_region_fcoord_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_0_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_address0 = grp_gauss_newton_optim_r_fu_14533_pyr_region_data_address0;
    end else begin
        pyr_region_data_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_ce0 = grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce0;
    end else begin
        pyr_region_data_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_0_ce1 = grp_gauss_newton_optim_r_fu_14533_pyr_region_data_ce1;
    end else begin
        pyr_region_data_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_0_we0 = 1'b1;
    end else begin
        pyr_region_data_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_10_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_address0 = grp_gauss_newton_optim_r_fu_16043_pyr_region_data_address0;
    end else begin
        pyr_region_data_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_ce0 = grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce0;
    end else begin
        pyr_region_data_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_10_ce1 = grp_gauss_newton_optim_r_fu_16043_pyr_region_data_ce1;
    end else begin
        pyr_region_data_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_10_we0 = 1'b1;
    end else begin
        pyr_region_data_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_11_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_address0 = grp_gauss_newton_optim_r_fu_16194_pyr_region_data_address0;
    end else begin
        pyr_region_data_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_ce0 = grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce0;
    end else begin
        pyr_region_data_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_11_ce1 = grp_gauss_newton_optim_r_fu_16194_pyr_region_data_ce1;
    end else begin
        pyr_region_data_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_11_we0 = 1'b1;
    end else begin
        pyr_region_data_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_12_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_address0 = grp_gauss_newton_optim_r_fu_16345_pyr_region_data_address0;
    end else begin
        pyr_region_data_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_ce0 = grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce0;
    end else begin
        pyr_region_data_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_12_ce1 = grp_gauss_newton_optim_r_fu_16345_pyr_region_data_ce1;
    end else begin
        pyr_region_data_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_12_we0 = 1'b1;
    end else begin
        pyr_region_data_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_13_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_address0 = grp_gauss_newton_optim_r_fu_16496_pyr_region_data_address0;
    end else begin
        pyr_region_data_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_ce0 = grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce0;
    end else begin
        pyr_region_data_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_13_ce1 = grp_gauss_newton_optim_r_fu_16496_pyr_region_data_ce1;
    end else begin
        pyr_region_data_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_13_we0 = 1'b1;
    end else begin
        pyr_region_data_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_14_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_address0 = grp_gauss_newton_optim_r_fu_16647_pyr_region_data_address0;
    end else begin
        pyr_region_data_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_ce0 = grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce0;
    end else begin
        pyr_region_data_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_14_ce1 = grp_gauss_newton_optim_r_fu_16647_pyr_region_data_ce1;
    end else begin
        pyr_region_data_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_14_we0 = 1'b1;
    end else begin
        pyr_region_data_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_15_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_address0 = grp_gauss_newton_optim_r_fu_16798_pyr_region_data_address0;
    end else begin
        pyr_region_data_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_ce0 = grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce0;
    end else begin
        pyr_region_data_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_15_ce1 = grp_gauss_newton_optim_r_fu_16798_pyr_region_data_ce1;
    end else begin
        pyr_region_data_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_15_we0 = 1'b1;
    end else begin
        pyr_region_data_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_1_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_address0 = grp_gauss_newton_optim_r_fu_14684_pyr_region_data_address0;
    end else begin
        pyr_region_data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_ce0 = grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce0;
    end else begin
        pyr_region_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_1_ce1 = grp_gauss_newton_optim_r_fu_14684_pyr_region_data_ce1;
    end else begin
        pyr_region_data_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_1_we0 = 1'b1;
    end else begin
        pyr_region_data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_2_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_address0 = grp_gauss_newton_optim_r_fu_14835_pyr_region_data_address0;
    end else begin
        pyr_region_data_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_ce0 = grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce0;
    end else begin
        pyr_region_data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_2_ce1 = grp_gauss_newton_optim_r_fu_14835_pyr_region_data_ce1;
    end else begin
        pyr_region_data_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_2_we0 = 1'b1;
    end else begin
        pyr_region_data_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_3_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_address0 = grp_gauss_newton_optim_r_fu_14986_pyr_region_data_address0;
    end else begin
        pyr_region_data_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_ce0 = grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce0;
    end else begin
        pyr_region_data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_3_ce1 = grp_gauss_newton_optim_r_fu_14986_pyr_region_data_ce1;
    end else begin
        pyr_region_data_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_3_we0 = 1'b1;
    end else begin
        pyr_region_data_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_4_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_address0 = grp_gauss_newton_optim_r_fu_15137_pyr_region_data_address0;
    end else begin
        pyr_region_data_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_ce0 = grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce0;
    end else begin
        pyr_region_data_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_4_ce1 = grp_gauss_newton_optim_r_fu_15137_pyr_region_data_ce1;
    end else begin
        pyr_region_data_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_4_we0 = 1'b1;
    end else begin
        pyr_region_data_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_5_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_address0 = grp_gauss_newton_optim_r_fu_15288_pyr_region_data_address0;
    end else begin
        pyr_region_data_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_ce0 = grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce0;
    end else begin
        pyr_region_data_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_5_ce1 = grp_gauss_newton_optim_r_fu_15288_pyr_region_data_ce1;
    end else begin
        pyr_region_data_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_5_we0 = 1'b1;
    end else begin
        pyr_region_data_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_6_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_address0 = grp_gauss_newton_optim_r_fu_15439_pyr_region_data_address0;
    end else begin
        pyr_region_data_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_ce0 = grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce0;
    end else begin
        pyr_region_data_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_6_ce1 = grp_gauss_newton_optim_r_fu_15439_pyr_region_data_ce1;
    end else begin
        pyr_region_data_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_6_we0 = 1'b1;
    end else begin
        pyr_region_data_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_7_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_address0 = grp_gauss_newton_optim_r_fu_15590_pyr_region_data_address0;
    end else begin
        pyr_region_data_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_ce0 = grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce0;
    end else begin
        pyr_region_data_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_7_ce1 = grp_gauss_newton_optim_r_fu_15590_pyr_region_data_ce1;
    end else begin
        pyr_region_data_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_7_we0 = 1'b1;
    end else begin
        pyr_region_data_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_8_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_address0 = grp_gauss_newton_optim_r_fu_15741_pyr_region_data_address0;
    end else begin
        pyr_region_data_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_ce0 = grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce0;
    end else begin
        pyr_region_data_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_8_ce1 = grp_gauss_newton_optim_r_fu_15741_pyr_region_data_ce1;
    end else begin
        pyr_region_data_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_8_we0 = 1'b1;
    end else begin
        pyr_region_data_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_9_address0 = tmp_cast_fu_18376_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_address0 = grp_gauss_newton_optim_r_fu_15892_pyr_region_data_address0;
    end else begin
        pyr_region_data_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_ce0 = grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce0;
    end else begin
        pyr_region_data_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state283)) begin
        pyr_region_data_9_ce1 = grp_gauss_newton_optim_r_fu_15892_pyr_region_data_ce1;
    end else begin
        pyr_region_data_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_reg_41319_pp0_iter1_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_region_data_9_we0 = 1'b1;
    end else begin
        pyr_region_data_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_10_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_10_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_10_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_10_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_10_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_10_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_10_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_10_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_10_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_10_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_10_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_10_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_10_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_10_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_10_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_10_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_10_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_10_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_10_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_10_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_10_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_10_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_10_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_10_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_10_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_10_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_10_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_10_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_10_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_10_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_10_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_10_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_10_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_10_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_10_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_10_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_10_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_10_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_10_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_10_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_10_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_10_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_10_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_10_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_10_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_10_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_10_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_10_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_10_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_address0 = grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_10_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_10_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_10_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_10_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_10_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_10_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_10_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_10_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_10_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_10_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_10_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_10_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_10_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_10_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_10_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_10_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_10_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_10_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_10_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_10_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_10_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_10_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_10_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_10_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_10_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_10_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_10_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_10_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_10_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_10_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_10_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_10_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_10_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_10_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_10_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_10_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_10_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_10_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_10_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_10_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_10_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_10_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_10_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_10_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_10_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_10_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_10_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_10_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_address1 = grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_ce0 = grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_10_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_10_ce1 = grp_gauss_newton_optim_r_fu_16496_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd13) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_10_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_11_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_11_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_11_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_11_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_11_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_11_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_11_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_11_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_11_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_11_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_11_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_11_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_11_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_11_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_11_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_11_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_11_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_11_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_11_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_11_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_11_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_11_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_11_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_11_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_11_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_11_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_11_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_11_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_11_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_11_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_11_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_11_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_11_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_11_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_11_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_11_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_11_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_11_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_11_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_11_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_11_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_11_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_11_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_11_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_11_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_11_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_11_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_11_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_11_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_address0 = grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_11_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_11_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_11_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_11_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_11_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_11_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_11_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_11_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_11_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_11_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_11_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_11_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_11_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_11_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_11_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_11_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_11_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_11_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_11_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_11_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_11_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_11_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_11_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_11_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_11_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_11_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_11_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_11_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_11_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_11_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_11_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_11_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_11_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_11_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_11_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_11_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_11_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_11_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_11_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_11_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_11_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_11_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_11_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_11_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_11_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_11_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_11_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_11_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_address1 = grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_ce0 = grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_11_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_11_ce1 = grp_gauss_newton_optim_r_fu_16345_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd12) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_11_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_12_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_12_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_12_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_12_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_12_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_12_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_12_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_12_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_12_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_12_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_12_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_12_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_12_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_12_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_12_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_12_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_12_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_12_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_12_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_12_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_12_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_12_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_12_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_12_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_12_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_12_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_12_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_12_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_12_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_12_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_12_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_12_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_12_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_12_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_12_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_12_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_12_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_12_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_12_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_12_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_12_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_12_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_12_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_12_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_12_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_12_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_12_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_12_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_12_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_address0 = grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_12_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_12_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_12_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_12_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_12_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_12_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_12_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_12_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_12_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_12_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_12_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_12_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_12_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_12_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_12_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_12_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_12_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_12_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_12_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_12_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_12_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_12_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_12_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_12_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_12_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_12_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_12_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_12_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_12_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_12_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_12_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_12_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_12_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_12_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_12_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_12_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_12_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_12_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_12_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_12_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_12_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_12_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_12_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_12_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_12_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_12_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_12_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_12_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_address1 = grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_ce0 = grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_12_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_12_ce1 = grp_gauss_newton_optim_r_fu_16194_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd11) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_12_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_13_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_13_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_13_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_13_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_13_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_13_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_13_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_13_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_13_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_13_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_13_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_13_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_13_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_13_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_13_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_13_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_13_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_13_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_13_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_13_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_13_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_13_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_13_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_13_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_13_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_13_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_13_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_13_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_13_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_13_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_13_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_13_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_13_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_13_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_13_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_13_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_13_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_13_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_13_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_13_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_13_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_13_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_13_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_13_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_13_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_13_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_13_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_13_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_13_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_address0 = grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_13_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_13_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_13_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_13_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_13_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_13_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_13_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_13_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_13_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_13_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_13_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_13_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_13_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_13_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_13_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_13_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_13_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_13_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_13_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_13_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_13_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_13_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_13_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_13_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_13_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_13_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_13_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_13_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_13_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_13_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_13_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_13_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_13_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_13_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_13_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_13_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_13_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_13_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_13_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_13_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_13_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_13_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_13_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_13_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_13_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_13_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_13_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_13_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_address1 = grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_ce0 = grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_13_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_13_ce1 = grp_gauss_newton_optim_r_fu_16043_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd10) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_13_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_14_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_14_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_14_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_14_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_14_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_14_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_14_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_14_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_14_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_14_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_14_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_14_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_14_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_14_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_14_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_14_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_14_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_14_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_14_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_14_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_14_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_14_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_14_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_14_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_14_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_14_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_14_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_14_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_14_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_14_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_14_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_14_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_14_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_14_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_14_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_14_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_14_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_14_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_14_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_14_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_14_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_14_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_14_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_14_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_14_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_14_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_14_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_14_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_14_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_address0 = grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_14_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_14_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_14_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_14_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_14_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_14_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_14_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_14_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_14_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_14_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_14_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_14_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_14_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_14_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_14_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_14_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_14_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_14_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_14_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_14_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_14_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_14_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_14_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_14_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_14_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_14_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_14_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_14_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_14_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_14_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_14_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_14_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_14_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_14_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_14_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_14_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_14_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_14_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_14_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_14_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_14_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_14_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_14_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_14_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_14_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_14_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_14_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_14_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_address1 = grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_ce0 = grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_14_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_14_ce1 = grp_gauss_newton_optim_r_fu_14684_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_14_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_15_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_15_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_15_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_15_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_15_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_15_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_15_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_15_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_15_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_15_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_15_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_15_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_15_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_15_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_15_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_15_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_15_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_15_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_15_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_15_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_15_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_15_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_15_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_15_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_15_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_15_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_15_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_15_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_15_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_15_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_15_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_15_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_15_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_15_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_15_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_15_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_15_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_15_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_15_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_15_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_15_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_15_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_15_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_15_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_15_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_15_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_15_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_15_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_15_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_address0 = grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_15_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_15_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_15_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_15_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_15_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_15_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_15_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_15_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_15_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_15_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_15_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_15_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_15_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_15_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_15_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_15_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_15_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_15_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_15_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_15_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_15_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_15_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_15_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_15_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_15_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_15_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_15_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_15_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_15_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_15_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_15_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_15_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_15_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_15_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_15_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_15_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_15_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_15_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_15_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_15_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_15_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_15_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_15_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_15_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_15_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_15_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_15_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_15_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_address1 = grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_ce0 = grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_15_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_15_ce1 = grp_gauss_newton_optim_r_fu_14533_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_15_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_1_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_1_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_1_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_1_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_1_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_1_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_1_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_1_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_1_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_1_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_1_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_1_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_1_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_1_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_1_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_1_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_1_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_1_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_1_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_1_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_1_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_1_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_1_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_1_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_1_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_1_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_1_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_1_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_1_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_1_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_1_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_1_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_1_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_1_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_1_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_1_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_1_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_1_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_1_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_1_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_1_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_1_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_1_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_1_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_1_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_1_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_1_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_1_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_1_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_address0 = grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_1_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_1_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_1_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_1_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_1_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_1_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_1_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_1_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_1_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_1_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_1_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_1_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_1_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_1_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_1_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_1_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_1_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_1_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_1_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_1_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_1_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_1_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_1_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_1_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_1_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_1_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_1_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_1_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_1_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_1_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_1_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_1_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_1_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_1_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_1_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_1_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_1_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_1_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_1_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_1_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_1_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_1_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_1_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_1_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_1_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_1_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_1_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_1_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_address1 = grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_ce0 = grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_1_ce1 = grp_gauss_newton_optim_r_fu_15741_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd8) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_1_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_2_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_2_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_2_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_2_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_2_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_2_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_2_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_2_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_2_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_2_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_2_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_2_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_2_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_2_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_2_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_2_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_2_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_2_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_2_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_2_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_2_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_2_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_2_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_2_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_2_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_2_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_2_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_2_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_2_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_2_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_2_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_2_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_2_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_2_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_2_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_2_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_2_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_2_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_2_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_2_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_2_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_2_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_2_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_2_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_2_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_2_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_2_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_2_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_2_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_address0 = grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_2_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_2_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_2_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_2_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_2_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_2_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_2_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_2_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_2_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_2_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_2_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_2_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_2_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_2_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_2_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_2_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_2_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_2_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_2_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_2_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_2_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_2_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_2_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_2_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_2_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_2_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_2_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_2_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_2_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_2_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_2_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_2_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_2_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_2_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_2_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_2_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_2_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_2_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_2_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_2_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_2_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_2_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_2_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_2_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_2_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_2_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_2_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_2_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_address1 = grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_ce0 = grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_2_ce1 = grp_gauss_newton_optim_r_fu_15590_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd7) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_2_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_3_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_3_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_3_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_3_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_3_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_3_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_3_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_3_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_3_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_3_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_3_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_3_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_3_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_3_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_3_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_3_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_3_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_3_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_3_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_3_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_3_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_3_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_3_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_3_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_3_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_3_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_3_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_3_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_3_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_3_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_3_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_3_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_3_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_3_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_3_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_3_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_3_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_3_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_3_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_3_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_3_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_3_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_3_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_3_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_3_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_3_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_3_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_3_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_3_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_address0 = grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_3_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_3_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_3_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_3_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_3_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_3_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_3_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_3_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_3_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_3_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_3_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_3_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_3_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_3_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_3_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_3_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_3_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_3_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_3_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_3_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_3_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_3_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_3_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_3_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_3_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_3_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_3_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_3_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_3_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_3_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_3_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_3_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_3_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_3_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_3_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_3_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_3_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_3_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_3_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_3_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_3_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_3_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_3_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_3_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_3_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_3_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_3_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_3_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_address1 = grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_ce0 = grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_3_ce1 = grp_gauss_newton_optim_r_fu_15439_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd6) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_3_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_4_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_4_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_4_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_4_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_4_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_4_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_4_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_4_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_4_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_4_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_4_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_4_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_4_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_4_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_4_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_4_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_4_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_4_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_4_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_4_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_4_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_4_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_4_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_4_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_4_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_4_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_4_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_4_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_4_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_4_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_4_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_4_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_4_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_4_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_4_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_4_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_4_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_4_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_4_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_4_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_4_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_4_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_4_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_4_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_4_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_4_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_4_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_4_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_4_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_address0 = grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_4_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_4_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_4_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_4_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_4_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_4_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_4_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_4_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_4_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_4_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_4_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_4_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_4_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_4_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_4_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_4_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_4_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_4_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_4_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_4_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_4_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_4_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_4_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_4_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_4_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_4_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_4_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_4_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_4_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_4_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_4_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_4_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_4_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_4_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_4_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_4_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_4_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_4_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_4_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_4_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_4_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_4_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_4_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_4_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_4_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_4_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_4_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_4_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_address1 = grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_ce0 = grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_4_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_4_ce1 = grp_gauss_newton_optim_r_fu_15288_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd5) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_4_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_5_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_5_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_5_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_5_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_5_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_5_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_5_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_5_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_5_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_5_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_5_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_5_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_5_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_5_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_5_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_5_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_5_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_5_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_5_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_5_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_5_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_5_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_5_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_5_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_5_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_5_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_5_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_5_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_5_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_5_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_5_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_5_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_5_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_5_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_5_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_5_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_5_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_5_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_5_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_5_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_5_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_5_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_5_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_5_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_5_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_5_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_5_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_5_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_5_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_address0 = grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_5_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_5_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_5_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_5_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_5_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_5_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_5_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_5_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_5_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_5_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_5_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_5_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_5_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_5_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_5_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_5_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_5_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_5_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_5_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_5_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_5_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_5_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_5_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_5_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_5_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_5_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_5_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_5_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_5_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_5_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_5_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_5_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_5_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_5_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_5_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_5_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_5_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_5_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_5_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_5_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_5_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_5_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_5_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_5_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_5_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_5_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_5_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_5_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_address1 = grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_ce0 = grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_5_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_5_ce1 = grp_gauss_newton_optim_r_fu_15137_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_5_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_6_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_6_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_6_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_6_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_6_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_6_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_6_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_6_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_6_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_6_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_6_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_6_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_6_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_6_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_6_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_6_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_6_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_6_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_6_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_6_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_6_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_6_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_6_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_6_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_6_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_6_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_6_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_6_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_6_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_6_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_6_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_6_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_6_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_6_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_6_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_6_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_6_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_6_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_6_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_6_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_6_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_6_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_6_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_6_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_6_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_6_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_6_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_6_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_6_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_address0 = grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_6_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_6_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_6_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_6_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_6_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_6_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_6_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_6_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_6_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_6_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_6_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_6_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_6_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_6_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_6_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_6_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_6_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_6_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_6_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_6_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_6_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_6_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_6_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_6_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_6_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_6_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_6_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_6_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_6_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_6_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_6_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_6_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_6_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_6_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_6_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_6_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_6_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_6_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_6_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_6_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_6_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_6_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_6_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_6_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_6_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_6_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_6_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_6_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_address1 = grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_ce0 = grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_6_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_6_ce1 = grp_gauss_newton_optim_r_fu_14986_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_6_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_7_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_7_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_7_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_7_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_7_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_7_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_7_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_7_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_7_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_7_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_7_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_7_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_7_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_7_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_7_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_7_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_7_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_7_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_7_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_7_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_7_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_7_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_7_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_7_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_7_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_7_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_7_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_7_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_7_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_7_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_7_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_7_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_7_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_7_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_7_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_7_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_7_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_7_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_7_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_7_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_7_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_7_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_7_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_7_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_7_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_7_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_7_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_7_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_7_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_address0 = grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_7_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_7_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_7_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_7_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_7_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_7_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_7_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_7_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_7_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_7_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_7_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_7_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_7_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_7_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_7_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_7_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_7_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_7_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_7_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_7_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_7_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_7_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_7_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_7_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_7_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_7_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_7_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_7_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_7_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_7_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_7_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_7_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_7_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_7_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_7_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_7_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_7_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_7_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_7_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_7_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_7_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_7_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_7_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_7_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_7_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_7_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_7_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_7_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_address1 = grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_ce0 = grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_7_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_7_ce1 = grp_gauss_newton_optim_r_fu_14835_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_7_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_8_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_8_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_8_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_8_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_8_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_8_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_8_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_8_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_8_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_8_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_8_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_8_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_8_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_8_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_8_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_8_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_8_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_8_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_8_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_8_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_8_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_8_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_8_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_8_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_8_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_8_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_8_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_8_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_8_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_8_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_8_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_8_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_8_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_8_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_8_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_8_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_8_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_8_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_8_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_8_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_8_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_8_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_8_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_8_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_8_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_8_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_8_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_8_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_8_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_address0 = grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_8_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_8_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_8_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_8_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_8_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_8_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_8_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_8_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_8_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_8_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_8_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_8_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_8_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_8_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_8_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_8_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_8_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_8_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_8_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_8_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_8_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_8_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_8_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_8_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_8_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_8_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_8_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_8_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_8_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_8_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_8_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_8_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_8_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_8_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_8_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_8_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_8_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_8_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_8_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_8_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_8_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_8_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_8_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_8_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_8_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_8_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_8_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_8_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_address1 = grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_ce0 = grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_8_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_8_ce1 = grp_gauss_newton_optim_r_fu_16798_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd15) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_8_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_9_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_9_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_9_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_9_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_9_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_9_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_9_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_9_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_9_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_9_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_9_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_9_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_9_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_9_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_9_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_9_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_9_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_9_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_9_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_9_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_9_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_9_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_9_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_9_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_9_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_9_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_9_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_9_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_9_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_9_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_9_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_9_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_9_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_9_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_9_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_9_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_9_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_9_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_9_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_9_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_9_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_9_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_9_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_9_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_9_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_9_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_9_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_9_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_9_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_address0 = grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_9_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_9_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_9_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_9_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_9_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_9_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_9_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_9_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_9_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_9_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_9_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_9_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_9_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_9_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_9_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_9_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_9_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_9_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_9_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_9_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_9_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_9_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_9_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_9_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_9_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_9_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_9_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_9_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_9_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_9_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_9_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_9_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_9_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_9_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_9_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_9_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_9_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_9_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_9_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_9_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_9_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_9_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_9_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_9_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_9_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_9_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_9_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_9_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_address1 = grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_ce0 = grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_9_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_9_ce1 = grp_gauss_newton_optim_r_fu_16647_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd14) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_9_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_address0 = 7'd98;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_address0 = 7'd97;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_address0 = 7'd95;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_address0 = 7'd93;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_address0 = 7'd91;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_address0 = 7'd88;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_address0 = 7'd87;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_address0 = 7'd85;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_address0 = 7'd83;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_address0 = 7'd81;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_address0 = 7'd78;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_address0 = 7'd77;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_address0 = 7'd75;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_address0 = 7'd73;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_address0 = 7'd71;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_address0 = 7'd68;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_address0 = 7'd67;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_address0 = 7'd65;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_address0 = 7'd63;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_address0 = 7'd61;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_address0 = 7'd58;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_address0 = 7'd57;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_address0 = 7'd55;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_address0 = 7'd53;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_address0 = 7'd51;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_address0 = 7'd48;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_address0 = 7'd47;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_address0 = 7'd45;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_address0 = 7'd43;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_address0 = 7'd41;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_address0 = 7'd38;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_address0 = 7'd37;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_address0 = 7'd35;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_address0 = 7'd33;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_address0 = 7'd31;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_address0 = 7'd8;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_address0 = 7'd19;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_address0 = 7'd27;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_address0 = 7'd6;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_address0 = 7'd17;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_address0 = 7'd25;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_address0 = 7'd4;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_address0 = 7'd15;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_address0 = 7'd23;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_address0 = 7'd2;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_address0 = 7'd11;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_address0 = 7'd1;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_address0 = 7'd12;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_address0 = tmp_88_fu_18641_p1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_address0 = grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address0;
    end else begin
        ref_patch_with_borde_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage47))) begin
        ref_patch_with_borde_address1 = 7'd89;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage46))) begin
        ref_patch_with_borde_address1 = 7'd96;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage45))) begin
        ref_patch_with_borde_address1 = 7'd94;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage44))) begin
        ref_patch_with_borde_address1 = 7'd92;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage43))) begin
        ref_patch_with_borde_address1 = 7'd80;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage42))) begin
        ref_patch_with_borde_address1 = 7'd79;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage41))) begin
        ref_patch_with_borde_address1 = 7'd86;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage40))) begin
        ref_patch_with_borde_address1 = 7'd84;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage39))) begin
        ref_patch_with_borde_address1 = 7'd82;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage38))) begin
        ref_patch_with_borde_address1 = 7'd70;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37))) begin
        ref_patch_with_borde_address1 = 7'd69;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36))) begin
        ref_patch_with_borde_address1 = 7'd76;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35))) begin
        ref_patch_with_borde_address1 = 7'd74;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34))) begin
        ref_patch_with_borde_address1 = 7'd72;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33))) begin
        ref_patch_with_borde_address1 = 7'd60;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32))) begin
        ref_patch_with_borde_address1 = 7'd59;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31))) begin
        ref_patch_with_borde_address1 = 7'd66;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30))) begin
        ref_patch_with_borde_address1 = 7'd64;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29))) begin
        ref_patch_with_borde_address1 = 7'd62;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28))) begin
        ref_patch_with_borde_address1 = 7'd50;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27))) begin
        ref_patch_with_borde_address1 = 7'd49;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26))) begin
        ref_patch_with_borde_address1 = 7'd56;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25))) begin
        ref_patch_with_borde_address1 = 7'd54;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24))) begin
        ref_patch_with_borde_address1 = 7'd52;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23))) begin
        ref_patch_with_borde_address1 = 7'd40;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22))) begin
        ref_patch_with_borde_address1 = 7'd39;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21))) begin
        ref_patch_with_borde_address1 = 7'd46;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20))) begin
        ref_patch_with_borde_address1 = 7'd44;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19))) begin
        ref_patch_with_borde_address1 = 7'd42;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18))) begin
        ref_patch_with_borde_address1 = 7'd30;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17))) begin
        ref_patch_with_borde_address1 = 7'd29;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16))) begin
        ref_patch_with_borde_address1 = 7'd36;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15))) begin
        ref_patch_with_borde_address1 = 7'd34;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14))) begin
        ref_patch_with_borde_address1 = 7'd32;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13))) begin
        ref_patch_with_borde_address1 = 7'd20;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12))) begin
        ref_patch_with_borde_address1 = 7'd28;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11))) begin
        ref_patch_with_borde_address1 = 7'd7;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10))) begin
        ref_patch_with_borde_address1 = 7'd18;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9))) begin
        ref_patch_with_borde_address1 = 7'd26;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8))) begin
        ref_patch_with_borde_address1 = 7'd5;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7))) begin
        ref_patch_with_borde_address1 = 7'd16;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6))) begin
        ref_patch_with_borde_address1 = 7'd24;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5))) begin
        ref_patch_with_borde_address1 = 7'd3;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4))) begin
        ref_patch_with_borde_address1 = 7'd14;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3))) begin
        ref_patch_with_borde_address1 = 7'd22;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2))) begin
        ref_patch_with_borde_address1 = 7'd13;
    end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1))) begin
        ref_patch_with_borde_address1 = 7'd21;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ref_patch_with_borde_address1 = 7'd10;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_address1 = grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_address1;
    end else begin
        ref_patch_with_borde_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_ce0 = grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce0;
    end else begin
        ref_patch_with_borde_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage45_11001) & (1'b1 == ap_CS_fsm_pp4_stage45) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage47_11001) & (1'b1 == ap_CS_fsm_pp4_stage47) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage46_11001) & (1'b1 == ap_CS_fsm_pp4_stage46) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage44_11001) & (1'b1 == ap_CS_fsm_pp4_stage44) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage42_11001) & (1'b1 == ap_CS_fsm_pp4_stage42) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage38_11001) & (1'b1 == ap_CS_fsm_pp4_stage38) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage43_11001) & (1'b1 == ap_CS_fsm_pp4_stage43) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage41_11001) & (1'b1 == ap_CS_fsm_pp4_stage41) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage40_11001) & (1'b1 == ap_CS_fsm_pp4_stage40) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b0 == ap_block_pp4_stage39_11001) & (1'b1 == ap_CS_fsm_pp4_stage39) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp4_stage37) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage37_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage36) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage36_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage35) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage35_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage34) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage34_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage33) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage33_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage32) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage32_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage31) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage31_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage30) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage30_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage29) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage29_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage28) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage28_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage27) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage27_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage26) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage25) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage24) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage23) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage22) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage21) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage20) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage19) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage18) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage17) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage16) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage15) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage14) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage13) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage12) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage11) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage10) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage9) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage8) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage7) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage6) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage5) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage4) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage3) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp4_stage2) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage2_11001)) | ((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_11001)))) begin
        ref_patch_with_borde_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state283)) begin
        ref_patch_with_borde_ce1 = grp_gauss_newton_optim_r_fu_15892_ref_patch_with_border_ce1;
    end else begin
        ref_patch_with_borde_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((div_t_reg_41374_pp2_iter1_reg == 4'd9) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ref_patch_with_borde_we0 = 1'b1;
    end else begin
        ref_patch_with_borde_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_my_region_data_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond4_fu_18350_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond4_fu_18350_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_my_region_fcoord_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond2_fu_18395_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond2_fu_18395_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (ap_sig_ioackin_my_patches_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond3_fu_18613_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (exitcond3_fu_18613_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (ap_sig_ioackin_my_pos_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond5_fu_18681_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond5_fu_18681_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond1_fu_18867_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond1_fu_18867_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_pp4_stage2 : begin
            if ((1'b0 == ap_block_pp4_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage2;
            end
        end
        ap_ST_fsm_pp4_stage3 : begin
            if ((1'b0 == ap_block_pp4_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage3;
            end
        end
        ap_ST_fsm_pp4_stage4 : begin
            if ((1'b0 == ap_block_pp4_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage4;
            end
        end
        ap_ST_fsm_pp4_stage5 : begin
            if ((1'b0 == ap_block_pp4_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage5;
            end
        end
        ap_ST_fsm_pp4_stage6 : begin
            if ((1'b0 == ap_block_pp4_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage6;
            end
        end
        ap_ST_fsm_pp4_stage7 : begin
            if ((1'b0 == ap_block_pp4_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage7;
            end
        end
        ap_ST_fsm_pp4_stage8 : begin
            if ((1'b0 == ap_block_pp4_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage8;
            end
        end
        ap_ST_fsm_pp4_stage9 : begin
            if ((1'b0 == ap_block_pp4_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage9;
            end
        end
        ap_ST_fsm_pp4_stage10 : begin
            if ((1'b0 == ap_block_pp4_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage10;
            end
        end
        ap_ST_fsm_pp4_stage11 : begin
            if ((1'b0 == ap_block_pp4_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage11;
            end
        end
        ap_ST_fsm_pp4_stage12 : begin
            if ((1'b0 == ap_block_pp4_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage12;
            end
        end
        ap_ST_fsm_pp4_stage13 : begin
            if ((1'b0 == ap_block_pp4_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage13;
            end
        end
        ap_ST_fsm_pp4_stage14 : begin
            if ((1'b0 == ap_block_pp4_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage14;
            end
        end
        ap_ST_fsm_pp4_stage15 : begin
            if ((1'b0 == ap_block_pp4_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage15;
            end
        end
        ap_ST_fsm_pp4_stage16 : begin
            if ((1'b0 == ap_block_pp4_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage16;
            end
        end
        ap_ST_fsm_pp4_stage17 : begin
            if ((1'b0 == ap_block_pp4_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage17;
            end
        end
        ap_ST_fsm_pp4_stage18 : begin
            if ((1'b0 == ap_block_pp4_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage18;
            end
        end
        ap_ST_fsm_pp4_stage19 : begin
            if ((1'b0 == ap_block_pp4_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage19;
            end
        end
        ap_ST_fsm_pp4_stage20 : begin
            if ((1'b0 == ap_block_pp4_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage20;
            end
        end
        ap_ST_fsm_pp4_stage21 : begin
            if ((1'b0 == ap_block_pp4_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage21;
            end
        end
        ap_ST_fsm_pp4_stage22 : begin
            if ((1'b0 == ap_block_pp4_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage22;
            end
        end
        ap_ST_fsm_pp4_stage23 : begin
            if ((1'b0 == ap_block_pp4_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage23;
            end
        end
        ap_ST_fsm_pp4_stage24 : begin
            if ((1'b0 == ap_block_pp4_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage24;
            end
        end
        ap_ST_fsm_pp4_stage25 : begin
            if ((1'b0 == ap_block_pp4_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage25;
            end
        end
        ap_ST_fsm_pp4_stage26 : begin
            if ((1'b0 == ap_block_pp4_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage26;
            end
        end
        ap_ST_fsm_pp4_stage27 : begin
            if ((1'b0 == ap_block_pp4_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage27;
            end
        end
        ap_ST_fsm_pp4_stage28 : begin
            if ((1'b0 == ap_block_pp4_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage28;
            end
        end
        ap_ST_fsm_pp4_stage29 : begin
            if ((1'b0 == ap_block_pp4_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage29;
            end
        end
        ap_ST_fsm_pp4_stage30 : begin
            if ((1'b0 == ap_block_pp4_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage30;
            end
        end
        ap_ST_fsm_pp4_stage31 : begin
            if ((1'b0 == ap_block_pp4_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage31;
            end
        end
        ap_ST_fsm_pp4_stage32 : begin
            if ((1'b0 == ap_block_pp4_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage32;
            end
        end
        ap_ST_fsm_pp4_stage33 : begin
            if ((1'b0 == ap_block_pp4_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage33;
            end
        end
        ap_ST_fsm_pp4_stage34 : begin
            if ((1'b0 == ap_block_pp4_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage34;
            end
        end
        ap_ST_fsm_pp4_stage35 : begin
            if ((1'b0 == ap_block_pp4_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage35;
            end
        end
        ap_ST_fsm_pp4_stage36 : begin
            if ((1'b0 == ap_block_pp4_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage36;
            end
        end
        ap_ST_fsm_pp4_stage37 : begin
            if ((1'b0 == ap_block_pp4_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage37;
            end
        end
        ap_ST_fsm_pp4_stage38 : begin
            if ((1'b0 == ap_block_pp4_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage38;
            end
        end
        ap_ST_fsm_pp4_stage39 : begin
            if ((1'b0 == ap_block_pp4_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage39;
            end
        end
        ap_ST_fsm_pp4_stage40 : begin
            if ((1'b0 == ap_block_pp4_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage40;
            end
        end
        ap_ST_fsm_pp4_stage41 : begin
            if ((1'b0 == ap_block_pp4_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage41;
            end
        end
        ap_ST_fsm_pp4_stage42 : begin
            if ((1'b0 == ap_block_pp4_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage42;
            end
        end
        ap_ST_fsm_pp4_stage43 : begin
            if ((1'b0 == ap_block_pp4_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage43;
            end
        end
        ap_ST_fsm_pp4_stage44 : begin
            if ((1'b0 == ap_block_pp4_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage44;
            end
        end
        ap_ST_fsm_pp4_stage45 : begin
            if ((1'b0 == ap_block_pp4_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage45;
            end
        end
        ap_ST_fsm_pp4_stage46 : begin
            if ((1'b0 == ap_block_pp4_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage46;
            end
        end
        ap_ST_fsm_pp4_stage47 : begin
            if ((~((1'b0 == ap_block_pp4_stage47_subdone) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47)) & (1'b0 == ap_block_pp4_stage47_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage47_subdone) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage47))) begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage47;
            end
        end
        ap_ST_fsm_state282 : begin
            if (((ap_sig_ioackin_my_pos_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state282))) begin
                ap_NS_fsm = ap_ST_fsm_state283;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end
        end
        ap_ST_fsm_state283 : begin
            if (((1'b0 == ap_block_state283_on_subcall_done) & (1'b1 == ap_CS_fsm_state283))) begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state283;
            end
        end
        ap_ST_fsm_state284 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond6_fu_40873_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)) & ~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)) | ((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond6_fu_40873_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state288;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state288 : begin
            ap_NS_fsm = ap_ST_fsm_state289;
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            ap_NS_fsm = ap_ST_fsm_state292;
        end
        ap_ST_fsm_state292 : begin
            if (((1'b1 == ap_CS_fsm_state292) & (my_pos_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state292;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign UnifiedRetVal_i_fu_41268_p3 = ((tmp_290_fu_41263_p2[0:0] === 1'b1) ? cur_px_estimate_15_0_2_reg_67473 : tmp_289_fu_41256_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp4_stage10 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp4_stage11 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp4_stage12 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp4_stage13 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp4_stage14 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp4_stage15 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp4_stage16 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp4_stage17 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp4_stage18 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp4_stage19 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp4_stage2 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp4_stage20 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp4_stage21 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp4_stage22 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp4_stage23 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp4_stage24 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp4_stage25 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp4_stage26 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp4_stage27 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp4_stage28 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp4_stage29 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp4_stage3 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp4_stage30 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp4_stage31 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp4_stage32 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_pp4_stage33 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp4_stage34 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp4_stage35 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp4_stage36 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp4_stage37 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp4_stage38 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp4_stage39 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_pp4_stage4 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp4_stage40 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_pp4_stage41 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp4_stage42 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_pp4_stage43 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp4_stage44 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_pp4_stage45 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp4_stage46 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_pp4_stage47 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_pp4_stage5 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp4_stage6 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp4_stage7 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp4_stage8 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp4_stage9 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state282 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state283 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state284 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state292 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((my_region_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((my_region_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((my_region_fcoord_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((my_region_fcoord_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((exitcond3_reg_41360 == 1'd0) & (my_patches_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((exitcond3_reg_41360 == 1'd0) & (my_patches_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((my_pos_RVALID == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((my_pos_RVALID == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp5_stage0_11001 = ((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_block_state287_io));
end

always @ (*) begin
    ap_block_pp5_stage0_subdone = ((ap_enable_reg_pp5_iter2 == 1'b1) & (1'b1 == ap_block_state287_io));
end

assign ap_block_state100_pp4_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp4_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp4_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp4_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp4_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp4_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp4_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp4_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp4_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp4_stage19_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (my_region_data_RVALID == 1'b0);
end

assign ap_block_state110_pp4_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp4_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp4_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp4_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp4_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp4_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp4_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp4_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp4_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp4_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp4_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp4_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp4_stage32_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp4_stage33_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp4_stage34_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp4_stage35_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp4_stage36_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp4_stage37_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp4_stage38_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp4_stage39_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp4_stage40_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp4_stage41_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp4_stage42_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp4_stage43_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp4_stage44_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp4_stage45_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp4_stage46_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp4_stage47_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp4_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp4_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp4_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp4_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp4_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp4_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp4_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp4_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp4_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp4_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp4_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp4_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp4_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp4_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp4_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp4_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp4_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp4_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp4_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp4_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp4_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp4_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp4_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp4_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp4_stage25_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp4_stage26_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp4_stage27_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp4_stage28_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp4_stage29_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp4_stage30_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp4_stage31_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp4_stage32_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp4_stage33_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp4_stage34_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp4_stage35_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp4_stage36_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp4_stage37_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp4_stage38_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp4_stage39_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp4_stage40_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp4_stage41_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp4_stage42_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp4_stage43_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp4_stage44_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp4_stage45_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp4_stage46_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp4_stage47_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp4_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp4_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp4_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp4_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp4_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp4_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp4_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp4_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp4_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp4_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp4_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp4_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp4_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp4_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp4_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp4_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp4_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp4_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp4_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp4_stage20_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp4_stage21_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp4_stage22_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp4_stage23_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = (my_region_fcoord_RVALID == 1'b0);
end

assign ap_block_state210_pp4_stage24_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp4_stage25_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp4_stage26_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp4_stage27_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp4_stage28_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp4_stage29_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp4_stage30_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp4_stage31_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp4_stage32_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp4_stage33_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp4_stage34_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp4_stage35_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp4_stage36_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp4_stage37_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp4_stage38_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp4_stage39_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp4_stage40_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp4_stage41_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp4_stage42_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp4_stage43_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp4_stage44_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp4_stage45_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp4_stage46_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp4_stage47_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp4_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp4_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp4_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp4_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp4_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp4_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp4_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp4_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp4_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp4_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp4_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp4_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp4_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp4_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp4_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state249_pp4_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state250_pp4_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state251_pp4_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state252_pp4_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state253_pp4_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state254_pp4_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state255_pp4_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state256_pp4_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state257_pp4_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state258_pp4_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state259_pp4_stage25_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state260_pp4_stage26_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state261_pp4_stage27_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state262_pp4_stage28_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state263_pp4_stage29_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state264_pp4_stage30_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state265_pp4_stage31_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state266_pp4_stage32_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state267_pp4_stage33_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state268_pp4_stage34_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state269_pp4_stage35_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state270_pp4_stage36_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state271_pp4_stage37_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state272_pp4_stage38_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state273_pp4_stage39_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state274_pp4_stage40_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state275_pp4_stage41_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state276_pp4_stage42_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state277_pp4_stage43_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state278_pp4_stage44_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state279_pp4_stage45_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state280_pp4_stage46_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state281_pp4_stage47_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state283_on_subcall_done = ((grp_gauss_newton_optim_r_fu_16798_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_16647_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_16496_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_16345_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_16194_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_16043_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15892_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15741_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15590_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15439_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15288_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_15137_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_14986_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_14835_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_14684_ap_done == 1'b0) | (grp_gauss_newton_optim_r_fu_14533_ap_done == 1'b0));
end

assign ap_block_state285_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state286_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state287_io = ((exitcond6_reg_67485_pp5_iter1_reg == 1'd0) & (ap_sig_ioackin_my_pos_WREADY == 1'b0));
end

assign ap_block_state287_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp2_stage0_iter1 = ((exitcond3_reg_41360 == 1'd0) & (my_patches_RVALID == 1'b0));
end

assign ap_block_state30_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp3_stage0_iter1 = (my_pos_RVALID == 1'b0);
end

assign ap_block_state40_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp4_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp4_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp4_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp4_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp4_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp4_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp4_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp4_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp4_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp4_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp4_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp4_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp4_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp4_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp4_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp4_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp4_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp4_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp4_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp4_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp4_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp4_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp4_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp4_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp4_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp4_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp4_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp4_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp4_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp4_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp4_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp4_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp4_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp4_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp4_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp4_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp4_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp4_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp4_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp4_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp4_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp4_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp4_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp4_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp4_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp4_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp4_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp4_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp4_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp4_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp4_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp4_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp4_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_18867_p2 = ((ap_phi_mux_k_phi_fu_14515_p4 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond2_fu_18395_p2 = ((indvar1_reg_14455 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond3_fu_18613_p2 = ((indvar3_reg_14466 == 11'd1600) ? 1'b1 : 1'b0);

assign exitcond4_fu_18350_p2 = ((indvar_reg_14444 == 17'd65536) ? 1'b1 : 1'b0);

assign exitcond5_fu_18681_p2 = ((indvar6_reg_14500 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond6_fu_40873_p2 = ((indvar8_reg_14522 == 6'd32) ? 1'b1 : 1'b0);

assign grp_gauss_newton_optim_r_fu_14533_ap_start = grp_gauss_newton_optim_r_fu_14533_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_14684_ap_start = grp_gauss_newton_optim_r_fu_14684_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_14835_ap_start = grp_gauss_newton_optim_r_fu_14835_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_14986_ap_start = grp_gauss_newton_optim_r_fu_14986_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15137_ap_start = grp_gauss_newton_optim_r_fu_15137_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15288_ap_start = grp_gauss_newton_optim_r_fu_15288_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15439_ap_start = grp_gauss_newton_optim_r_fu_15439_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15590_ap_start = grp_gauss_newton_optim_r_fu_15590_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15741_ap_start = grp_gauss_newton_optim_r_fu_15741_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_15892_ap_start = grp_gauss_newton_optim_r_fu_15892_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16043_ap_start = grp_gauss_newton_optim_r_fu_16043_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16194_ap_start = grp_gauss_newton_optim_r_fu_16194_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16345_ap_start = grp_gauss_newton_optim_r_fu_16345_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16496_ap_start = grp_gauss_newton_optim_r_fu_16496_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16647_ap_start = grp_gauss_newton_optim_r_fu_16647_ap_start_reg;

assign grp_gauss_newton_optim_r_fu_16798_ap_start = grp_gauss_newton_optim_r_fu_16798_ap_start_reg;

assign idx_urem_fu_18673_p3 = ((tmp_294_fu_18667_p2[0:0] === 1'b1) ? next_urem_fu_18661_p2 : 11'd0);

assign indvar_next1_fu_18401_p2 = (indvar1_reg_14455 + 6'd1);

assign indvar_next2_fu_18619_p2 = (indvar3_reg_14466 + 11'd1);

assign indvar_next3_fu_18687_p2 = (indvar6_reg_14500 + 6'd1);

assign indvar_next4_fu_40879_p2 = (indvar8_reg_14522 + 6'd1);

assign indvar_next_fu_18356_p2 = (indvar_reg_14444 + 17'd1);

assign k_1_fu_18873_p2 = (ap_phi_mux_k_phi_fu_14515_p4 + 5'd1);

assign m_axi_my_debug_ARADDR = 32'd0;

assign m_axi_my_debug_ARBURST = 2'd0;

assign m_axi_my_debug_ARCACHE = 4'd0;

assign m_axi_my_debug_ARID = 1'd0;

assign m_axi_my_debug_ARLEN = 8'd0;

assign m_axi_my_debug_ARLOCK = 2'd0;

assign m_axi_my_debug_ARPROT = 3'd0;

assign m_axi_my_debug_ARQOS = 4'd0;

assign m_axi_my_debug_ARREGION = 4'd0;

assign m_axi_my_debug_ARSIZE = 3'd0;

assign m_axi_my_debug_ARUSER = 1'd0;

assign m_axi_my_debug_ARVALID = 1'b0;

assign m_axi_my_debug_AWADDR = 32'd0;

assign m_axi_my_debug_AWBURST = 2'd0;

assign m_axi_my_debug_AWCACHE = 4'd0;

assign m_axi_my_debug_AWID = 1'd0;

assign m_axi_my_debug_AWLEN = 8'd0;

assign m_axi_my_debug_AWLOCK = 2'd0;

assign m_axi_my_debug_AWPROT = 3'd0;

assign m_axi_my_debug_AWQOS = 4'd0;

assign m_axi_my_debug_AWREGION = 4'd0;

assign m_axi_my_debug_AWSIZE = 3'd0;

assign m_axi_my_debug_AWUSER = 1'd0;

assign m_axi_my_debug_AWVALID = 1'b0;

assign m_axi_my_debug_BREADY = 1'b0;

assign m_axi_my_debug_RREADY = 1'b0;

assign m_axi_my_debug_WDATA = 32'd0;

assign m_axi_my_debug_WID = 1'd0;

assign m_axi_my_debug_WLAST = 1'b0;

assign m_axi_my_debug_WSTRB = 4'd0;

assign m_axi_my_debug_WUSER = 1'd0;

assign m_axi_my_debug_WVALID = 1'b0;

assign m_axi_my_debug_array_ARADDR = 32'd0;

assign m_axi_my_debug_array_ARBURST = 2'd0;

assign m_axi_my_debug_array_ARCACHE = 4'd0;

assign m_axi_my_debug_array_ARID = 1'd0;

assign m_axi_my_debug_array_ARLEN = 8'd0;

assign m_axi_my_debug_array_ARLOCK = 2'd0;

assign m_axi_my_debug_array_ARPROT = 3'd0;

assign m_axi_my_debug_array_ARQOS = 4'd0;

assign m_axi_my_debug_array_ARREGION = 4'd0;

assign m_axi_my_debug_array_ARSIZE = 3'd0;

assign m_axi_my_debug_array_ARUSER = 1'd0;

assign m_axi_my_debug_array_ARVALID = 1'b0;

assign m_axi_my_debug_array_AWADDR = 32'd0;

assign m_axi_my_debug_array_AWBURST = 2'd0;

assign m_axi_my_debug_array_AWCACHE = 4'd0;

assign m_axi_my_debug_array_AWID = 1'd0;

assign m_axi_my_debug_array_AWLEN = 8'd0;

assign m_axi_my_debug_array_AWLOCK = 2'd0;

assign m_axi_my_debug_array_AWPROT = 3'd0;

assign m_axi_my_debug_array_AWQOS = 4'd0;

assign m_axi_my_debug_array_AWREGION = 4'd0;

assign m_axi_my_debug_array_AWSIZE = 3'd0;

assign m_axi_my_debug_array_AWUSER = 1'd0;

assign m_axi_my_debug_array_AWVALID = 1'b0;

assign m_axi_my_debug_array_BREADY = 1'b0;

assign m_axi_my_debug_array_RREADY = 1'b0;

assign m_axi_my_debug_array_WDATA = 32'd0;

assign m_axi_my_debug_array_WID = 1'd0;

assign m_axi_my_debug_array_WLAST = 1'b0;

assign m_axi_my_debug_array_WSTRB = 4'd0;

assign m_axi_my_debug_array_WUSER = 1'd0;

assign m_axi_my_debug_array_WVALID = 1'b0;

assign next_mul_fu_18625_p2 = (phi_mul_reg_14477 + 23'd2622);

assign next_urem_fu_18661_p2 = (phi_urem_reg_14488 + 11'd1);

assign ref_patch_dx_0_01_fu_18897_p1 = $signed(tmp_s_fu_18891_p2);

assign ref_patch_dx_0_101_fu_19199_p1 = $signed(tmp_190_s_fu_19194_p2);

assign ref_patch_dx_0_111_fu_19307_p1 = $signed(tmp_190_10_fu_19302_p2);

assign ref_patch_dx_0_11_fu_18935_p1 = $signed(tmp_190_1_fu_18929_p2);

assign ref_patch_dx_0_121_fu_19604_p1 = $signed(tmp_190_11_fu_19599_p2);

assign ref_patch_dx_0_131_fu_19792_p1 = $signed(tmp_190_12_fu_19787_p2);

assign ref_patch_dx_0_141_fu_20169_p1 = $signed(tmp_190_13_fu_20164_p2);

assign ref_patch_dx_0_151_fu_21124_p1 = $signed(tmp_190_14_fu_21119_p2);

assign ref_patch_dx_0_161_fu_21321_p1 = $signed(tmp_190_15_fu_21316_p2);

assign ref_patch_dx_0_171_fu_20555_p1 = $signed(tmp_190_16_fu_20550_p2);

assign ref_patch_dx_0_181_fu_20753_p1 = $signed(tmp_190_17_fu_20748_p2);

assign ref_patch_dx_0_191_fu_20950_p1 = $signed(tmp_190_18_fu_20946_p2);

assign ref_patch_dx_0_201_fu_21147_p1 = $signed(tmp_190_19_fu_21143_p2);

assign ref_patch_dx_0_211_fu_21344_p1 = $signed(tmp_190_20_fu_21340_p2);

assign ref_patch_dx_0_21_fu_18968_p1 = $signed(tmp_190_2_fu_18963_p2);

assign ref_patch_dx_0_221_fu_21621_p1 = $signed(tmp_190_21_fu_21617_p2);

assign ref_patch_dx_0_231_fu_22429_p1 = $signed(tmp_190_22_fu_22424_p2);

assign ref_patch_dx_0_241_fu_22706_p1 = $signed(tmp_190_23_fu_22701_p2);

assign ref_patch_dx_0_251_fu_21898_p1 = $signed(tmp_190_24_fu_21894_p2);

assign ref_patch_dx_0_261_fu_22175_p1 = $signed(tmp_190_25_fu_22171_p2);

assign ref_patch_dx_0_271_fu_22452_p1 = $signed(tmp_190_26_fu_22448_p2);

assign ref_patch_dx_0_281_fu_22729_p1 = $signed(tmp_190_27_fu_22725_p2);

assign ref_patch_dx_0_291_fu_23006_p1 = $signed(tmp_190_28_fu_23002_p2);

assign ref_patch_dx_0_301_fu_23283_p1 = $signed(tmp_190_29_fu_23279_p2);

assign ref_patch_dx_0_311_fu_23814_p1 = $signed(tmp_190_30_fu_23809_p2);

assign ref_patch_dx_0_31_fu_19090_p1 = $signed(tmp_190_3_fu_19085_p2);

assign ref_patch_dx_0_321_fu_24091_p1 = $signed(tmp_190_31_fu_24086_p2);

assign ref_patch_dx_0_331_fu_23560_p1 = $signed(tmp_190_32_fu_23556_p2);

assign ref_patch_dx_0_341_fu_23837_p1 = $signed(tmp_190_33_fu_23833_p2);

assign ref_patch_dx_0_351_fu_24114_p1 = $signed(tmp_190_34_fu_24110_p2);

assign ref_patch_dx_0_361_fu_24391_p1 = $signed(tmp_190_35_fu_24387_p2);

assign ref_patch_dx_0_371_fu_24668_p1 = $signed(tmp_190_36_fu_24664_p2);

assign ref_patch_dx_0_381_fu_24931_p1 = $signed(tmp_190_37_fu_24927_p2);

assign ref_patch_dx_0_391_fu_25199_p1 = $signed(tmp_190_38_fu_25194_p2);

assign ref_patch_dx_0_401_fu_25476_p1 = $signed(tmp_190_39_fu_25471_p2);

assign ref_patch_dx_0_411_fu_25222_p1 = $signed(tmp_190_40_fu_25218_p2);

assign ref_patch_dx_0_41_fu_19293_p1 = $signed(tmp_190_4_fu_19288_p2);

assign ref_patch_dx_0_421_fu_25499_p1 = $signed(tmp_190_41_fu_25495_p2);

assign ref_patch_dx_0_431_fu_25776_p1 = $signed(tmp_190_42_fu_25772_p2);

assign ref_patch_dx_0_441_fu_26039_p1 = $signed(tmp_190_43_fu_26035_p2);

assign ref_patch_dx_0_451_fu_26302_p1 = $signed(tmp_190_44_fu_26298_p2);

assign ref_patch_dx_0_461_fu_26325_p1 = $signed(tmp_190_45_fu_26321_p2);

assign ref_patch_dx_0_471_fu_26593_p1 = $signed(tmp_190_46_fu_26588_p2);

assign ref_patch_dx_0_481_fu_26861_p1 = $signed(tmp_190_47_fu_26856_p2);

assign ref_patch_dx_0_491_fu_26884_p1 = $signed(tmp_190_48_fu_26880_p2);

assign ref_patch_dx_0_501_fu_27147_p1 = $signed(tmp_190_49_fu_27143_p2);

assign ref_patch_dx_0_511_fu_27410_p1 = $signed(tmp_190_50_fu_27406_p2);

assign ref_patch_dx_0_51_fu_19415_p1 = $signed(tmp_190_5_fu_19410_p2);

assign ref_patch_dx_0_521_fu_27433_p1 = $signed(tmp_190_51_fu_27429_p2);

assign ref_patch_dx_0_531_fu_27696_p1 = $signed(tmp_190_52_fu_27692_p2);

assign ref_patch_dx_0_541_fu_27959_p1 = $signed(tmp_190_53_fu_27955_p2);

assign ref_patch_dx_0_551_fu_27987_p1 = $signed(tmp_190_54_fu_27982_p2);

assign ref_patch_dx_0_561_fu_28264_p1 = $signed(tmp_190_55_fu_28259_p2);

assign ref_patch_dx_0_571_fu_28535_p1 = $signed(tmp_190_56_fu_28531_p2);

assign ref_patch_dx_0_581_fu_28548_p1 = $signed(tmp_190_57_fu_28544_p2);

assign ref_patch_dx_0_591_fu_28819_p1 = $signed(tmp_190_58_fu_28815_p2);

assign ref_patch_dx_0_601_fu_29090_p1 = $signed(tmp_190_59_fu_29086_p2);

assign ref_patch_dx_0_611_fu_29103_p1 = $signed(tmp_190_60_fu_29099_p2);

assign ref_patch_dx_0_61_fu_19778_p1 = $signed(tmp_190_6_fu_19773_p2);

assign ref_patch_dx_0_621_fu_29374_p1 = $signed(tmp_190_61_fu_29370_p2);

assign ref_patch_dx_0_631_fu_29623_p1 = $signed(tmp_190_62_reg_55732);

assign ref_patch_dx_0_71_fu_19900_p1 = $signed(tmp_190_7_fu_19895_p2);

assign ref_patch_dx_0_81_fu_20343_p1 = $signed(tmp_190_8_fu_20338_p2);

assign ref_patch_dx_0_91_fu_18982_p1 = $signed(tmp_190_9_fu_18977_p2);

assign ref_patch_dy_0_01_fu_18916_p1 = $signed(tmp_93_fu_18910_p2);

assign ref_patch_dy_0_101_fu_20465_p1 = $signed(tmp_201_s_fu_20460_p2);

assign ref_patch_dy_0_111_fu_20649_p1 = $signed(tmp_201_10_fu_20644_p2);

assign ref_patch_dy_0_11_fu_18954_p1 = $signed(tmp_201_1_fu_18948_p2);

assign ref_patch_dy_0_121_fu_20663_p1 = $signed(tmp_201_11_fu_20658_p2);

assign ref_patch_dy_0_131_fu_20927_p1 = $signed(tmp_201_12_fu_20922_p2);

assign ref_patch_dy_0_141_fu_20941_p1 = $signed(tmp_201_13_fu_20936_p2);

assign ref_patch_dy_0_151_fu_21138_p1 = $signed(tmp_201_14_fu_21133_p2);

assign ref_patch_dy_0_161_fu_21335_p1 = $signed(tmp_201_15_fu_21330_p2);

assign ref_patch_dy_0_171_fu_21598_p1 = $signed(tmp_201_16_fu_21593_p2);

assign ref_patch_dy_0_181_fu_21612_p1 = $signed(tmp_201_17_fu_21607_p2);

assign ref_patch_dy_0_191_fu_21875_p1 = $signed(tmp_201_18_fu_21870_p2);

assign ref_patch_dy_0_201_fu_21889_p1 = $signed(tmp_201_19_fu_21884_p2);

assign ref_patch_dy_0_211_fu_22152_p1 = $signed(tmp_201_20_fu_22147_p2);

assign ref_patch_dy_0_21_fu_19076_p1 = $signed(tmp_201_2_fu_19071_p2);

assign ref_patch_dy_0_221_fu_22166_p1 = $signed(tmp_201_21_fu_22161_p2);

assign ref_patch_dy_0_231_fu_22443_p1 = $signed(tmp_201_22_fu_22438_p2);

assign ref_patch_dy_0_241_fu_22720_p1 = $signed(tmp_201_23_fu_22715_p2);

assign ref_patch_dy_0_251_fu_22983_p1 = $signed(tmp_201_24_fu_22978_p2);

assign ref_patch_dy_0_261_fu_22997_p1 = $signed(tmp_201_25_fu_22992_p2);

assign ref_patch_dy_0_271_fu_23260_p1 = $signed(tmp_201_26_fu_23255_p2);

assign ref_patch_dy_0_281_fu_23274_p1 = $signed(tmp_201_27_fu_23269_p2);

assign ref_patch_dy_0_291_fu_23537_p1 = $signed(tmp_201_28_fu_23532_p2);

assign ref_patch_dy_0_301_fu_23551_p1 = $signed(tmp_201_29_fu_23546_p2);

assign ref_patch_dy_0_311_fu_23828_p1 = $signed(tmp_201_30_fu_23823_p2);

assign ref_patch_dy_0_31_fu_19189_p1 = $signed(tmp_201_3_fu_19183_p2);

assign ref_patch_dy_0_321_fu_24105_p1 = $signed(tmp_201_31_fu_24100_p2);

assign ref_patch_dy_0_331_fu_24368_p1 = $signed(tmp_201_32_fu_24363_p2);

assign ref_patch_dy_0_341_fu_24382_p1 = $signed(tmp_201_33_fu_24377_p2);

assign ref_patch_dy_0_351_fu_24645_p1 = $signed(tmp_201_34_fu_24640_p2);

assign ref_patch_dy_0_361_fu_24659_p1 = $signed(tmp_201_35_fu_24654_p2);

assign ref_patch_dy_0_371_fu_24922_p1 = $signed(tmp_201_36_fu_24917_p2);

assign ref_patch_dy_0_381_fu_24945_p1 = $signed(tmp_201_37_fu_24940_p2);

assign ref_patch_dy_0_391_fu_25213_p1 = $signed(tmp_201_38_fu_25208_p2);

assign ref_patch_dy_0_401_fu_25490_p1 = $signed(tmp_201_39_fu_25485_p2);

assign ref_patch_dy_0_411_fu_25753_p1 = $signed(tmp_201_40_fu_25748_p2);

assign ref_patch_dy_0_41_fu_19401_p1 = $signed(tmp_201_4_fu_19396_p2);

assign ref_patch_dy_0_421_fu_25767_p1 = $signed(tmp_201_41_fu_25762_p2);

assign ref_patch_dy_0_431_fu_26030_p1 = $signed(tmp_201_42_fu_26025_p2);

assign ref_patch_dy_0_441_fu_26053_p1 = $signed(tmp_201_43_fu_26048_p2);

assign ref_patch_dy_0_451_fu_26316_p1 = $signed(tmp_201_44_fu_26311_p2);

assign ref_patch_dy_0_461_fu_26579_p1 = $signed(tmp_201_45_fu_26574_p2);

assign ref_patch_dy_0_471_fu_26607_p1 = $signed(tmp_201_46_fu_26602_p2);

assign ref_patch_dy_0_481_fu_26875_p1 = $signed(tmp_201_47_fu_26870_p2);

assign ref_patch_dy_0_491_fu_27138_p1 = $signed(tmp_201_48_fu_27133_p2);

assign ref_patch_dy_0_501_fu_27161_p1 = $signed(tmp_201_49_fu_27156_p2);

assign ref_patch_dy_0_511_fu_27424_p1 = $signed(tmp_201_50_fu_27419_p2);

assign ref_patch_dy_0_51_fu_19514_p1 = $signed(tmp_201_5_fu_19508_p2);

assign ref_patch_dy_0_521_fu_27687_p1 = $signed(tmp_201_51_fu_27682_p2);

assign ref_patch_dy_0_531_fu_27710_p1 = $signed(tmp_201_52_fu_27705_p2);

assign ref_patch_dy_0_541_fu_27973_p1 = $signed(tmp_201_53_fu_27968_p2);

assign ref_patch_dy_0_551_fu_28250_p1 = $signed(tmp_201_54_fu_28245_p2);

assign ref_patch_dy_0_561_fu_28269_p1 = $signed(tmp_201_55_reg_55632);

assign ref_patch_dy_0_571_fu_28540_p1 = $signed(tmp_201_56_reg_55657);

assign ref_patch_dy_0_581_fu_28811_p1 = $signed(tmp_201_57_reg_55662);

assign ref_patch_dy_0_591_fu_28824_p1 = $signed(tmp_201_58_reg_55682);

assign ref_patch_dy_0_601_fu_29095_p1 = $signed(tmp_201_59_reg_55687);

assign ref_patch_dy_0_611_fu_29366_p1 = $signed(tmp_201_60_reg_55707);

assign ref_patch_dy_0_61_fu_19886_p1 = $signed(tmp_201_6_fu_19881_p2);

assign ref_patch_dy_0_621_fu_29379_p1 = $signed(tmp_201_61_reg_55712);

assign ref_patch_dy_0_631_fu_29627_p1 = $signed(tmp_201_62_reg_55737);

assign ref_patch_dy_0_71_fu_20079_p1 = $signed(tmp_201_7_fu_20073_p2);

assign ref_patch_dy_0_81_fu_20357_p1 = $signed(tmp_201_8_fu_20352_p2);

assign ref_patch_dy_0_91_fu_20451_p1 = $signed(tmp_201_9_fu_20446_p2);

assign tmp_150_fu_30760_p1 = tmp_168_neg_reg_55993;

assign tmp_156_fu_30773_p1 = tmp_177_neg_reg_56003;

assign tmp_158_fu_18311_p1 = $signed(my_ref_patch_with_border_ptr);

assign tmp_159_fu_18321_p1 = $signed(myRegion_fcoord_ptr);

assign tmp_160_fu_18331_p1 = $signed(myRegion_data_ptr);

assign tmp_161_fu_40889_p2 = ((tmp_296_fu_40885_p1 == 5'd0) ? 1'b1 : 1'b0);

assign tmp_162_fu_40895_p3 = ((tmp_161_fu_40889_p2[0:0] === 1'b1) ? cur_px_estimate_0_0_1_reg_67293 : cur_px_estimate_15_1_2_reg_67479);

assign tmp_163_fu_40901_p2 = ((tmp_296_fu_40885_p1 == 5'd1) ? 1'b1 : 1'b0);

assign tmp_164_cast_fu_18883_p1 = reg_17091;

assign tmp_165_fu_40907_p3 = ((tmp_163_fu_40901_p2[0:0] === 1'b1) ? cur_px_estimate_0_1_1_reg_67299 : tmp_162_fu_40895_p3);

assign tmp_166_fu_40914_p2 = ((tmp_296_fu_40885_p1 == 5'd2) ? 1'b1 : 1'b0);

assign tmp_167_fu_40920_p3 = ((tmp_166_fu_40914_p2[0:0] === 1'b1) ? cur_px_estimate_1_0_1_reg_67305 : tmp_165_fu_40907_p3);

assign tmp_168_fu_40927_p2 = ((tmp_296_fu_40885_p1 == 5'd3) ? 1'b1 : 1'b0);

assign tmp_168_neg_fu_30754_p2 = (tmp_168_to_int_fu_30751_p1 ^ 32'd2147483648);

assign tmp_168_to_int_fu_30751_p1 = tmp_148_reg_55958_pp4_iter4_reg;

assign tmp_169_cast_fu_18887_p1 = reg_17095;

assign tmp_170_fu_40933_p3 = ((tmp_168_fu_40927_p2[0:0] === 1'b1) ? cur_px_estimate_1_1_1_reg_67311 : tmp_167_fu_40920_p3);

assign tmp_172_fu_40940_p2 = ((tmp_296_fu_40885_p1 == 5'd4) ? 1'b1 : 1'b0);

assign tmp_173_fu_40946_p3 = ((tmp_172_fu_40940_p2[0:0] === 1'b1) ? cur_px_estimate_2_0_1_reg_67317 : tmp_170_fu_40933_p3);

assign tmp_174_fu_40953_p2 = ((tmp_296_fu_40885_p1 == 5'd5) ? 1'b1 : 1'b0);

assign tmp_175_cast_fu_18902_p1 = reg_17095;

assign tmp_176_fu_40959_p3 = ((tmp_174_fu_40953_p2[0:0] === 1'b1) ? cur_px_estimate_2_1_1_reg_67323 : tmp_173_fu_40946_p3);

assign tmp_177_fu_40966_p2 = ((tmp_296_fu_40885_p1 == 5'd6) ? 1'b1 : 1'b0);

assign tmp_177_neg_fu_30767_p2 = (tmp_177_to_int_fu_30764_p1 ^ 32'd2147483648);

assign tmp_177_to_int_fu_30764_p1 = tmp_155_reg_55973_pp4_iter4_reg;

assign tmp_178_cast_fu_18906_p1 = reg_17091;

assign tmp_179_fu_40972_p3 = ((tmp_177_fu_40966_p2[0:0] === 1'b1) ? cur_px_estimate_3_0_1_reg_67329 : tmp_176_fu_40959_p3);

assign tmp_185_10_cast_fu_25190_p1 = reg_17095;

assign tmp_185_11_cast_fu_26584_p1 = reg_17095;

assign tmp_185_12_cast_fu_27978_p1 = reg_17095;

assign tmp_185_13_cast_fu_29108_p1 = grp_fu_17054_p18;

assign tmp_185_1_cast_fu_18921_p1 = reg_17095;

assign tmp_185_2_cast_fu_18959_p1 = reg_17095;

assign tmp_185_3_cast_fu_19081_p1 = reg_17091;

assign tmp_185_4_cast_fu_19284_p1 = reg_17095;

assign tmp_185_5_cast_fu_19406_p1 = reg_17091;

assign tmp_185_6_cast_fu_19769_p1 = reg_17095;

assign tmp_185_7_cast_fu_19891_p1 = reg_17091;

assign tmp_185_8_cast_fu_22420_p1 = reg_17095;

assign tmp_185_9_cast_fu_23805_p1 = reg_17095;

assign tmp_185_cast_fu_21115_p1 = reg_17095;

assign tmp_189_1_cast_fu_18925_p1 = reg_17091;

assign tmp_189_2_cast_fu_22697_p1 = reg_17095;

assign tmp_189_3_cast_fu_24082_p1 = reg_17095;

assign tmp_189_4_cast_fu_25467_p1 = reg_17095;

assign tmp_189_5_cast_fu_26852_p1 = reg_17095;

assign tmp_189_6_cast_fu_28255_p1 = reg_17095;

assign tmp_189_8_cast_fu_20334_p1 = reg_17095;

assign tmp_189_cast_fu_21312_p1 = reg_17095;

assign tmp_190_10_fu_19302_p2 = (tmp_196_4_cast_fu_19298_p1 - tmp_196_2_cast_reg_54684);

assign tmp_190_11_fu_19599_p2 = (tmp_196_5_cast_fu_19500_p1 - tmp_196_3_cast_reg_54712);

assign tmp_190_12_fu_19787_p2 = (tmp_196_6_cast_fu_19783_p1 - tmp_196_4_cast_reg_54739);

assign tmp_190_13_fu_20164_p2 = (tmp_196_7_cast_fu_20065_p1 - tmp_196_5_cast_reg_54767);

assign tmp_190_14_fu_21119_p2 = (tmp_185_cast_fu_21115_p1 - tmp_196_6_cast_reg_54793);

assign tmp_190_15_fu_21316_p2 = (tmp_196_9_cast_reg_54846 - tmp_189_cast_fu_21312_p1);

assign tmp_190_16_fu_20550_p2 = (tmp_196_cast_fu_20456_p1 - tmp_196_8_cast_reg_54835);

assign tmp_190_17_fu_20748_p2 = (tmp_196_10_cast_fu_20640_p1 - tmp_196_9_cast_reg_54846);

assign tmp_190_18_fu_20946_p2 = (tmp_196_11_cast_reg_54885 - tmp_196_cast_reg_54858);

assign tmp_190_19_fu_21143_p2 = (tmp_196_12_cast_reg_54902 - tmp_196_10_cast_reg_54874);

assign tmp_190_1_fu_18929_p2 = (tmp_185_1_cast_fu_18921_p1 - tmp_189_1_cast_fu_18925_p1);

assign tmp_190_20_fu_21340_p2 = (tmp_196_13_cast_reg_54914 - tmp_196_11_cast_reg_54885);

assign tmp_190_21_fu_21617_p2 = (tmp_196_14_cast_reg_54936 - tmp_196_12_cast_reg_54902);

assign tmp_190_22_fu_22424_p2 = (tmp_185_8_cast_fu_22420_p1 - tmp_196_13_cast_reg_54914);

assign tmp_190_23_fu_22701_p2 = (tmp_196_16_cast_reg_54989 - tmp_189_2_cast_fu_22697_p1);

assign tmp_190_24_fu_21894_p2 = (tmp_196_17_cast_reg_55001 - tmp_196_15_cast_reg_54965);

assign tmp_190_25_fu_22171_p2 = (tmp_196_18_cast_reg_55018 - tmp_196_16_cast_reg_54989);

assign tmp_190_26_fu_22448_p2 = (tmp_196_19_cast_reg_55030 - tmp_196_17_cast_reg_55001);

assign tmp_190_27_fu_22725_p2 = (tmp_196_20_cast_reg_55055 - tmp_196_18_cast_reg_55018);

assign tmp_190_28_fu_23002_p2 = (tmp_196_21_cast_reg_55067 - tmp_196_19_cast_reg_55030);

assign tmp_190_29_fu_23279_p2 = (tmp_196_22_cast_reg_55097 - tmp_196_20_cast_reg_55055);

assign tmp_190_2_fu_18963_p2 = (tmp_185_2_cast_fu_18959_p1 - tmp_164_cast_reg_54623);

assign tmp_190_30_fu_23809_p2 = (tmp_185_9_cast_fu_23805_p1 - tmp_196_21_cast_reg_55067);

assign tmp_190_31_fu_24086_p2 = (tmp_196_24_cast_reg_55134 - tmp_189_3_cast_fu_24082_p1);

assign tmp_190_32_fu_23556_p2 = (tmp_196_25_cast_reg_55146 - tmp_196_23_cast_reg_55118);

assign tmp_190_33_fu_23833_p2 = (tmp_196_26_cast_reg_55163 - tmp_196_24_cast_reg_55134);

assign tmp_190_34_fu_24110_p2 = (tmp_196_27_cast_reg_55175 - tmp_196_25_cast_reg_55146);

assign tmp_190_35_fu_24387_p2 = (tmp_196_28_cast_reg_55192 - tmp_196_26_cast_reg_55163);

assign tmp_190_36_fu_24664_p2 = (tmp_196_29_cast_reg_55204 - tmp_196_27_cast_reg_55175);

assign tmp_190_37_fu_24927_p2 = (tmp_196_30_cast_reg_55234 - tmp_196_28_cast_reg_55192);

assign tmp_190_38_fu_25194_p2 = (tmp_185_10_cast_fu_25190_p1 - tmp_196_29_cast_reg_55204);

assign tmp_190_39_fu_25471_p2 = (tmp_196_32_cast_reg_55271 - tmp_189_4_cast_fu_25467_p1);

assign tmp_190_3_fu_19085_p2 = (tmp_185_3_cast_fu_19081_p1 - tmp_185_1_cast_reg_54645);

assign tmp_190_40_fu_25218_p2 = (tmp_196_33_cast_reg_55283 - tmp_196_31_cast_reg_55255);

assign tmp_190_41_fu_25495_p2 = (tmp_196_34_cast_reg_55300 - tmp_196_32_cast_reg_55271);

assign tmp_190_42_fu_25772_p2 = (tmp_196_35_cast_reg_55312 - tmp_196_33_cast_reg_55283);

assign tmp_190_43_fu_26035_p2 = (tmp_196_36_cast_reg_55329 - tmp_196_34_cast_reg_55300);

assign tmp_190_44_fu_26298_p2 = (tmp_196_37_cast_reg_55346 - tmp_196_35_cast_reg_55312);

assign tmp_190_45_fu_26321_p2 = (tmp_196_38_cast_reg_55363 - tmp_196_36_cast_reg_55329);

assign tmp_190_46_fu_26588_p2 = (tmp_185_11_cast_fu_26584_p1 - tmp_196_37_cast_reg_55346);

assign tmp_190_47_fu_26856_p2 = (tmp_196_40_cast_reg_55408 - tmp_189_5_cast_fu_26852_p1);

assign tmp_190_48_fu_26880_p2 = (tmp_196_41_cast_reg_55420 - tmp_196_39_cast_reg_55392);

assign tmp_190_49_fu_27143_p2 = (tmp_196_42_cast_reg_55437 - tmp_196_40_cast_reg_55408);

assign tmp_190_4_fu_19288_p2 = (tmp_185_4_cast_fu_19284_p1 - tmp_185_2_cast_reg_54673);

assign tmp_190_50_fu_27406_p2 = (tmp_196_43_cast_reg_55454 - tmp_196_41_cast_reg_55420);

assign tmp_190_51_fu_27429_p2 = (tmp_196_44_cast_reg_55471 - tmp_196_42_cast_reg_55437);

assign tmp_190_52_fu_27692_p2 = (tmp_196_45_cast_reg_55488 - tmp_196_43_cast_reg_55454);

assign tmp_190_53_fu_27955_p2 = (tmp_196_46_cast_reg_55505 - tmp_196_44_cast_reg_55471);

assign tmp_190_54_fu_27982_p2 = (tmp_185_12_cast_fu_27978_p1 - tmp_196_45_cast_reg_55488);

assign tmp_190_55_fu_28259_p2 = (tmp_196_48_cast_reg_55536 - tmp_189_6_cast_fu_28255_p1);

assign tmp_190_56_fu_28531_p2 = (tmp_196_49_cast_reg_55552 - tmp_196_47_cast_reg_55521);

assign tmp_190_57_fu_28544_p2 = (tmp_196_50_cast_reg_55568 - tmp_196_48_cast_reg_55536);

assign tmp_190_58_fu_28815_p2 = (tmp_196_51_cast_reg_55584 - tmp_196_49_cast_reg_55552);

assign tmp_190_59_fu_29086_p2 = (tmp_196_52_cast_reg_55600 - tmp_196_50_cast_reg_55568);

assign tmp_190_5_fu_19410_p2 = (tmp_185_5_cast_fu_19406_p1 - tmp_185_3_cast_reg_54701);

assign tmp_190_60_fu_29099_p2 = (tmp_196_53_cast_reg_55616 - tmp_196_51_cast_reg_55584);

assign tmp_190_61_fu_29370_p2 = (tmp_196_54_cast_reg_55637 - tmp_196_52_cast_reg_55600);

assign tmp_190_62_fu_29112_p2 = (tmp_185_13_cast_fu_29108_p1 - tmp_196_53_cast_reg_55616);

assign tmp_190_6_fu_19773_p2 = (tmp_185_6_cast_fu_19769_p1 - tmp_185_4_cast_reg_54728);

assign tmp_190_7_fu_19895_p2 = (tmp_185_7_cast_fu_19891_p1 - tmp_185_5_cast_reg_54756);

assign tmp_190_8_fu_20338_p2 = (tmp_196_1_cast_reg_54661 - tmp_189_8_cast_fu_20334_p1);

assign tmp_190_9_fu_18977_p2 = (tmp_196_2_cast_fu_18973_p1 - tmp_175_cast_reg_54634);

assign tmp_190_s_fu_19194_p2 = (tmp_196_3_cast_fu_19175_p1 - tmp_196_1_cast_reg_54661);

assign tmp_196_10_cast_fu_20640_p1 = reg_17095;

assign tmp_196_11_cast_fu_20654_p1 = reg_17091;

assign tmp_196_12_cast_fu_20918_p1 = reg_17095;

assign tmp_196_13_cast_fu_20932_p1 = reg_17091;

assign tmp_196_14_cast_fu_21129_p1 = reg_17091;

assign tmp_196_15_cast_fu_21326_p1 = reg_17091;

assign tmp_196_16_cast_fu_21589_p1 = reg_17095;

assign tmp_196_17_cast_fu_21603_p1 = reg_17091;

assign tmp_196_18_cast_fu_21866_p1 = reg_17095;

assign tmp_196_19_cast_fu_21880_p1 = reg_17091;

assign tmp_196_1_cast_fu_18940_p1 = reg_17095;

assign tmp_196_20_cast_fu_22143_p1 = reg_17095;

assign tmp_196_21_cast_fu_22157_p1 = reg_17091;

assign tmp_196_22_cast_fu_22434_p1 = reg_17091;

assign tmp_196_23_cast_fu_22711_p1 = reg_17091;

assign tmp_196_24_cast_fu_22974_p1 = reg_17095;

assign tmp_196_25_cast_fu_22988_p1 = reg_17091;

assign tmp_196_26_cast_fu_23251_p1 = reg_17095;

assign tmp_196_27_cast_fu_23265_p1 = reg_17091;

assign tmp_196_28_cast_fu_23528_p1 = reg_17095;

assign tmp_196_29_cast_fu_23542_p1 = reg_17091;

assign tmp_196_2_cast_fu_18973_p1 = reg_17091;

assign tmp_196_30_cast_fu_23819_p1 = reg_17091;

assign tmp_196_31_cast_fu_24096_p1 = reg_17091;

assign tmp_196_32_cast_fu_24359_p1 = reg_17095;

assign tmp_196_33_cast_fu_24373_p1 = reg_17091;

assign tmp_196_34_cast_fu_24636_p1 = reg_17095;

assign tmp_196_35_cast_fu_24650_p1 = reg_17091;

assign tmp_196_36_cast_fu_24913_p1 = reg_17095;

assign tmp_196_37_cast_fu_24936_p1 = reg_17091;

assign tmp_196_38_cast_fu_25204_p1 = reg_17091;

assign tmp_196_39_cast_fu_25481_p1 = reg_17091;

assign tmp_196_3_cast_fu_19175_p1 = reg_17095;

assign tmp_196_40_cast_fu_25744_p1 = reg_17095;

assign tmp_196_41_cast_fu_25758_p1 = reg_17091;

assign tmp_196_42_cast_fu_26021_p1 = reg_17095;

assign tmp_196_43_cast_fu_26044_p1 = reg_17091;

assign tmp_196_44_cast_fu_26307_p1 = reg_17095;

assign tmp_196_45_cast_fu_26570_p1 = reg_17091;

assign tmp_196_46_cast_fu_26598_p1 = reg_18087;

assign tmp_196_47_cast_fu_26866_p1 = reg_17091;

assign tmp_196_48_cast_fu_27129_p1 = reg_17095;

assign tmp_196_49_cast_fu_27152_p1 = reg_17091;

assign tmp_196_4_cast_fu_19298_p1 = reg_17091;

assign tmp_196_50_cast_fu_27415_p1 = reg_17095;

assign tmp_196_51_cast_fu_27678_p1 = reg_17091;

assign tmp_196_52_cast_fu_27701_p1 = reg_17095;

assign tmp_196_53_cast_fu_27964_p1 = reg_18087;

assign tmp_196_54_cast_fu_28241_p1 = reg_17091;

assign tmp_196_55_cast_fu_27992_p1 = grp_fu_17017_p18;

assign tmp_196_56_cast_fu_28273_p1 = grp_fu_17054_p18;

assign tmp_196_57_cast_fu_28282_p1 = grp_fu_17017_p18;

assign tmp_196_58_cast_fu_28553_p1 = grp_fu_17054_p18;

assign tmp_196_59_cast_fu_28562_p1 = grp_fu_17017_p18;

assign tmp_196_5_cast_fu_19500_p1 = reg_17095;

assign tmp_196_60_cast_fu_28828_p1 = grp_fu_17054_p18;

assign tmp_196_61_cast_fu_28837_p1 = grp_fu_17017_p18;

assign tmp_196_62_cast_fu_29117_p1 = grp_fu_17017_p18;

assign tmp_196_6_cast_fu_19783_p1 = reg_17091;

assign tmp_196_7_cast_fu_20065_p1 = reg_17095;

assign tmp_196_8_cast_fu_20348_p1 = reg_17091;

assign tmp_196_9_cast_fu_20442_p1 = reg_17095;

assign tmp_196_cast_fu_20456_p1 = reg_17091;

assign tmp_200_1_cast_fu_18944_p1 = reg_17091;

assign tmp_200_2_cast_fu_19067_p1 = reg_17095;

assign tmp_200_3_cast_fu_19179_p1 = reg_17091;

assign tmp_200_4_cast_fu_19392_p1 = reg_17095;

assign tmp_200_5_cast_fu_19504_p1 = reg_17091;

assign tmp_200_6_cast_fu_19877_p1 = reg_17095;

assign tmp_200_7_cast_fu_20069_p1 = reg_17091;

assign tmp_201_10_fu_20644_p2 = (tmp_196_10_cast_fu_20640_p1 - tmp_185_2_cast_reg_54673);

assign tmp_201_11_fu_20658_p2 = (tmp_196_11_cast_fu_20654_p1 - tmp_185_3_cast_reg_54701);

assign tmp_201_12_fu_20922_p2 = (tmp_196_12_cast_fu_20918_p1 - tmp_185_4_cast_reg_54728);

assign tmp_201_13_fu_20936_p2 = (tmp_196_13_cast_fu_20932_p1 - tmp_185_5_cast_reg_54756);

assign tmp_201_14_fu_21133_p2 = (tmp_196_14_cast_fu_21129_p1 - tmp_185_6_cast_reg_54783);

assign tmp_201_15_fu_21330_p2 = (tmp_196_15_cast_fu_21326_p1 - tmp_175_cast_reg_54634);

assign tmp_201_16_fu_21593_p2 = (tmp_196_16_cast_fu_21589_p1 - tmp_196_1_cast_reg_54661);

assign tmp_201_17_fu_21607_p2 = (tmp_196_17_cast_fu_21603_p1 - tmp_196_2_cast_reg_54684);

assign tmp_201_18_fu_21870_p2 = (tmp_196_18_cast_fu_21866_p1 - tmp_196_3_cast_reg_54712);

assign tmp_201_19_fu_21884_p2 = (tmp_196_19_cast_fu_21880_p1 - tmp_196_4_cast_reg_54739);

assign tmp_201_1_fu_18948_p2 = (tmp_196_1_cast_fu_18940_p1 - tmp_200_1_cast_fu_18944_p1);

assign tmp_201_20_fu_22147_p2 = (tmp_196_20_cast_fu_22143_p1 - tmp_196_5_cast_reg_54767);

assign tmp_201_21_fu_22161_p2 = (tmp_196_21_cast_fu_22157_p1 - tmp_196_6_cast_reg_54793);

assign tmp_201_22_fu_22438_p2 = (tmp_196_22_cast_fu_22434_p1 - tmp_196_7_cast_reg_54815);

assign tmp_201_23_fu_22715_p2 = (tmp_196_23_cast_fu_22711_p1 - tmp_196_8_cast_reg_54835);

assign tmp_201_24_fu_22978_p2 = (tmp_196_24_cast_fu_22974_p1 - tmp_196_9_cast_reg_54846);

assign tmp_201_25_fu_22992_p2 = (tmp_196_25_cast_fu_22988_p1 - tmp_196_cast_reg_54858);

assign tmp_201_26_fu_23255_p2 = (tmp_196_26_cast_fu_23251_p1 - tmp_196_10_cast_reg_54874);

assign tmp_201_27_fu_23269_p2 = (tmp_196_27_cast_fu_23265_p1 - tmp_196_11_cast_reg_54885);

assign tmp_201_28_fu_23532_p2 = (tmp_196_28_cast_fu_23528_p1 - tmp_196_12_cast_reg_54902);

assign tmp_201_29_fu_23546_p2 = (tmp_196_29_cast_fu_23542_p1 - tmp_196_13_cast_reg_54914);

assign tmp_201_2_fu_19071_p2 = (tmp_196_2_cast_reg_54684 - tmp_200_2_cast_fu_19067_p1);

assign tmp_201_30_fu_23823_p2 = (tmp_196_30_cast_fu_23819_p1 - tmp_196_14_cast_reg_54936);

assign tmp_201_31_fu_24100_p2 = (tmp_196_31_cast_fu_24096_p1 - tmp_196_15_cast_reg_54965);

assign tmp_201_32_fu_24363_p2 = (tmp_196_32_cast_fu_24359_p1 - tmp_196_16_cast_reg_54989);

assign tmp_201_33_fu_24377_p2 = (tmp_196_33_cast_fu_24373_p1 - tmp_196_17_cast_reg_55001);

assign tmp_201_34_fu_24640_p2 = (tmp_196_34_cast_fu_24636_p1 - tmp_196_18_cast_reg_55018);

assign tmp_201_35_fu_24654_p2 = (tmp_196_35_cast_fu_24650_p1 - tmp_196_19_cast_reg_55030);

assign tmp_201_36_fu_24917_p2 = (tmp_196_36_cast_fu_24913_p1 - tmp_196_20_cast_reg_55055);

assign tmp_201_37_fu_24940_p2 = (tmp_196_37_cast_fu_24936_p1 - tmp_196_21_cast_reg_55067);

assign tmp_201_38_fu_25208_p2 = (tmp_196_38_cast_fu_25204_p1 - tmp_196_22_cast_reg_55097);

assign tmp_201_39_fu_25485_p2 = (tmp_196_39_cast_fu_25481_p1 - tmp_196_23_cast_reg_55118);

assign tmp_201_3_fu_19183_p2 = (tmp_196_3_cast_fu_19175_p1 - tmp_200_3_cast_fu_19179_p1);

assign tmp_201_40_fu_25748_p2 = (tmp_196_40_cast_fu_25744_p1 - tmp_196_24_cast_reg_55134);

assign tmp_201_41_fu_25762_p2 = (tmp_196_41_cast_fu_25758_p1 - tmp_196_25_cast_reg_55146);

assign tmp_201_42_fu_26025_p2 = (tmp_196_42_cast_fu_26021_p1 - tmp_196_26_cast_reg_55163);

assign tmp_201_43_fu_26048_p2 = (tmp_196_43_cast_fu_26044_p1 - tmp_196_27_cast_reg_55175);

assign tmp_201_44_fu_26311_p2 = (tmp_196_44_cast_fu_26307_p1 - tmp_196_28_cast_reg_55192);

assign tmp_201_45_fu_26574_p2 = (tmp_196_45_cast_fu_26570_p1 - tmp_196_29_cast_reg_55204);

assign tmp_201_46_fu_26602_p2 = (tmp_196_46_cast_fu_26598_p1 - tmp_196_30_cast_reg_55234);

assign tmp_201_47_fu_26870_p2 = (tmp_196_47_cast_fu_26866_p1 - tmp_196_31_cast_reg_55255);

assign tmp_201_48_fu_27133_p2 = (tmp_196_48_cast_fu_27129_p1 - tmp_196_32_cast_reg_55271);

assign tmp_201_49_fu_27156_p2 = (tmp_196_49_cast_fu_27152_p1 - tmp_196_33_cast_reg_55283);

assign tmp_201_4_fu_19396_p2 = (tmp_196_4_cast_reg_54739 - tmp_200_4_cast_fu_19392_p1);

assign tmp_201_50_fu_27419_p2 = (tmp_196_50_cast_fu_27415_p1 - tmp_196_34_cast_reg_55300);

assign tmp_201_51_fu_27682_p2 = (tmp_196_51_cast_fu_27678_p1 - tmp_196_35_cast_reg_55312);

assign tmp_201_52_fu_27705_p2 = (tmp_196_52_cast_fu_27701_p1 - tmp_196_36_cast_reg_55329);

assign tmp_201_53_fu_27968_p2 = (tmp_196_53_cast_fu_27964_p1 - tmp_196_37_cast_reg_55346);

assign tmp_201_54_fu_28245_p2 = (tmp_196_54_cast_fu_28241_p1 - tmp_196_38_cast_reg_55363);

assign tmp_201_55_fu_27996_p2 = (tmp_196_55_cast_fu_27992_p1 - tmp_196_39_cast_reg_55392);

assign tmp_201_56_fu_28277_p2 = (tmp_196_56_cast_fu_28273_p1 - tmp_196_40_cast_reg_55408);

assign tmp_201_57_fu_28286_p2 = (tmp_196_57_cast_fu_28282_p1 - tmp_196_41_cast_reg_55420);

assign tmp_201_58_fu_28557_p2 = (tmp_196_58_cast_fu_28553_p1 - tmp_196_42_cast_reg_55437);

assign tmp_201_59_fu_28566_p2 = (tmp_196_59_cast_fu_28562_p1 - tmp_196_43_cast_reg_55454);

assign tmp_201_5_fu_19508_p2 = (tmp_196_5_cast_fu_19500_p1 - tmp_200_5_cast_fu_19504_p1);

assign tmp_201_60_fu_28832_p2 = (tmp_196_60_cast_fu_28828_p1 - tmp_196_44_cast_reg_55471);

assign tmp_201_61_fu_28841_p2 = (tmp_196_61_cast_fu_28837_p1 - tmp_196_45_cast_reg_55488);

assign tmp_201_62_fu_29121_p2 = (tmp_196_62_cast_fu_29117_p1 - tmp_196_46_cast_reg_55505);

assign tmp_201_6_fu_19881_p2 = (tmp_196_6_cast_reg_54793 - tmp_200_6_cast_fu_19877_p1);

assign tmp_201_7_fu_20073_p2 = (tmp_196_7_cast_fu_20065_p1 - tmp_200_7_cast_fu_20069_p1);

assign tmp_201_8_fu_20352_p2 = (tmp_196_8_cast_fu_20348_p1 - tmp_189_1_cast_reg_54651);

assign tmp_201_9_fu_20446_p2 = (tmp_196_9_cast_fu_20442_p1 - tmp_164_cast_reg_54623);

assign tmp_201_s_fu_20460_p2 = (tmp_196_cast_fu_20456_p1 - tmp_185_1_cast_reg_54645);

assign tmp_244_fu_40979_p2 = ((tmp_296_fu_40885_p1 == 5'd7) ? 1'b1 : 1'b0);

assign tmp_245_fu_40985_p3 = ((tmp_244_fu_40979_p2[0:0] === 1'b1) ? cur_px_estimate_3_1_1_reg_67335 : tmp_179_fu_40972_p3);

assign tmp_246_fu_40992_p2 = ((tmp_296_fu_40885_p1 == 5'd8) ? 1'b1 : 1'b0);

assign tmp_247_fu_40998_p3 = ((tmp_246_fu_40992_p2[0:0] === 1'b1) ? cur_px_estimate_4_0_1_reg_67341 : tmp_245_fu_40985_p3);

assign tmp_248_fu_41005_p2 = ((tmp_296_fu_40885_p1 == 5'd9) ? 1'b1 : 1'b0);

assign tmp_249_fu_41011_p3 = ((tmp_248_fu_41005_p2[0:0] === 1'b1) ? cur_px_estimate_4_1_1_reg_67347 : tmp_247_fu_40998_p3);

assign tmp_250_fu_41018_p2 = ((tmp_296_fu_40885_p1 == 5'd10) ? 1'b1 : 1'b0);

assign tmp_251_fu_41024_p3 = ((tmp_250_fu_41018_p2[0:0] === 1'b1) ? cur_px_estimate_5_0_1_reg_67353 : tmp_249_fu_41011_p3);

assign tmp_252_fu_41031_p2 = ((tmp_296_fu_40885_p1 == 5'd11) ? 1'b1 : 1'b0);

assign tmp_253_fu_41037_p3 = ((tmp_252_fu_41031_p2[0:0] === 1'b1) ? cur_px_estimate_5_1_1_reg_67359 : tmp_251_fu_41024_p3);

assign tmp_254_fu_41044_p2 = ((tmp_296_fu_40885_p1 == 5'd12) ? 1'b1 : 1'b0);

assign tmp_255_fu_41050_p3 = ((tmp_254_fu_41044_p2[0:0] === 1'b1) ? cur_px_estimate_6_0_1_reg_67365 : tmp_253_fu_41037_p3);

assign tmp_256_fu_41057_p2 = ((tmp_296_fu_40885_p1 == 5'd13) ? 1'b1 : 1'b0);

assign tmp_257_fu_41063_p3 = ((tmp_256_fu_41057_p2[0:0] === 1'b1) ? cur_px_estimate_6_1_1_reg_67371 : tmp_255_fu_41050_p3);

assign tmp_258_fu_41070_p2 = ((tmp_296_fu_40885_p1 == 5'd14) ? 1'b1 : 1'b0);

assign tmp_259_fu_41076_p3 = ((tmp_258_fu_41070_p2[0:0] === 1'b1) ? cur_px_estimate_7_0_1_reg_67377 : tmp_257_fu_41063_p3);

assign tmp_260_fu_41083_p2 = ((tmp_296_fu_40885_p1 == 5'd15) ? 1'b1 : 1'b0);

assign tmp_261_fu_41089_p3 = ((tmp_260_fu_41083_p2[0:0] === 1'b1) ? cur_px_estimate_7_1_1_reg_67383 : tmp_259_fu_41076_p3);

assign tmp_262_fu_41096_p2 = ((tmp_296_reg_67494 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_263_fu_41101_p3 = ((tmp_262_fu_41096_p2[0:0] === 1'b1) ? cur_px_estimate_8_0_1_reg_67389 : tmp_261_reg_67513);

assign tmp_264_fu_41107_p2 = ((tmp_296_reg_67494 == 5'd17) ? 1'b1 : 1'b0);

assign tmp_265_fu_41112_p3 = ((tmp_264_fu_41107_p2[0:0] === 1'b1) ? cur_px_estimate_8_1_1_reg_67395 : tmp_263_fu_41101_p3);

assign tmp_266_fu_41119_p2 = ((tmp_296_reg_67494 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_267_fu_41124_p3 = ((tmp_266_fu_41119_p2[0:0] === 1'b1) ? cur_px_estimate_9_0_1_reg_67401 : tmp_265_fu_41112_p3);

assign tmp_268_fu_41131_p2 = ((tmp_296_reg_67494 == 5'd19) ? 1'b1 : 1'b0);

assign tmp_269_fu_41136_p3 = ((tmp_268_fu_41131_p2[0:0] === 1'b1) ? cur_px_estimate_9_1_1_reg_67407 : tmp_267_fu_41124_p3);

assign tmp_270_fu_41143_p2 = ((tmp_296_reg_67494 == 5'd20) ? 1'b1 : 1'b0);

assign tmp_271_fu_41148_p3 = ((tmp_270_fu_41143_p2[0:0] === 1'b1) ? cur_px_estimate_10_0_2_reg_67413 : tmp_269_fu_41136_p3);

assign tmp_272_fu_41155_p2 = ((tmp_296_reg_67494 == 5'd21) ? 1'b1 : 1'b0);

assign tmp_273_fu_41160_p3 = ((tmp_272_fu_41155_p2[0:0] === 1'b1) ? cur_px_estimate_10_1_2_reg_67419 : tmp_271_fu_41148_p3);

assign tmp_274_fu_41167_p2 = ((tmp_296_reg_67494 == 5'd22) ? 1'b1 : 1'b0);

assign tmp_275_fu_41172_p3 = ((tmp_274_fu_41167_p2[0:0] === 1'b1) ? cur_px_estimate_11_0_2_reg_67425 : tmp_273_fu_41160_p3);

assign tmp_276_fu_41179_p2 = ((tmp_296_reg_67494 == 5'd23) ? 1'b1 : 1'b0);

assign tmp_277_fu_41184_p3 = ((tmp_276_fu_41179_p2[0:0] === 1'b1) ? cur_px_estimate_11_1_2_reg_67431 : tmp_275_fu_41172_p3);

assign tmp_278_fu_41191_p2 = ((tmp_296_reg_67494 == 5'd24) ? 1'b1 : 1'b0);

assign tmp_279_fu_41196_p3 = ((tmp_278_fu_41191_p2[0:0] === 1'b1) ? cur_px_estimate_12_0_2_reg_67437 : tmp_277_fu_41184_p3);

assign tmp_280_fu_41203_p2 = ((tmp_296_reg_67494 == 5'd25) ? 1'b1 : 1'b0);

assign tmp_281_fu_41208_p3 = ((tmp_280_fu_41203_p2[0:0] === 1'b1) ? cur_px_estimate_12_1_2_reg_67443 : tmp_279_fu_41196_p3);

assign tmp_282_fu_41215_p2 = ((tmp_296_reg_67494 == 5'd26) ? 1'b1 : 1'b0);

assign tmp_283_fu_41220_p3 = ((tmp_282_fu_41215_p2[0:0] === 1'b1) ? cur_px_estimate_13_0_2_reg_67449 : tmp_281_fu_41208_p3);

assign tmp_284_fu_41227_p2 = ((tmp_296_reg_67494 == 5'd27) ? 1'b1 : 1'b0);

assign tmp_285_fu_41232_p3 = ((tmp_284_fu_41227_p2[0:0] === 1'b1) ? cur_px_estimate_13_1_2_reg_67455 : tmp_283_fu_41220_p3);

assign tmp_286_fu_41239_p2 = ((tmp_296_reg_67494 == 5'd28) ? 1'b1 : 1'b0);

assign tmp_287_fu_41244_p3 = ((tmp_286_fu_41239_p2[0:0] === 1'b1) ? cur_px_estimate_14_0_2_reg_67461 : tmp_285_fu_41232_p3);

assign tmp_288_fu_41251_p2 = ((tmp_296_reg_67494 == 5'd29) ? 1'b1 : 1'b0);

assign tmp_289_fu_41256_p3 = ((tmp_288_fu_41251_p2[0:0] === 1'b1) ? cur_px_estimate_14_1_2_reg_67467 : tmp_287_fu_41244_p3);

assign tmp_290_fu_41263_p2 = ((tmp_296_reg_67494 == 5'd30) ? 1'b1 : 1'b0);

assign tmp_291_fu_18362_p1 = indvar_reg_14444[11:0];

assign tmp_292_fu_18417_p1 = indvar1_reg_14455[0:0];

assign tmp_293_fu_18703_p1 = indvar6_reg_14500[0:0];

assign tmp_294_fu_18667_p2 = ((next_urem_fu_18661_p2 < 11'd100) ? 1'b1 : 1'b0);

assign tmp_295_fu_18879_p1 = ap_phi_mux_k_phi_fu_14515_p4[3:0];

assign tmp_296_fu_40885_p1 = indvar8_reg_14522[4:0];

assign tmp_88_fu_18641_p1 = phi_urem_reg_14488;

assign tmp_93_fu_18910_p2 = (tmp_175_cast_fu_18902_p1 - tmp_178_cast_fu_18906_p1);

assign tmp_cast_fu_18376_p1 = tmp_291_reg_41314_pp0_iter1_reg;

assign tmp_fu_18341_p1 = my_cur_px_estimate_p_reg_41275;

assign tmp_s_fu_18891_p2 = (tmp_164_cast_fu_18883_p1 - tmp_169_cast_fu_18887_p1);

always @ (posedge ap_clk) begin
    my_pos_addr_reg_41298[31:30] <= 2'b00;
    tmp_164_cast_reg_54623[8] <= 1'b0;
    tmp_175_cast_reg_54634[8] <= 1'b0;
    tmp_185_1_cast_reg_54645[8] <= 1'b0;
    tmp_189_1_cast_reg_54651[8] <= 1'b0;
    tmp_196_1_cast_reg_54661[8] <= 1'b0;
    tmp_185_2_cast_reg_54673[8] <= 1'b0;
    tmp_196_2_cast_reg_54684[8] <= 1'b0;
    tmp_185_3_cast_reg_54701[8] <= 1'b0;
    tmp_196_3_cast_reg_54712[8] <= 1'b0;
    tmp_185_4_cast_reg_54728[8] <= 1'b0;
    tmp_196_4_cast_reg_54739[8] <= 1'b0;
    tmp_185_5_cast_reg_54756[8] <= 1'b0;
    tmp_196_5_cast_reg_54767[8] <= 1'b0;
    tmp_185_6_cast_reg_54783[8] <= 1'b0;
    tmp_196_6_cast_reg_54793[8] <= 1'b0;
    tmp_196_7_cast_reg_54815[8] <= 1'b0;
    tmp_196_8_cast_reg_54835[8] <= 1'b0;
    tmp_196_9_cast_reg_54846[8] <= 1'b0;
    tmp_196_cast_reg_54858[8] <= 1'b0;
    tmp_196_10_cast_reg_54874[8] <= 1'b0;
    tmp_196_11_cast_reg_54885[8] <= 1'b0;
    tmp_196_12_cast_reg_54902[8] <= 1'b0;
    tmp_196_13_cast_reg_54914[8] <= 1'b0;
    tmp_196_14_cast_reg_54936[8] <= 1'b0;
    tmp_196_15_cast_reg_54965[8] <= 1'b0;
    tmp_196_16_cast_reg_54989[8] <= 1'b0;
    tmp_196_17_cast_reg_55001[8] <= 1'b0;
    tmp_196_18_cast_reg_55018[8] <= 1'b0;
    tmp_196_19_cast_reg_55030[8] <= 1'b0;
    tmp_196_20_cast_reg_55055[8] <= 1'b0;
    tmp_196_21_cast_reg_55067[8] <= 1'b0;
    tmp_196_22_cast_reg_55097[8] <= 1'b0;
    tmp_196_23_cast_reg_55118[8] <= 1'b0;
    tmp_196_24_cast_reg_55134[8] <= 1'b0;
    tmp_196_25_cast_reg_55146[8] <= 1'b0;
    tmp_196_26_cast_reg_55163[8] <= 1'b0;
    tmp_196_27_cast_reg_55175[8] <= 1'b0;
    tmp_196_28_cast_reg_55192[8] <= 1'b0;
    tmp_196_29_cast_reg_55204[8] <= 1'b0;
    tmp_196_30_cast_reg_55234[8] <= 1'b0;
    tmp_196_31_cast_reg_55255[8] <= 1'b0;
    tmp_196_32_cast_reg_55271[8] <= 1'b0;
    tmp_196_33_cast_reg_55283[8] <= 1'b0;
    tmp_196_34_cast_reg_55300[8] <= 1'b0;
    tmp_196_35_cast_reg_55312[8] <= 1'b0;
    tmp_196_36_cast_reg_55329[8] <= 1'b0;
    tmp_196_37_cast_reg_55346[8] <= 1'b0;
    tmp_196_38_cast_reg_55363[8] <= 1'b0;
    tmp_196_39_cast_reg_55392[8] <= 1'b0;
    tmp_196_40_cast_reg_55408[8] <= 1'b0;
    tmp_196_41_cast_reg_55420[8] <= 1'b0;
    tmp_196_42_cast_reg_55437[8] <= 1'b0;
    tmp_196_43_cast_reg_55454[8] <= 1'b0;
    tmp_196_44_cast_reg_55471[8] <= 1'b0;
    tmp_196_45_cast_reg_55488[8] <= 1'b0;
    tmp_196_46_cast_reg_55505[8] <= 1'b0;
    tmp_196_47_cast_reg_55521[8] <= 1'b0;
    tmp_196_48_cast_reg_55536[8] <= 1'b0;
    tmp_196_49_cast_reg_55552[8] <= 1'b0;
    tmp_196_50_cast_reg_55568[8] <= 1'b0;
    tmp_196_51_cast_reg_55584[8] <= 1'b0;
    tmp_196_52_cast_reg_55600[8] <= 1'b0;
    tmp_196_53_cast_reg_55616[8] <= 1'b0;
    tmp_196_54_cast_reg_55637[8] <= 1'b0;
end

endmodule //batch_align2D_region
