// SPDX-License-Identifier: BSD-3-Clause
//
// This file is part of ETISS. It is licensed under the BSD 3-Clause License; you may not use this file except in
// compliance with the License. You should have received a copy of the license along with this project. If not, see the
// LICENSE file.
/**
        @file

        @brief contains container classes to store instruction definitions + translation functions and build a
   translatio tree.

        @detail the classes can be seperated into 3 types.
        general storage classes for bit vectors and related (BitArray,BitArrayReader,OPCode),
        classes that contain defined instructions and their translation functions
   (VariableInstructionSet,ModedInstructionSet,InstructionSet,Instruction) and classes that contain instruction
   definitions and can be added to the previous type of classes. For example use of these definition classes please have
   a look at the OR1K architecture implementation

*/

#ifndef ETISS_INCLUDE_INSTRUCTION_H_
#define ETISS_INCLUDE_INSTRUCTION_H_

#include "etiss/Misc.h"

#include "etiss/CodePart.h"

#include <climits>
#include <cstring>
#include <iomanip>
#include <sstream>
#include <stdexcept>
#include <string>
#include <boost/dynamic_bitset.hpp>

namespace etiss
{

namespace instr
{

typedef uint32_t I;

class Instruction;
class VariableInstructionSet;
class ModedInstructionSet;
class InstructionClass;
class InstructionGroup;
class InstructionDefinition;

/**
Buffer for reading data from memory while instructions are being fetched
*/
class Buffer
{
  public:
    I *d_;
    unsigned intcount_;

  public:
    Buffer() : d_(nullptr), intcount_(0) {}
    Buffer(const Buffer &o) : d_(new I[o.intcount_]), intcount_(o.intcount_) { *this = o; }
    Buffer(Buffer &&o) : d_(o.d_), intcount_(o.intcount_) { o.d_ = nullptr; }
    Buffer(unsigned intcount) : d_(new I[intcount]), intcount_(intcount)
    {
        for (unsigned i = 0; i < intcount_; i++)
            d_[i] = 0;
    }
    Buffer(unsigned intcount, I val) : Buffer(intcount) { *d_ = val; }
    ~Buffer() { clear(); }

    Buffer &operator=(const Buffer &o)
    {
        if (o.intcount_ != intcount_)
            throw std::runtime_error("operator= called with incompatible bit array");
        for (unsigned i = 0; i < intcount_; i++)
            d_[i] = o.d_[i];
        return *this;
    }

    Buffer &operator=(Buffer &&o)
    {
        clear();
        intcount_ = o.intcount_;
        d_ = o.d_;
        o.d_ = nullptr;
        return *this;
    }

    void clear()
    {
        if (d_)
            delete[] d_;
    }
    /**
        @brief get the internal buffer
        @attention call recoverFromEndianness() to order the bytes after writing data
        @attention selective write operations together with recoverFromEndianness() are not supported
    */
    char *internalBuffer();
    /**
        @return same as width * sizeof(I)
    */
    unsigned internalBufferSize();

    I data() { return *d_; }
    /**
        changes byte positions as needed to resove endiannes incompabilities after
       using the internal buffer to write
    */
    void recoverFromEndianness(unsigned alignment, endian_t endianness);
};

/**
 * Holding unique instruction sets code chunks after permutation.
 */
typedef std::set<Instruction *> Node;

/**
    @brief stores a bit vector
*/
class BitArray : public boost::dynamic_bitset<>
{
  private:
    typedef boost::dynamic_bitset<> super;

  public:
    using super::dynamic_bitset;
    BitArray(const super &a) : super(a) {} // hack for parent's explicit constructors

    /**
        @return number of bytes stored in this array (rounded up if neccessary)
    */
    unsigned byteCount() const;
    /**
        @return number of I's required to store the data
    */
    unsigned intCount() const;
    /**
        @brief change the value the object is holding
    */
    void set_value(size_type width, unsigned long value);
    void set_value(unsigned long value);
    /**
        @brief get the interval [end, start]
    */
    BitArray get_range(size_type end, size_type start) const;
    /**
        @brief set the value to the interval [end, start]
    */
    void set_range(unsigned long val, size_type end, size_type start);
    /**
        @brief permutates the given input at the specified indexes.
            Ex: the bit array of 0101 with indexes 1 and 3 will be
            permutated to 0101, 0111, 1101, 1111
        @return List of BitArray
    */
    static std::vector<BitArray> permutate(const BitArray &input, std::vector<size_type> indexes);
    /**
        @brief string representation of the BitArray
    */
    std::string to_string() const;
};

/**
 * Reading through it will only return bits within the range.
 *
 * The length of the range may not be larger than sizeof(I)*8.
 */
class BitArrayRange
{
  public:
    etiss_del_como(BitArrayRange) private : BitArray::size_type startpos;
    BitArray::size_type endpos;

  public:
    /**
        @attention startindex_included MUST be the higher valued index. Only exception is for zero length ranges where
       startindex_included+1==endindex_included
    */
    BitArrayRange(unsigned endindex_included, unsigned startindex_included);

    /**
        reads bits from the range to the return value starting at the lsb. higher
       bits are set to zero
    */
    I read(const BitArray &ba);
    /**
        write the bit from the passed value starting at the lsb to the range.
    */
    void write(BitArray &ba, I val);
    /**
        highest bit of the range (included)
    */
    BitArray::size_type start();
    /**
        lowest bit of the range (included).
        @attention for zero length ranges end() equals start()+1
    */
    BitArray::size_type end();
};

/**
    defines the relevant bits and their value to identify an instruction.
    e.g. l.add of the or1k architecture:

    \image html opcode_l_add_or1k.png

    opcode: 0x38 (bit 31-25), 0x0 (bit 9-8), 0x0 (bit 3-0)

    the resulting code as passed to the constructor would be: 0xE0000000
    the resulting mask as passed to the constructor would be: 0xFC00030F

    to simplify that procedure a simple language is provided to generate those
    values from a representation that is much more similar to the opcode
   definition in text form.

    see uint32_t parse_i32(const char * s) or for a more general implementation see template <typename T> T
   parse_i(const char * s)

    if there is c++11 support then the literal operator ""_i32 can be used
   instead of parse_i32()

    the syntax for parse_i/parse_i32 is very simple. the number of bits is followed by an 'x' and the value represented
   in hex (additional bits from the hex representation are discarded). further such definitions are seperated by a space
   character. the definitions further to the left will be left shifted by the length of followind definitions. e.g for
   l.add:

    uint32_t code = parse_i32("6x32 16x0 2x0 4x0 4x0"); // or  parse_i32("6x32 26x0") or parse_i32("6x32 15x0 1x0 2x0
   4x0 4x0") uint32_t mask = parse_i32("6xFF 16x0 2xF 4x0 4xF");

*/
class OPCode
{
  public:
    const BitArray code_;
    const BitArray mask_;
    template <typename T, typename = typename std::enable_if<std::is_integral<T>::value, T>::type>
    /**
        ctor that uses integral values for mask and code
        @attention only if DEBUG is defined as non zero a warning message will be printed if the code doesn't fit the
       mask
        @param width width in bits
    */
    OPCode(unsigned width, const T code, const T mask) : code_(width, code & mask), mask_(width, mask)
    {
#if DEBUG
        if ((code & mask) != code)
        {
            etiss::log(etiss::WARNING, "etiss::instr::OPCode constructed with mismatched code and mask");
        }
        if (width != 16 && width != 32 && width != 64 && width != 128 && width != 256)
        {
            etiss::log(etiss::VERBOSE, std::string("OPCode with unusual width: ") + toString(width) +
                                           "[width must be given in bits and is usually 16,32,64,128,256 bits long]");
        }
#endif
    }

    /**
        @attention the width of code and mask MUST be equal
    */
    OPCode(const BitArray &code, const BitArray &mask);

    /**
        copy ctor
    */
    OPCode(const OPCode &cpy);

    /**
        comparison operator for map/sets. compares mask and code to provide some
       sort of order. has no further meaning.
    */
    bool operator<(const OPCode &o) const;
    inline bool operator==(const OPCode &o) const { return !((*this < o) || (o < *this)); }
    inline bool operator!=(const OPCode &o) const { return !((*this) == o); }
};

/**
    calls operator< of the objects. cannot handle NULL pointers
*/
struct less
{
    bool operator()(const OPCode *const &o1, const OPCode *const &o2) const;
};

/**
    this class contains parameters that persist in between instruction lookpus/translation within a translation block.
    the instruction context passed is guaranteed to have been passed to all previous instruction lookups in order.

    the or1k architecture implementaion for example uses this class to store information about a delay slot instruction
   and forces the translaton block to newver separate jump and delay slot instructions

    if an architecture needs to pass additional information in between instruction translations the ufield function can
   be used to create additional variables. such variable names should alway be prefixed with a unique string to avoid
   collision with plugins
*/
class InstructionContext
{

  public:
    etiss_del_como(InstructionContext)

        inline InstructionContext()
    {
    } ///< instruction context is initialized by etiss::Translation class

    bool is_not_default_width_; ///< if true the this instruction is not as long as the width of the variable
                                ///< instruction set
    unsigned instr_width_;
    bool instr_width_fully_evaluated_; ///< if true the length_updater_ function will be called again after instr_width_
                                       ///< bits are available
    bool force_append_next_instr_;     ///< if true then the block will continue with the next instruction and cannot be
                                       ///< terminated
    bool force_block_end_; ///< if true then the block ends after the current instruction. will be overridden by
                           ///< force_append_next_instr_
    unsigned &ufield(std::string name);
    template <typename T>
    /**
        returns a persistent field
        @param plugin should always be the plugin to which the field belongs.
       Should almost always be (*this).
    */
    uint64_t &ufield(const T &plugin, std::string name)
    {
        return lufields_[&plugin][name];
    }
    uint64_t current_address_;       ///< start address of current instruction
    uint64_t current_local_address_; ///< address within the current block

  public:
    //////////////////////////////////////////////////
    // common fields
    unsigned cf_delay_slot_;

  private:
    std::map<std::string, unsigned> ufields_; ///< additional fields that can be used by any plugin/architecture. field
                                              ///< names must consider this (as in: use descriptive,long names).
    std::map<void *, std::map<std::string, uint64_t>>
        lufields_; ///< additonal fields that are local (private) to a plugin/architecture.
};

/**
    holds information and translation callbacks for an instruction.
<pre>
    Location in an instruction translation tree:
    ModedInstructionSet
        ↳ VariableInstructionSet (e.g. for mode 0)
            ↳ InstructionSet (e.g. 32 bit)
                ↳ Instruction (e.g. LDR, STR)
            ↳ InstructionSet (e.g. 16 bit)
</pre>
*/
class Instruction : public etiss::ToString
{
  private:
    std::list<std::tuple<std::function<bool(BitArray &, etiss::CodeSet &, InstructionContext &)>, uint32_t,
                         std::set<uint32_t>>>
        callbacks_;
    uint32_t builtinGroups_;
    std::set<uint32_t> groups_;
    std::function<std::string(BitArray &, Instruction &)> printer_;

  public:
    etiss_del_como(Instruction)

        enum class BUILTINGROUP : uint32_t {
            CPUTIMEUPDATE = 1 << 0 ///< signal that the callback handles updating of the time. by default a CPUArch will
                                   ///< increase the time by one cycle if no callback with that flag is present
        };

    const BitArray::size_type width;
    const OPCode opc_;
    const std::string name_;

    static std::string printASMSimple(BitArray &ba, Instruction &instr);

    Instruction(const OPCode &opc, const std::string &name);
    template <typename T, typename = typename std::enable_if<std::is_integral<T>::value, T>::type>
    Instruction(unsigned width, const T code, const T mask, const std::string &name)
        : builtinGroups_(0), printer_(printASMSimple), width(width), opc_(OPCode(width, code, mask)), name_(name)
    {
    }
    virtual std::string print(std::string indent, I pos, unsigned pfillwidth, bool printunused = false);
    bool addCallback(std::function<bool(BitArray &, etiss::CodeSet &, InstructionContext &)> callback,
                     uint32_t builtinGroups, const std::set<uint32_t> &groups = std::set<uint32_t>());
    bool translate(BitArray &, CodeSet &cs, InstructionContext &context);
    uint32_t &presentBuiltinGroups();
    std::set<uint32_t> &presentGroups();
    std::string printASM(BitArray &);
    void setASMPrinter(std::function<std::string(BitArray &, Instruction &)> printer);
    inline std::string toString() const { return name_; }
};

/**
    holds etiss::instr::Instruction instances and handles automatic instruction
tree creation. <pre> Location in an instruction translation tree:
    ModedInstructionSet
        ↳ VariableInstructionSet (e.g. for mode 0)
            ↳ <b>InstructionSet</b> (e.g. 32 bit)
                ↳ Instruction (e.g. LDR, STR)
            ↳ <b>InstructionSet</b> (e.g. 16 bit)
</pre>
*/
class InstructionSet : public etiss::ToString
{
  public:
    etiss_del_como(InstructionSet)

        VariableInstructionSet &parent_;
    const std::string name_;
    const unsigned width_;
    const unsigned chunk_size;
    InstructionSet(VariableInstructionSet &parent, unsigned width, const std::string &name, unsigned c_size = 4);
    ~InstructionSet();

    Instruction *get(const OPCode &key);
    Instruction &open(const OPCode &key, const std::string &name);
    Instruction *create(const OPCode &key, const std::string &name);

    template <typename T>
    Instruction &open(T code, T val, const std::string &name)
    {
        return open(OPCode(width_, code, val), name);
    }

    bool compile();
    bool compile(Node *node, BitArray code, Instruction *instr);

    Instruction *resolve(BitArray &instr);
    Instruction *resolve(Node *node, BitArray &instr);

    std::string print(std::string prefix, bool printunused = false);

    Instruction &getInvalid();

    void foreach (std::function<void(Instruction &)> func);

    size_t size();

    inline std::string toString() const { return name_; }

  private:
    std::map<const OPCode *, Instruction *, etiss::instr::less> instrmap_;

    Node **root_; // holds the entry of the bucket tree in decoding and compilition algorithm

    Instruction invalid;
};

/**
    holds etiss::instr::InstructionSet instances with different bit widths.

<pre>
    Location in an instruction translation tree:
    ModedInstructionSet
        ↳ <b>VariableInstructionSet</b> (e.g. for mode 0)
            ↳ InstructionSet (e.g. 32 bit)
                ↳ Instruction (e.g. LDR, STR)
            ↳ InstructionSet (e.g. 16 bit)
</pre>
*/
class VariableInstructionSet
{
  private:
    std::map<unsigned, InstructionSet *> ismap_;

  public:
    ModedInstructionSet &parent_;
    unsigned width_;
    const std::string archname_;
    std::function<void(VariableInstructionSet &, InstructionContext &, BitArray &)> length_updater_;

  public:
    etiss_del_como(VariableInstructionSet)

        VariableInstructionSet(ModedInstructionSet &, unsigned width, const std::string &archname);
    ~VariableInstructionSet();
    bool compile();

    InstructionSet *get(unsigned width);
    InstructionSet *create(unsigned width, const std::string &name = std::string());
    InstructionSet &open(unsigned width, const std::string &name = std::string());
    inline InstructionSet *getMain() { return get(width_); }
    inline InstructionSet *createMain(const std::string &name = std::string()) { return create(width_); }
    inline InstructionSet &openMain(const std::string &name = std::string()) { return open(width_); }

    template <typename T>
    Instruction &open(unsigned bits, T code, T mask, const char *name)
    {
#if DEBUG
        unsigned bytes = bits >> 3;
        if (bytes * 8 != bits)
        {
            etiss_log(ERROR, "Invalid bit count");
            throw std::runtime_error();
        }
#endif
        return open(bits).open<T>(bits, code, mask, std::string(name));
    }

    void foreach (std::function<void(InstructionSet &)> func);

    std::string print(std::string prefix = std::string());
};

/**
    holds etiss::instr::VariableInstructionSet instances for different modes.

    The field ETISS_CPU::mode selects the matching VariableInstructionSet from
this ModedInstructionSet.

    ETISS includes a mode check at the start of a translation block to check if the translated block was compiled with
the same mode as the current mode. If the modes mismatch the block will be discarded and translated again.

<pre>
    Location in an instruction translation tree:
    <b>ModedInstructionSet</b>
        ↳ VariableInstructionSet (e.g. for mode 0)
            ↳ InstructionSet (e.g. 32 bit)
                ↳ Instruction (e.g. LDR, STR)
            ↳ InstructionSet (e.g. 16 bit)
</pre>
*/
class ModedInstructionSet
{
  private:
    std::map<uint32_t, std::string> modetostring_;
    std::map<std::string, uint32_t> stringtomode_;
    std::map<uint32_t, VariableInstructionSet *> vismap_;
    std::map<VariableInstructionSet *, uint32_t> invvismap_;

  public:
    const std::string archname_;

  public:
    etiss_del_como(ModedInstructionSet)

        ModedInstructionSet(const std::string &name);
    ~ModedInstructionSet();

    VariableInstructionSet *get(uint32_t mode);
    VariableInstructionSet *create(uint32_t mode, unsigned width, const std::string &name = std::string());
    /**
        @attention in non debug build a width missmatch will be silently ignored
    */
    VariableInstructionSet &open(uint32_t mode, unsigned width, const std::string &name = std::string());

    template <typename T>
    Instruction &open(uint32_t mode, unsigned width, unsigned bits, T code, T mask, const char *instrname)
    {
        return open(mode, width).open<T>(bits, code, mask, instrname);
    }

    uint32_t getMode(VariableInstructionSet *vis);
    inline uint32_t getMode(VariableInstructionSet &vis) { return getMode(&vis); }

    void foreach (std::function<void(VariableInstructionSet &)> call);

    bool compile();

    std::string print(std::string prefix = std::string());
};

/**
    maps to ModedInstructionSet
*/
class InstructionCollection
{
  private:
    std::set<InstructionClass *> classes_;
    template <typename... T>
    void add(InstructionClass &klass, T &...args)
    {
        classes_.insert(&klass);
        add(args...);
    }
    inline void add() {}

  public:
    etiss_del_como(InstructionCollection)

        const std::string name_; // e.g. ARMv6-M
    template <typename... T>
    inline InstructionCollection(const std::string &name, InstructionClass &class1, T &...otherclasses) : name_(name)
    {
        add(class1, otherclasses...);
    }
    inline void foreach (std::function<void(InstructionClass &)> call)
    {
        for (auto iter = classes_.begin(); iter != classes_.end(); iter++)
        {
            call(**iter);
        }
    }
    void addTo(ModedInstructionSet &set, bool &ok);
};
/**
    maps to VariableInstructionSet
*/
class InstructionClass
{
  private:
    std::set<InstructionGroup *> groups_;
    template <typename... T>
    void add(InstructionGroup &group, T &...args)
    {
        groups_.insert(&group);
        add(args...);
    }
    inline void add() {}

  public:
    const unsigned mode_;    // e.g. 0 for ARM 1 for thumb
    const std::string name_; // e.g. ARM
    const unsigned width_;   // most common read width (fastest)
  public:
    etiss_del_como(InstructionClass)

        template <typename... T>
        InstructionClass(unsigned mode, const std::string &name, unsigned width, InstructionGroup &group1,
                         T &...othergroups)
        : mode_(mode), name_(name), width_(width)
    {
        add(group1, othergroups...);
    }
    inline void foreach (std::function<void(InstructionGroup &)> call)
    {
        for (auto iter = groups_.begin(); iter != groups_.end(); iter++)
        {
            call(**iter);
        }
    }
    void addTo(VariableInstructionSet &set, bool &ok);
};

/**
    maps to InstructionSet
*/
class InstructionGroup : public etiss::ToString
{
    friend class InstructionDefinition;

  private:
    std::set<InstructionDefinition *> defs_;

  public:
    const std::string name_; // e.g. thumb / thumb-2
    const unsigned width_;   // e.g. 16/32 bits
  public:
    etiss_del_como(InstructionGroup)

        inline InstructionGroup(const std::string &name, unsigned width)
        : name_(name), width_(width)
    {
    }
    inline void foreach (std::function<void(InstructionDefinition &)> call)
    {
        for (auto iter = defs_.begin(); iter != defs_.end(); iter++)
        {
            call(**iter);
        }
    }
    void addTo(InstructionSet &set, bool &ok);
    inline std::string toString() const { return name_; }
};

/**
    maps to Instruction
*/
class InstructionDefinition : public etiss::ToString
{
  public:
    InstructionGroup &group_;
    const std::string name_;
    const OPCode opc_;
    const std::function<bool(BitArray &, etiss::CodeSet &, InstructionContext &)> callback_;
    const std::function<std::string(BitArray &, Instruction &)> ASMprinter_;
    const uint32_t builtinGroups_;

  public:
    etiss_del_como(InstructionDefinition)

        template <typename T>
        InstructionDefinition(InstructionGroup &ig, const std::string &name, T code, T mask,
                              std::function<bool(BitArray &, etiss::CodeSet &, InstructionContext &)> callback,
                              uint32_t builtinGroups, std::function<std::string(BitArray &, Instruction &)> ASMprinter)
        : group_(ig)
        , name_(name)
        , opc_(ig.width_, code, mask)
        , callback_(callback)
        , ASMprinter_(ASMprinter)
        , builtinGroups_(builtinGroups)
    {
        if (!callback)
        {
            etiss_log(FATALERROR, (std::string("Instruction defined without a function callback: ") + name));
            return;
        }
        group_.defs_.insert(this);
    }
    inline ~InstructionDefinition()
    {
        // group_.defs_.erase(this); // removed since InstructionDefinition should not be deleted during execution
    }
    void addTo(Instruction &set, bool &ok);
    inline std::string toString() const { return group_.name_ + ":" + name_; }
};

#if __cplusplus >= 201103L
uint32_t operator"" _i32(const char *s);
#endif

uint32_t parse_i32(const char *s);

template <typename T_>
/**

    @brief this parser basically allows to write as a string hexadecimal values which will be appended as if it is one
hexadecimal sequence and the "0x" prefix is replaced by a "<decimal number>x" [e.g. 12x] that defines the length in
bits. e.g. "2xF 2x0 4xF" -> 0xCF

    <pre>
        syntax:
            string: definition [' ' string]
            definition: bit_count 'x' bit_value
            bit_count: digit [bit_count]
            digit: '0' | '1' | '2' | '3' | '4' | '5' | '6' | '7' | '8' | '9'
            bit_value: hdigit [bit_value]
            hdigit: '0' | '1' | '2' | '3' | '4' | '5' | '6' | '7' | '8' | '9' |
'A' | 'B' | 'C' | 'D' | 'E' | 'F'
    </pre>
    bit_count is a decimal number that defines the length in bits of the definition.
    bit_value defines the values of the bits of the definition in hexadecimal format.
    the definitions are alwas placed at the least significant bits and are left shifted by definitions to the right from
them. the total sum of bit_count occurences in a string must match the width of the return type otherwise an error
message is printed the behaviour is undefined in case of a bit_value that has less bits than defined by the bit_count.

    <pre>
        example parsing process of "2xF 2x0 2xF 10x0":
            initial value:          0x0000
            parse 1. definition:    0x0003
            parse 2. definition:    0x000C
            parse 3. definition:    0x0033
            parse 4. definition:    0xCC00
    </pre>

@see etiss::instr::OPCode for an example use of this syntax.

*/
typename std::enable_if<std::is_integral<T_>::value, typename std::make_unsigned<T_>::type>::type parse_i(
    const char *s, bool *good = 0)
{
    if (good)
        *good = true;
    typedef typename std::make_unsigned<T_>::type U;
    unsigned shifted = 0;
    unsigned pos = 0;
    int mode = 0;
    U tmp = 0;
    U ret = 0;
    U mask = 0;
    do
    {
        switch (mode)
        {
        case 0:
            if (s[pos] >= '0' && s[pos] <= '9')
            {
                tmp = tmp * 10 + s[pos] - '0';
            }
            else if (s[pos] == 'x' || s[pos] == 'x')
            {
                mask = 0;
                ret = ret << tmp;
                shifted += tmp;
                for (unsigned i = 0; i < tmp; i++)
                    mask = (mask << 1) | 1;
                tmp = 0;
                mode = 1;
            }
            else if (s[pos] == ' ' || s[pos] == '\t')
            {
                // ignore spaces
                // TODO only ignore leading spaces
            }
            else
            {
                if (good)
                    *good = false;
                etiss::log(etiss::ERROR, std::string("Failed to parse literal ") + s);
                return (U)(T_)-1;
            }
            break;
        case 1:
            if (s[pos] >= '0' && s[pos] <= '9')
            {
                tmp = tmp * 16 + s[pos] - '0';
            }
            else if (s[pos] >= 'a' && s[pos] <= 'f')
            {
                tmp = tmp * 16 + s[pos] + 10 - 'a';
            }
            else if (s[pos] >= 'A' && s[pos] <= 'F')
            {
                tmp = tmp * 16 + s[pos] + 10 - 'A';
            }
            else if (s[pos] == ' ' || s[pos] == '\t' || s[pos] == 0)
            {
                // complain if hex is shorter than bit length?
                ret = ret | (tmp & mask);
                tmp = 0;
                mode = 0;
            }
            else
            {
                if (good)
                    *good = false;
                etiss::log(etiss::ERROR, std::string("Failed to parse literal ") + s);
                return (U)(T_)-1;
            }
        }
    } while (s[pos++] != 0);

    if (shifted != 32)
    {
        if (good)
            *good = false;
        etiss::log(etiss::ERROR, std::string("Failed to parse literal due to invalid length: ") + s);
        // return  (U)(T_)-1; return the parsed value anyway
    }

    return ret;
}

} // namespace instr

} // namespace etiss
#endif
