#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 25 11:16:01 2019
# Process ID: 6360
# Current directory: C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1
# Command line: vivado.exe -log tetris.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris.tcl
# Log file: C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/tetris.vds
# Journal file: C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tetris.tcl -notrace
Command: synth_design -top tetris -part xa7a35tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8580 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:28]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:43]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:44]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:45]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:46]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:47]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:49]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:50]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:107]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_paramter.v:108]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 483.805 ; gain = 116.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tetris' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:4]
INFO: [Synth 8-6157] synthesizing module 'randomizer' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/randomizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'randomizer' (1#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/randomizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/debouncer.v:1]
WARNING: [Synth 8-350] instance 'debouncer_btn_drop_' of module 'debouncer' requires 4 connections, but only 3 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:62]
WARNING: [Synth 8-350] instance 'debouncer_btn_rotate_' of module 'debouncer' requires 4 connections, but only 3 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:67]
WARNING: [Synth 8-350] instance 'debouncer_btn_left_' of module 'debouncer' requires 4 connections, but only 3 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:72]
WARNING: [Synth 8-350] instance 'debouncer_btn_right_' of module 'debouncer' requires 4 connections, but only 3 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:77]
WARNING: [Synth 8-350] instance 'debouncer_btn_down_' of module 'debouncer' requires 4 connections, but only 3 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:82]
INFO: [Synth 8-6157] synthesizing module 'calc_cur_blk' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/calc_cur_blk.v:3]
INFO: [Synth 8-6155] done synthesizing module 'calc_cur_blk' (3#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/calc_cur_blk.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/vga_display.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/vga_display.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/vga_display.v:182]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (4#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/vga_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_clock' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/game_clock.v:1]
INFO: [Synth 8-6155] done synthesizing module 'game_clock' (5#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/game_clock.v:1]
INFO: [Synth 8-6157] synthesizing module 'calc_test_pos_rot' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/calc_test_pos_rot.v:3]
INFO: [Synth 8-6155] done synthesizing module 'calc_test_pos_rot' (6#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/calc_test_pos_rot.v:3]
INFO: [Synth 8-6157] synthesizing module 'cal_next_blk' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:146]
INFO: [Synth 8-6155] done synthesizing module 'cal_next_blk' (7#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:24]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/seg_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (8#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/seg_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'complete_row' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/complete_row.v:3]
INFO: [Synth 8-6155] done synthesizing module 'complete_row' (9#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/complete_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_picture_SO' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:23]
	Parameter BLACK_RGB bound to: 24'b000000000000000000000000 
	Parameter BLUE_RGB bound to: 24'b000000000000000011111111 
	Parameter GREEN_RGB bound to: 24'b000000001111111100000000 
	Parameter CYAN_RGB bound to: 24'b000000001111111111111111 
	Parameter RED_RGB bound to: 24'b111111110000000000000000 
	Parameter PURPLE_RGB bound to: 24'b111111110000000011111111 
	Parameter YELLOW_RGB bound to: 24'b111111111111111100000000 
	Parameter WHITE_RGB bound to: 24'b111111111111111111111111 
	Parameter H_DISP bound to: 12'b001100100000 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:65]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:66]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:67]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/.Xil/Vivado-6360-DESKTOP-I5LTPVM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (10#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/.Xil/Vivado-6360-DESKTOP-I5LTPVM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_driver.v:23]
	Parameter X_AHEAD bound to: 12'b000000000000 
	Parameter H_SYNC bound to: 12'b000010000000 
	Parameter H_BACK bound to: 12'b000001011000 
	Parameter H_ACTIVE bound to: 12'b001100100000 
	Parameter H_FRONT bound to: 12'b000000101000 
	Parameter V_SYNC bound to: 12'b000000000100 
	Parameter V_BACK bound to: 12'b000000010111 
	Parameter V_ACTIVE bound to: 12'b001001011000 
	Parameter V_FRONT bound to: 12'b000000000001 
	Parameter H_TOTAL bound to: 12'b010000100000 
	Parameter V_TOTAL bound to: 12'b001001110100 
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (11#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_driver.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_0_2/synth/blk_mem_gen_0.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: aartix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 109600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 109600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 109600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 109600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 27 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.3536 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_1_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_0_2/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (22#1) [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_0_2/synth/blk_mem_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: aartix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_1.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 90010 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 90010 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 90010 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 90010 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 22 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.353599 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_1_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (23#1) [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/blk_mem_gen_1_1/synth/blk_mem_gen_1.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'display_picture_SO' (24#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:23]
WARNING: [Synth 8-350] instance 'diaplay_pictureso' of module 'display_picture_SO' requires 9 connections, but only 7 given [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:520]
WARNING: [Synth 8-3848] Net still_pieces in module/entity tetris does not have driver. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:112]
INFO: [Synth 8-6155] done synthesizing module 'tetris' (25#1) [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:03:41 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[15] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[14] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[13] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[12] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[11] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[10] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[9] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[8] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[7] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[6] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[5] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[4] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[3] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[2] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[1] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
WARNING: [Synth 8-3295] tying undriven pin display_:still_pieces[0] to constant 0 [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:163]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:03:42 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:03:42 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xa7a35tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'diaplay_pictureso/CLK_U0'
Finished Parsing XDC File [c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'diaplay_pictureso/CLK_U0'
Parsing XDC File [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[0]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[1]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[2]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[3]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[4]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[5]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[6]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[7]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[0]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[1]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[2]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[3]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[4]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[5]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[6]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[7]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[7]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[6]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[5]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[4]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[3]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[2]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[1]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'rgb_b[0]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[7]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[6]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[5]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[4]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[3]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[2]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[1]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'rgb_r[0]'. [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc:84]
Finished Parsing XDC File [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tetris_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/constrs_1/new/PINS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tetris_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tetris_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1011.563 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1011.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1011.563 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1011.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_too_fast. (constraint file  c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_too_fast. (constraint file  c:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for diaplay_pictureso/gameover_picture. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diaplay_pictureso/start_picture. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for diaplay_pictureso/CLK_U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounced" won't be mapped to RAM because it is too sparse
DSP Debug: swapped A/B pins for adder 000001E0DF1A2D90
DSP Debug: swapped A/B pins for adder 000001E0DF1A3270
DSP Debug: swapped A/B pins for adder 000001E0DF1A1530
DSP Debug: swapped A/B pins for adder 000001E0DF1A1F50
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "game_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "seg_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_requst_d0_reg' into 'blank_d0_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/tetris_project/VGA_Display_Source/vga_driver.v:139]
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/display_picture_SO.v:125]
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shifting_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shifting_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/vga_display.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'blk_1_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'blk_2_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'blk_3_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'blk_4_reg' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/new/cal_next_blk.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:58 ; elapsed = 00:04:04 . Memory (MB): peak = 1011.563 ; gain = 643.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              220 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   5 Input    220 Bit        Muxes := 1     
	   4 Input    220 Bit        Muxes := 1     
	   6 Input    220 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 22    
	   8 Input      8 Bit        Muxes := 4     
	  13 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 189   
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tetris 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              220 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   5 Input    220 Bit        Muxes := 1     
	   4 Input    220 Bit        Muxes := 1     
	   6 Input    220 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module randomizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calc_cur_blk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module vga_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	  11 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module game_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calc_test_pos_rot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cal_next_blk 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 4     
Module seg_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module complete_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module display_picture_SO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "seg_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_driver_u0/y_cnt" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP addr_reg, operation Mode is: (PCIN+(A:0x0):B2+C)'.
DSP Report: register vga_driver_u0/x_pos_d0_reg is absorbed into DSP addr_reg.
DSP Report: register addr_reg is absorbed into DSP addr_reg.
DSP Report: operator p_1_out is absorbed into DSP addr_reg.
INFO: [Synth 8-4471] merging register 'shifting_row_reg[4:0]' into 'shifting_row_reg[4:0]' [C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.srcs/sources_1/imports/Desktop/verilog-tetris-master/tetris.v:391]
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_btn_drop_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_btn_rotate_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_btn_left_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_btn_right_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_btn_down_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_sw_pause_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_sw_rst_/debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "game_clock_/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "game_clock_/game_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'diaplay_pictureso/vga_driver_u0/y_pos_d0_reg[10]' (FDR) to 'diaplay_pictureso/vga_driver_u0/y_pos_d0_reg[11]'
INFO: [Synth 8-3886] merging instance 'old_mode_reg[1]' (FDRE) to 'old_mode_reg[0]'
INFO: [Synth 8-3886] merging instance 'old_mode_reg[0]' (FDRE) to 'old_mode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\old_mode_reg[2] )
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_3_reg[2]' (LD) to 'cal_next_test_blk/blk_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_4_reg[1]' (LD) to 'cal_next_test_blk/blk_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_4_reg[2]' (LD) to 'cal_next_test_blk/blk_4_reg[4]'
INFO: [Synth 8-3886] merging instance 'diaplay_pictureso/vga_driver_u0/rgb_b_d0_reg[3]' (FD) to 'diaplay_pictureso/vga_driver_u0/rgb_r_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'diaplay_pictureso/vga_driver_u0/rgb_g_d0_reg[3]' (FD) to 'diaplay_pictureso/vga_driver_u0/rgb_r_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_2_reg[5]' (LD) to 'cal_next_test_blk/blk_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_2_reg[6]' (LD) to 'cal_next_test_blk/blk_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_3_reg[6]' (LD) to 'cal_next_test_blk/blk_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_1_reg[4]' (LD) to 'cal_next_test_blk/blk_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_1_reg[5]' (LD) to 'cal_next_test_blk/blk_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_1_reg[6]' (LD) to 'cal_next_test_blk/blk_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'cal_next_test_blk/blk_4_reg[6]' (LD) to 'cal_next_test_blk/blk_4_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (diaplay_pictureso/\vga_driver_u0/rgb_r_d0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (blk_1_reg[7]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_1_reg[3]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_1_reg[2]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_1_reg[1]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_1_reg[0]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[7]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[4]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[3]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[2]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[1]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_2_reg[0]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[7]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[5]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[4]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[3]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[1]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_3_reg[0]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_4_reg[7]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_4_reg[5]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_4_reg[4]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_4_reg[3]) is unused and will be removed from module cal_next_blk.
WARNING: [Synth 8-3332] Sequential element (blk_4_reg[0]) is unused and will be removed from module cal_next_blk.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (score_display_/\seg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:04:52 . Memory (MB): peak = 1012.484 ; gain = 644.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_picture_SO | A*B                  | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_picture_SO | (PCIN+(A:0x0):B2+C)' | 30     | 12     | 48     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
+-------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'diaplay_pictureso/CLK_U0/clk_out1' to pin 'diaplay_pictureso/CLK_U0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:01 ; elapsed = 00:05:08 . Memory (MB): peak = 1054.051 ; gain = 686.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:35 ; elapsed = 00:05:42 . Memory (MB): peak = 1288.813 ; gain = 921.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:40 ; elapsed = 00:05:47 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:42 ; elapsed = 00:05:49 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:42 ; elapsed = 00:05:49 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_0   |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |   530|
|4     |DSP48E1     |     1|
|5     |DSP48E1_1   |     1|
|6     |LUT1        |   239|
|7     |LUT2        |   738|
|8     |LUT3        |  1062|
|9     |LUT4        |  1036|
|10    |LUT5        |   588|
|11    |LUT6        |  2779|
|12    |MUXF7       |   140|
|13    |MUXF8       |     7|
|14    |RAMB36E1    |     1|
|15    |RAMB36E1_1  |     1|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_11 |     1|
|18    |RAMB36E1_12 |     1|
|19    |RAMB36E1_13 |     1|
|20    |RAMB36E1_14 |     1|
|21    |RAMB36E1_15 |     1|
|22    |RAMB36E1_16 |     1|
|23    |RAMB36E1_17 |     1|
|24    |RAMB36E1_18 |     1|
|25    |RAMB36E1_19 |     1|
|26    |RAMB36E1_2  |     1|
|27    |RAMB36E1_20 |     1|
|28    |RAMB36E1_21 |     1|
|29    |RAMB36E1_22 |     1|
|30    |RAMB36E1_23 |     1|
|31    |RAMB36E1_24 |     1|
|32    |RAMB36E1_25 |     1|
|33    |RAMB36E1_26 |     1|
|34    |RAMB36E1_27 |     1|
|35    |RAMB36E1_28 |     1|
|36    |RAMB36E1_29 |     1|
|37    |RAMB36E1_3  |     1|
|38    |RAMB36E1_30 |     1|
|39    |RAMB36E1_31 |     1|
|40    |RAMB36E1_32 |     1|
|41    |RAMB36E1_33 |     1|
|42    |RAMB36E1_34 |     1|
|43    |RAMB36E1_35 |     1|
|44    |RAMB36E1_36 |     1|
|45    |RAMB36E1_37 |     1|
|46    |RAMB36E1_38 |     1|
|47    |RAMB36E1_39 |     1|
|48    |RAMB36E1_4  |     1|
|49    |RAMB36E1_40 |     1|
|50    |RAMB36E1_41 |     1|
|51    |RAMB36E1_42 |     1|
|52    |RAMB36E1_43 |     1|
|53    |RAMB36E1_44 |     1|
|54    |RAMB36E1_45 |     1|
|55    |RAMB36E1_46 |     1|
|56    |RAMB36E1_47 |     1|
|57    |RAMB36E1_48 |     1|
|58    |RAMB36E1_5  |     1|
|59    |RAMB36E1_6  |     1|
|60    |RAMB36E1_7  |     1|
|61    |RAMB36E1_8  |     1|
|62    |RAMB36E1_9  |     1|
|63    |FDRE        |   604|
|64    |FDSE        |     6|
|65    |LD          |    12|
|66    |IBUF        |     8|
|67    |OBUF        |    26|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                         |Module                                         |Cells |
+------+-------------------------------------------------+-----------------------------------------------+------+
|1     |top                                              |                                               |  7829|
|2     |  complete_row_                                  |complete_row                                   |    39|
|3     |  debouncer_btn_down_                            |debouncer                                      |    38|
|4     |  debouncer_btn_drop_                            |debouncer_0                                    |    31|
|5     |  debouncer_btn_left_                            |debouncer_1                                    |    42|
|6     |  debouncer_btn_right_                           |debouncer_2                                    |   187|
|7     |  debouncer_btn_rotate_                          |debouncer_3                                    |   839|
|8     |  debouncer_sw_pause_                            |debouncer_4                                    |   484|
|9     |  debouncer_sw_rst_                              |debouncer_5                                    |   484|
|10    |  diaplay_pictureso                              |display_picture_SO                             |   502|
|11    |    start_picture                                |blk_mem_gen_0                                  |   163|
|12    |      U0                                         |blk_mem_gen_v8_4_2                             |   163|
|13    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                       |   163|
|14    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   163|
|15    |            \valid.cstr                          |blk_mem_gen_generic_cstr                       |   163|
|16    |              \bindec_a.bindec_inst_a            |bindec_6                                       |    25|
|17    |              \has_mux_a.A                       |blk_mem_gen_mux_7                              |   109|
|18    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|19    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|20    |              \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|21    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|22    |              \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|23    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|24    |              \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|25    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|26    |              \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|27    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|28    |              \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|29    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|30    |              \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     1|
|31    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|32    |              \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     1|
|33    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|34    |              \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     1|
|35    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|36    |              \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     1|
|37    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|38    |              \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     1|
|39    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|40    |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|41    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|42    |              \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     1|
|43    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|44    |              \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     1|
|45    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|46    |              \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     1|
|47    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|48    |              \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     2|
|49    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     2|
|50    |              \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23        |     1|
|51    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|52    |              \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24        |     1|
|53    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|54    |              \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25        |     1|
|55    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25 |     1|
|56    |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|57    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|58    |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|59    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|60    |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|61    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|62    |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|63    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|64    |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|65    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|66    |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     2|
|67    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     2|
|68    |              \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|69    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|70    |              \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|71    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|72    |    gameover_picture                             |blk_mem_gen_1                                  |   144|
|73    |      U0                                         |blk_mem_gen_v8_4_2__parameterized1             |   144|
|74    |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized0       |   144|
|75    |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                |   144|
|76    |            \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0       |   144|
|77    |              \bindec_a.bindec_inst_a            |bindec                                         |    22|
|78    |              \has_mux_a.A                       |blk_mem_gen_mux                                |   100|
|79    |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized26        |     1|
|80    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26 |     1|
|81    |              \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized36        |     1|
|82    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36 |     1|
|83    |              \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized37        |     1|
|84    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37 |     1|
|85    |              \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized38        |     1|
|86    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38 |     1|
|87    |              \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized39        |     1|
|88    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39 |     1|
|89    |              \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized40        |     1|
|90    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40 |     1|
|91    |              \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized41        |     1|
|92    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41 |     1|
|93    |              \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized42        |     1|
|94    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42 |     1|
|95    |              \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized43        |     1|
|96    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43 |     1|
|97    |              \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized44        |     1|
|98    |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44 |     1|
|99    |              \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized45        |     1|
|100   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45 |     1|
|101   |              \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized27        |     1|
|102   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27 |     1|
|103   |              \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized46        |     1|
|104   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46 |     1|
|105   |              \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized47        |     1|
|106   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47 |     1|
|107   |              \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized28        |     1|
|108   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28 |     1|
|109   |              \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized29        |     1|
|110   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29 |     1|
|111   |              \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized30        |     1|
|112   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30 |     1|
|113   |              \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized31        |     1|
|114   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31 |     1|
|115   |              \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized32        |     1|
|116   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32 |     1|
|117   |              \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized33        |     1|
|118   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33 |     1|
|119   |              \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized34        |     1|
|120   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34 |     1|
|121   |              \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized35        |     1|
|122   |                \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35 |     1|
|123   |    vga_driver_u0                                |vga_driver                                     |   175|
|124   |  display_                                       |vga_display                                    |  2987|
|125   |  game_clock_                                    |game_clock                                     |    93|
|126   |  randomizer_                                    |randomizer                                     |     8|
|127   |  score_display_                                 |seg_display                                    |    81|
+------+-------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:43 ; elapsed = 00:05:50 . Memory (MB): peak = 1331.508 ; gain = 963.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 360 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:05:38 . Memory (MB): peak = 1331.508 ; gain = 963.848
Synthesis Optimization Complete : Time (s): cpu = 00:05:44 ; elapsed = 00:05:51 . Memory (MB): peak = 1331.508 ; gain = 963.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1331.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:49 ; elapsed = 00:05:56 . Memory (MB): peak = 1331.508 ; gain = 975.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1331.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pinju/Desktop/tetris_projec_6.0/tetris_basic/project_tetris_test.runs/synth_1/tetris.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_utilization_synth.rpt -pb tetris_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 11:22:11 2019...
