<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_memory_bars_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************* -->
<attribute>
  <id>ATTR_MEMORY_BAR_REGS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Holds data and mask to be programmed into Memory BAR/configuration registers.
    These values are calculated by p10_mss_eff_grouping HWP.

    Array arrangements: 4 MIs x 10 registers x 2 entries (data/mask)
      [0][0][0] = [MI0][MCFGP0][data] .... [MI0][9][1] = [MI0][MCMODE2][mask]
      [1][0][0] = [MI1][MCFGP0][data] .... [MI1][9][1] = [MI1][MCMODE2][mask]
      [2][0][0] = [MI2][MCFGP0][data] .... [MI2][9][1] = [MI2][MCMODE2][mask]
      [3][0][0] = [MI3][MCFGP0][data] .... [MI3][9][1] = [MI3][MCMODE2][mask]

    The BARs will be written by p10_sbe_exit_cache_contained HWP when
    called by Hostboot.

    The mask value specifies which bits of the data should be written to the
    underlying HW register.

    Set by p10_mss_eff_grouping.
    Consumers: HB (p10_exit_cache_contaiend)
  </description>
  <valueType>uint64</valueType>
  <array>4 10 2</array>
  <enum>
    MCFGP0         = 0,
    MCFGP1         = 1,
    MCFGPM0        = 2,
    MCFGPM1        = 3,
    MCFGP0A        = 4,
    MCFGP1A        = 5,
    MCFGPM0A       = 6,
    MCFGPM1A       = 7,
    MCMODE2        = 8,
    NUM_BAR_REGS   = 9
  </enum>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MEM_BASES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The address where each memory group starts in the non-mirrored
    memory groups stack. This address is determined by the memory
    grouping process based on the sizes of the memory groups formed
    in each processor.
    Set by p10_mss_eff_grouping.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MEM_SIZES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The memory size of each non-mirrored memory group in the
    non-mirrored memory groups stack. This size is determined by
    the memory grouping process based on the amount of memory
    behind the ports that are grouped together.
    Set by p10_mss_eff_grouping.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
  <id>ATTR_PROC_MIRROR_BASES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The address where each memory group starts in the mirrored
    memory groups stack. This address is determined by
    the memory grouping process based on the sizes of the memory
    groups formed in each processor.
    Set by p10_mss_eff_grouping.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MIRROR_SIZES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The memory size of each memory group in the mirrored memory
    groups stack. This size is determined by the memory grouping
    process based on the amount of memory behind the ports that are
    grouped together.
    Set by p10_mss_eff_grouping.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MEM_BASES_ACK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The actual non-mirrored base addresses of the groups formed
    by the memory grouping process. These values correspond to
    the BAR programming and would be acknowleged on the fabric.
    Set by p10_mss_eff_grouping.
    Used by p10_setup_bars.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_MEM_SIZES_ACK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The actual non-mirrored memory sizes of the groups formed
    by the memory grouping process. These values correspond to
    the BAR programming.
    Set by p10_mss_eff_grouping.
    Used by p10_setup_bars.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
  <id>ATTR_PROC_MIRROR_BASES_ACK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The actual mirrored base addresses of the groups formed
    by the memory grouping process. These values correspond to
    the BAR programming and would be acknowleged on the fabric.
    Set by p10_mss_eff_grouping.
    Used by p10_setup_bars.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_MCC_GROUP_32</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    creator: p10_mss_eff_grouping
    consumer: mss_setup_bars
    Data Structure from eff grouping to setup bars to help determine
    different groups. Measured in GB.
    Non-Mirroring array[0-7][0.20]:
            0-- Port size;
            1-- No of ports in group;
            2-- Total group size of non-mirroring;
            3-- Base address;
         4-11-- PortID number in group;
           12-- Alt Memory valid(0);
           13-- Alt Memory valid (1);
           14-- Alt Group size (0);
           15-- Alt Group size(1);
           16-- Alt Base address (0);
           17-- Alt Base address (1);
           18-- SMF Memory Valid
           19-- SMF Group Size (size[22:35] in lower bits)
           20-- SMF Base Address (addr[22:35] in lower bits)
    Mirroring array[8-15][0:20]:
           Same index description as above for mirror groups.
   </description>
  <valueType>uint32</valueType>
  <array>16,21</array>
  <enum>
    MCC_SIZE          = 0,
    NUM_MCC_IN_GROUP  = 1,
    GROUP_SIZE        = 2,
    BASE_ADDR         = 3,
    MCC_ID_1          = 4,
    MCC_ID_2          = 5,
    MCC_ID_3          = 6,
    MCC_ID_4          = 7,
    MCC_ID_5          = 8,
    MCC_ID_6          = 9,
    MCC_ID_7          = 10,
    MCC_ID_8          = 11,
    ALT_VALID_0       = 12,
    ALT_VALID_1       = 13,
    ALT_SIZE_0        = 14,
    ALT_SIZE_1        = 15,
    ALT_BASE_ADDR_0   = 16,
    ALT_BASE_ADDR_1   = 17,
    SMF_VALID         = 18,
    SMF_SIZE          = 19,
    SMF_BASE_ADDR     = 20
  </enum>
  <writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_HTM_QUEUES</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The number of HTM queues to be reserved for each port in order
    to improve HTM trace performance.
    This number is calculated in memory grouping process when the
    HTM trace spaces are determined.
    Set by p10_mss_eff_grouping.
    Used by p10_htm_setup.
  </description>
  <valueType>uint8</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
  <id>ATTR_PROC_MIRROR_SIZES_ACK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    The actual mirrored memory sizes of the groups formed
    by the memory grouping process. These values correspond to
    the BAR programming.
    Set by p10_mss_eff_grouping.
    Used by p10_setup_bars.
  </description>
  <valueType>uint64</valueType>
  <array>8</array>
  <writeable/>
  <initToZero/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
  <id>ATTR_MSS_MEM_MC_IN_GROUP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    An 8 bit vector that would be a designation of which MC are involved
    in the group. Set by p10_mss_eff_grouping.
  </description>
  <valueType>uint8</valueType>
  <writeable/>
  <array>8</array>
  <persistRuntime/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MEM_MIRROR_PLACEMENT_POLICY</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Define placement policy/scheme for non-mirrored/mirrored memory layout
    NORMAL = non-mirrored start: 0, mirrored start: 1024TB
    FLIPPED = mirrored start: 0, non-mirrored start: 512TB
    Set by platform.
    Used by p10_mss_eff_grouping.
  </description>
  <valueType>uint8</valueType>
  <enum>
    NORMAL = 0x0,
    FLIPPED = 0x1
  </enum>
  <platInit/>
  <mrwHide/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MAX_INTERLEAVE_GROUP_SIZE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    The physical capacity of each msel region is 16_TB.
    This attribute defines the maximum addressable space to be used within each msel,
    which may be lower than the physical capacity.
  </description>
  <valueType>uint64</valueType>
  <writeable/>
  <persistRuntime/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_INTERLEAVE_ENABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Used in the setting of groups. It is a bit vector.
    If the value BITWISE_AND 0x01 = 0x01 then groups  of 1 MCC is allowed,
    if the value BITWISE_AND 0x02 = 0x02, then groups of 2 MCCs is allowed,
    if the value BITWISE_AND 0x04 = 0x04, then groups of 3 MCCs is allowed,
    if the value BITWISE_AND 0x08 = 0x08, then groups of 4 MCCs is allowed,
    if the value BITWISE_AND 0x20 = 0x20, then groups of 6 MCCs is allowed,
    if the value BITWISE_AND 0x80 = 0x80, then groups of 8 MCCs is allowed.
    Provided by the MRW.
    The memory grouping is done at the MCC level and this attribute tells
    the grouping process how many MCCs are allowed be grouped together. If
    no groups can be formed according to the allowed groups then an error
    will be thrown.
  </description>
  <valueType>uint8</valueType>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_INTERLEAVE_GRANULARITY</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Determines the stride covered by each granule in an interleaving
    group. The default stride -- 128B -- is the only value intended for
    production FW use. All other combinations are for experimental
    performance evaluation.

    Regardless of this attribute value, groups of size 1, 3, and 6
    will be forced to 128B stride based on the logic capabilities.
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <enum>
    128_B = 0x00,
    256_B = 0x01,
    512_B = 0x02,
     1_KB = 0x03,
     2_KB = 0x04,
     4_KB = 0x05,
     8_KB = 0x06,
    16_KB = 0x07,
    32_KB = 0x08
  </enum>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_MEM_IPL_COMPLETE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Written when memory calculations are complete. If true, memory
    attributes are valid and can be reliably used. Note that this
    has no implications on the processor state or memory state.
    Set by p10_mss_eff_grouping.
    Used by p10_query_mssinfo.
  </description>
  <valueType>uint8</valueType>
  <enum>
    FALSE = 0x0,
    TRUE = 0x1
  </enum>
  <writeable/>
  <persistRuntime/>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MRW_HW_MIRRORING_ENABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    REQUIRED:
      HW mirroring is enabled, and all channels are required
      to be part of a mirrored group.
    REQUESTED:
      HW mirroring is enabled. Mirroring will be configured for
      groups which support it, but not all channels are required
      to be mirrored.
    OFF:
      HW mirroring is disabled.
    Provided by the MRW.
    If mirroring is REQUIRED, all MCCs' subchannels must be enabled in
    order for them to be all grouped.  Otherwise, there will be an error results
    from the memory grouping process (RC_MSS_EFF_GROUPING_UNABLE_TO_GROUP).
  </description>
  <valueType>uint8</valueType>
  <platInit>mrw</platInit>
  <enum>
    OFF       = 0x0,
    REQUIRED  = 0x1,
    REQUESTED = 0x2
  </enum>
</attribute>
<!-- ********************************************************************** -->

</attributes>
