
*** Running vivado
    with args -log bcddisplay4.vds -m64 -mode batch -messageDb vivado.pb -notrace -source bcddisplay4.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bcddisplay4.tcl -notrace
Command: synth_design -top bcddisplay4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 304.316 ; gain = 97.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcddisplay4' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcddisplay4.v:1]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'binary_to_BCD' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/binary_to_BCD.v:1]
INFO: [Synth 8-638] synthesizing module 'add3' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/add3.v:1]
INFO: [Synth 8-256] done synthesizing module 'add3' (1#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/add3.v:1]
INFO: [Synth 8-256] done synthesizing module 'binary_to_BCD' (2#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/binary_to_BCD.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'HUNDREDS' does not match port width (2) of module 'binary_to_BCD' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcddisplay4.v:9]
INFO: [Synth 8-638] synthesizing module 'mux4to1' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/mux4to1.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux4to1' (3#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/mux4to1.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (2) of module 'mux4to1' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcddisplay4.v:10]
INFO: [Synth 8-638] synthesizing module 'slowclock' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/slowclock.v:1]
INFO: [Synth 8-256] done synthesizing module 'slowclock' (4#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/slowclock.v:1]
INFO: [Synth 8-638] synthesizing module 'my_counter' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/my_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'my_counter' (5#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/my_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder2to4' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/decoder2to4.v:1]
INFO: [Synth 8-256] done synthesizing module 'decoder2to4' (6#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/decoder2to4.v:1]
INFO: [Synth 8-638] synthesizing module 'bcd7seg' [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcd7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd7seg' (7#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcd7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcddisplay4' (8#1) [D:/test/BBIN_to_BCD_8_bit/BBIN_to_BCD_8_bit.srcs/sources_1/new/bcddisplay4.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 340.648 ; gain = 134.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 340.648 ; gain = 134.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/test/bin_bcd/bin_bcd.srcs/constrs_1/new/hyyt.xdc]
Finished Parsing XDC File [D:/test/bin_bcd/bin_bcd.srcs/constrs_1/new/hyyt.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/test/bin_bcd/bin_bcd.srcs/constrs_1/new/hyyt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcddisplay4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcddisplay4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 624.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add3 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module bcd7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design bcddisplay4 has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 624.500 ; gain = 417.918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 624.500 ; gain = 417.918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 624.500 ; gain = 417.918

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    22|
|4     |LUT2   |     4|
|5     |LUT4   |     9|
|6     |LUT5   |    12|
|7     |LUT6   |     7|
|8     |MUXF7  |     4|
|9     |FDRE   |    24|
|10    |IBUF   |     9|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   109|
|2     |  u2     |slowclock  |    54|
|3     |  u3     |my_counter |    26|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 624.500 ; gain = 114.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 624.500 ; gain = 417.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 624.500 ; gain = 400.566
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 624.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 01 13:22:34 2023...
