/afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/regFile.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/regFile.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module regFile

Top level modules:
	regFile

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/branch_ALU.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/branch_ALU.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module branch_ALU

Top level modules:
	branch_ALU

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/control_unit.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/control_unit.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module control_unit

Top level modules:
	control_unit

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/btr.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/btr.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module btr

Top level modules:
	btr

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftLeft.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftLeft.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftLeft

Top level modules:
	shiftLeft

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory

Top level modules:
	memory

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/rotateLeft.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/rotateLeft.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rotateLeft

Top level modules:
	rotateLeft

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/fetch.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/fetch.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nand2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nand2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/execute.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/execute.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module execute

Top level modules:
	execute

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/clkrst.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/clkrst.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/xor3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/xor3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module xor3

Top level modules:
	xor3

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc

Top level modules:
	proc

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nand3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nand3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand3

Top level modules:
	nand3

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/mux2_1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/mux2_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/extension_unit.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/extension_unit.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module extension_unit

Top level modules:
	extension_unit

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/decode.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/decode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module decode

Top level modules:
	decode

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftRight_Arithmetic.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftRight_Arithmetic.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftRight_Arithmetic

Top level modules:
	shiftRight_Arithmetic

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shifter.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shifter.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/sco.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/sco.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module sco

Top level modules:
	sco

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/rotateRight.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/rotateRight.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rotateRight

Top level modules:
	rotateRight

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/register.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/register.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register

Top level modules:
	register

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/instruction_decode.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/instruction_decode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module instruction_decode

Top level modules:
	instruction_decode

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftRight_Logical.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/shiftRight_Logical.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftRight_Logical

Top level modules:
	shiftRight_Logical

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/mux4_1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/mux4_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory2c.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory2c.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory2c.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/memory2c.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/regFile_bypass.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/regFile_bypass.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module regFile_bypass

Top level modules:
	regFile_bypass

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/carryLogic.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/carryLogic.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module carryLogic

Top level modules:
	carryLogic

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/dff.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/dff.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff

Top level modules:
	dff

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/cla_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/cla_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_16b

Top level modules:
	cla_16b

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/wb.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/wb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module wb

Top level modules:
	wb

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/seq.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/seq.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module seq

Top level modules:
	seq

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nor2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/nor2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nor2

Top level modules:
	nor2

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/branch_jump.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/branch_jump.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module branch_jump

Top level modules:
	branch_jump

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/slbi.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/slbi.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module slbi

Top level modules:
	slbi

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc_hier_bench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/proc_hier_bench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/not1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/not1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module not1

Top level modules:
	not1

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/alu.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/alu.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/alu_Execute.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/alu_Execute.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu_Execute

Top level modules:
	alu_Execute

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/fullAdder_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/compute_C_in.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/compute_C_in.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module compute_C_in

Top level modules:
	compute_C_in

} {} {}} /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/cla_4b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/y/a/yavnilovitch/private/ECE552/demo1/verilog/cla_4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_4b

Top level modules:
	cla_4b

} {} {}}
