 
****************************************
Report : area
Design : full_chip
Version: O-2018.06-SP1
Date   : Tue Dec 31 00:25:16 2024
****************************************

Library(s) Used:

    scc018ug_uhd_rvt_ss_v1p62_125c_basic (File: /home/huzi/Soc/lib/SMIC180/SCC018UG_UHD_RVT_V0p4a/liberty/1.8v/scc018ug_uhd_rvt_ss_v1p62_125c_basic.db)
    USERLIB (File: /home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X32_slow_syn.db)
    USERLIB (File: /home/huzi/Soc/lib/SMIC180/MEM_IP_20MHz/db/RA1SHD8192X64_slow_syn.db)
    SP018_V1p4_max (File: /home/huzi/Soc/lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/syn/SP018_V1p4_max.db)

Number of ports:                        58727
Number of nets:                         96367
Number of cells:                        47489
Number of combinational cells:          33961
Number of sequential cells:             12036
Number of macros/black boxes:              88
Number of buf/inv:                       9596
Number of references:                      11

Combinational area:             361826.041293
Buf/Inv area:                    61389.083068
Noncombinational area:          541345.744389
Macro/Black Box area:          5163918.375000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               6067090.160681
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area                  Local cell area
                                  ---------------------  -------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes         Design
--------------------------------  ------------  -------  -----------  -----------  ------------  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
full_chip                         6067090.1607    100.0     327.3984       0.0000   688000.0000  full_chip
u_e203_soc_top                    5378762.7623     88.7       0.0000       0.0000        0.0000  e203_soc_top
u_e203_soc_top/u_e203_subsys_top  5378762.7623     88.7      11.2896       0.0000        0.0000  e203_subsys_top
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main
                                  5264829.9979     86.8     899.4048       0.0000        0.0000  e203_subsys_main
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top
                                  4715145.0047     77.7      11.2896       0.0000        0.0000  e203_cpu_top
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu
                                   239077.9833      3.9      65.8560       0.0000        0.0000  e203_cpu_MASTER1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl
                                      445.9392      0.0      84.6720       0.0000        0.0000  e203_clk_ctrl
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/dtcm_active_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/itcm_active_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core
                                   199882.3728      3.3      11.2896       0.0000        0.0000  e203_core
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu
                                    10834.2531      0.2     321.7536       0.0000        0.0000  e203_biu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt
                                     1687.7952      0.0    1512.8064       0.0000        0.0000  sirv_gnrl_icb_arbt_AW32_DW32_USR_W1_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY1_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo
                                      174.9888      0.0      33.8688       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt
                                     3654.0673      0.1    3234.4705       0.0000        0.0000  sirv_gnrl_icb_splt_AW32_DW32_FIFO_OUTS_NUM1_FIFO_CUT_READY1_SPLT_NUM6_SPLT_PTR_1HOT1_SPLT_PTR_W6_ALLOW_DIFF0_ALLOW_0CYCL_RSP1_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo
                                      419.5968      0.0      33.8688       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                      317.9904      0.0      11.2896     270.9504        0.0000  sirv_gnrl_dffl_DW6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer
                                     5170.6370      0.1      52.6848       0.0000        0.0000  sirv_gnrl_icb_buffer_OUTS_CNT_W1_AW32_DW32_CMD_CUT_READY1_RSP_CUT_READY1_CMD_DP1_RSP_DP1_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/outs_cnt_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_24
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo
                                     3307.8529      0.1      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW78
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     3102.7585      0.1      86.5536    2980.4545        0.0000  sirv_gnrl_dffl_DW78_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW78_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo
                                     1742.3617      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW35_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW35_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu
                                   157320.5799      2.6      26.3424       0.0000        0.0000  e203_exu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu
                                    46804.8009      0.8    7961.0497       0.0000        0.0000  e203_exu_alu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_bjp
                                     1243.7376      0.0    1243.7376       0.0000        0.0000  e203_exu_alu_bjp
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl
                                     1388.6208      0.0    1388.6208       0.0000        0.0000  e203_exu_alu_csrctrl
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath
                                    17214.7587      0.3   12506.9954       0.0000        0.0000  e203_exu_alu_dpath
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/add_1_root_add_288_2
                                     1633.2288      0.0    1633.2288       0.0000        0.0000  e203_exu_alu_dpath_DW01_add_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW33_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_0_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW33_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW33_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW33_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu
                                     4677.6577      0.1    4433.0497       0.0000        0.0000  e203_exu_alu_lsuagu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_leftover_err_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW4_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW4_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv
                                    10996.0707      0.2   10303.6418       0.0000        0.0000  e203_exu_alu_muldiv
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr
                                      312.3456      0.0       5.6448     270.9504        0.0000  sirv_gnrl_dfflr_DW6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW6_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_prdt_sft1_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_sft1_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_rglr
                                     1525.9776      0.0    1525.9776       0.0000        0.0000  e203_exu_alu_rglr
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice
                                     1796.9280      0.0     445.9392       0.0000        0.0000  e203_exu_nice
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo
                                     1350.9888      0.0     238.9632       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_DP4_DW1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_fifo_rf_2__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_fifo_rf_3__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_vec_31_dfflr
                                      222.0288      0.0       5.6448     180.6336        0.0000  sirv_gnrl_dfflr_DW4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW4_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit
                                     7550.8609      0.1     617.1648       0.0000        0.0000  e203_exu_commit
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_branchslv
                                     3548.6977      0.1    1448.8320       0.0000        0.0000  e203_exu_branchslv
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_branchslv/add_108
                                      675.4944      0.0     675.4944       0.0000        0.0000  e203_exu_branchslv_DW01_add_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_branchslv/add_108_2
                                     1424.3712      0.0    1424.3712       0.0000        0.0000  e203_exu_branchslv_DW01_add_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp
                                     3384.9985      0.1    3181.7857       0.0000        0.0000  e203_exu_excp
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/wfi_flag_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/wfi_halt_req_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr
                                    24346.0230      0.4    8785.1906       0.0000        0.0000  e203_exu_csr
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/add_402
                                      643.5072      0.0     643.5072       0.0000        0.0000  e203_exu_csr_DW01_inc_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/add_403
                                      643.5072      0.0     643.5072       0.0000        0.0000  e203_exu_csr_DW01_inc_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/add_404
                                      643.5072      0.0     643.5072       0.0000        0.0000  e203_exu_csr_DW01_inc_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/add_405
                                      643.5072      0.0     643.5072       0.0000        0.0000  e203_exu_csr_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/badaddr_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/badaddr_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr
                                      267.1872      0.0       5.6448     225.7920        0.0000  sirv_gnrl_dfflr_DW32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/cause_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW32_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/counterstop_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_7_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr
                                     1441.3056      0.0       5.6448    1399.9104        0.0000  sirv_gnrl_dfflr_DW32_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/epc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/itcmnohold_dfflr
                                       62.0928      0.0      16.9344      45.1584        0.0000  sirv_gnrl_dfflr_DW32_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr
                                      124.1856      0.0      33.8688      90.3168        0.0000  sirv_gnrl_dfflr_DW32_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_11_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycleh_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_10_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mdvnob2b_dfflr
                                       62.0928      0.0      16.9344      45.1584        0.0000  sirv_gnrl_dfflr_DW32_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/meip_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW32_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_14_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_9_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstreth_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstreth_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_8_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mscratch_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mscratch_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_12_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/msip_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtip_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mtvec_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_13_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_26
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mpie_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_27
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode
                                     4389.7729      0.1    4389.7729       0.0000        0.0000  e203_exu_decode_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_disp
                                     1633.2288      0.0    1633.2288       0.0000        0.0000  e203_exu_disp
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_longpwbck
                                     1324.6464      0.0    1324.6464       0.0000        0.0000  e203_exu_longpwbck
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf
                                     5492.3906      0.1    1488.3456       0.0000        0.0000  e203_exu_oitf
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1_alc_ptr_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1_alc_ptr_flg_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1_ret_ptr_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_30
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1_ret_ptr_flg_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_31
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__pc_dfflrs
                                     1446.9504      0.0      11.2896    1399.9104        0.0000  sirv_gnrl_dffl_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__pc_dfflrs/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__rdidx_dfflrs
                                      272.8320      0.0      11.2896     225.7920        0.0000  sirv_gnrl_dffl_DW5_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__rdidx_dfflrs/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW5_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__rdwen_dfflrs
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_0__vld_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_29
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__pc_dfflrs
                                     1458.2400      0.0      22.5792    1399.9104        0.0000  sirv_gnrl_dffl_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__pc_dfflrs/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__rdidx_dfflrs
                                      272.8320      0.0      11.2896     225.7920        0.0000  sirv_gnrl_dffl_DW5_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__rdidx_dfflrs/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW5_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__rdwen_dfflrs
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries_1__vld_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_28
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile
                                    65073.2564      1.1   18817.8820       0.0000        0.0000  e203_exu_regfile
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_10__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_23
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_10__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_23_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_11__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_22
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_11__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_22_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_12__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_12__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_21_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_13__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_13__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_20_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_14__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_14__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_19_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_15__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_15__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_18_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_16__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_16__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_17_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_17__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_17__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_18__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_18__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_15_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_19__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_19__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_14_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_1__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_1__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_20__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_20__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_13_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_21__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_21__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_12_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_22__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_22__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_11_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_23__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_23__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_10_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_24__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_24__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_9_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_25__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_25__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_8_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_26__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_26__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_7_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_27__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_27__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_28__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_28__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_5_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_29__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_29__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_2__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_31
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_2__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_31_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_30__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_30__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_31__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_31__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_3__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_30
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_3__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_30_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_4__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_29
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_4__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_29_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_5__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_28
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_5__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_28_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_6__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_27
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_6__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_27_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_7__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_26
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_7__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_26_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_8__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_25
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_8__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_25_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_9__rfno0_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_24
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile_9__rfno0_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_24_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_wbck
                                      679.2576      0.0     679.2576       0.0000        0.0000  e203_exu_wbck
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu
                                    20887.6420      0.3      13.1712       0.0000        0.0000  e203_ifu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch
                                    13225.7666      0.2    2871.3216       0.0000        0.0000  e203_ifu_ifetch
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/add_465
                                     1454.4768      0.0    1454.4768       0.0000        0.0000  e203_ifu_ifetch_DW01_add_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/dly_flush_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_48
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/halt_ack_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_49
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_err_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_45
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr
                                      763.9296      0.0       5.6448     722.5344        0.0000  sirv_gnrl_dfflr_DW16_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW16_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr
                                      763.9296      0.0       5.6448     722.5344        0.0000  sirv_gnrl_dfflr_DW16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW16_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr
                                     1441.3056      0.0       5.6448    1399.9104        0.0000  sirv_gnrl_dfflr_DW32_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_prdt_taken_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_44
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_muldiv_b2b_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_43
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_pc_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_46
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs1idx_dfflr
                                      267.1872      0.0       5.6448     225.7920        0.0000  sirv_gnrl_dfflr_DW5_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs1idx_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW5_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs2idx_dfflr
                                      267.1872      0.0       5.6448     225.7920        0.0000  sirv_gnrl_dfflr_DW5_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_rs2idx_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW5_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ir_valid_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_47
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/out_flag_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_42
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr
                                     1446.9504      0.0      11.2896    1399.9104        0.0000  sirv_gnrl_dfflr_DW32_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_15_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_newpend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_41
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_flag_dffrs
                                       52.6848      0.0       5.6448      47.0400        0.0000  sirv_gnrl_dffrs_DW1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/reset_req_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_50
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_litebpu
                                     1194.8160      0.0    1127.0784       0.0000        0.0000  e203_ifu_litebpu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_litebpu/rs1xn_rdrf_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_minidec
                                     2024.6016      0.0       0.0000       0.0000        0.0000  e203_ifu_minidec
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/u_e203_ifu_minidec/u_e203_exu_decode
                                     2024.6016      0.0    2024.6016       0.0000        0.0000  e203_exu_decode_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb
                                     7648.7042      0.1    3119.6929       0.0000        0.0000  e203_ifu_ift2icb
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/add_765
                                      675.4944      0.0     675.4944       0.0000        0.0000  e203_ifu_ift2icb_DW01_add_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb2itcm_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_36
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb2mem_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_addr_2_1_dffl
                                      135.4752      0.0      45.1584      90.3168        0.0000  sirv_gnrl_dffl_DW2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl
                                      769.5744      0.0      11.2896     722.5344        0.0000  sirv_gnrl_dffl_DW16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_34
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_lane_cross_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_37
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_need_0uop_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_38
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_need_2uop_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_39
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/req_same_cross_holdup_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_40
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf
                                     2344.4737      0.0     607.7568       0.0000        0.0000  sirv_gnrl_bypbuf_DP1_DW33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo
                                     1736.7169      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_DP1_DW33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW33_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW33_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu
                                    10828.6082      0.2       9.4080       0.0000        0.0000  e203_lsu
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl
                                    10819.2002      0.2    4410.4704       0.0000        0.0000  e203_lsu_ctrl
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_25
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage
                                     2113.0369      0.0      50.8032       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW44
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0_dat_dfflr
                                     1994.4961      0.0      16.9344    1941.8113        0.0000  sirv_gnrl_dffl_DW44
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW44_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt
                                     2735.8465      0.0    2549.5680       0.0000        0.0000  sirv_gnrl_icb_arbt_AW32_DW32_USR_W39_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY0_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo
                                      186.2784      0.0      45.1584       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl
                                     5187.5713      0.1      24.4608       0.0000        0.0000  e203_dtcm_ctrl
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt
                                      916.3392      0.0     803.4432       0.0000        0.0000  sirv_gnrl_icb_arbt_AW16_DW32_USR_W1_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY0_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo
                                      112.8960      0.0      45.1584       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl
                                     4246.7713      0.1      20.6976       0.0000        0.0000  sirv_sram_icb_ctrl_DW32_MW4_AW16_AW_LSB2_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf
                                     3424.5121      0.1     914.4576       0.0000        0.0000  sirv_gnrl_bypbuf_DP1_DW54
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo
                                     2510.0545      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_DP1_DW54
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     2304.9601      0.0      11.2896    2257.9201        0.0000  sirv_gnrl_dffl_DW54
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW54_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl
                                      801.5616      0.0     643.5072       0.0000        0.0000  sirv_1cyc_sram_ctrl_DW32_MW4_AW16_AW_LSB2_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage
                                      112.8960      0.0      45.1584       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync
                                      361.2672      0.0       0.0000       0.0000        0.0000  e203_irq_sync_MASTER1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_dbg_irq_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_dbg_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_dbg_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_ext_irq_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_ext_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_ext_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_sft_irq_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_sft_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_sft_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_tmr_irq_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_tmr_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen_u_tmr_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl
                                    11466.4707      0.2    1081.9200       0.0000        0.0000  e203_itcm_ctrl
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_dffl
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_112
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt
                                     1525.9776      0.0    1413.0816       0.0000        0.0000  sirv_gnrl_icb_arbt_AW16_DW64_USR_W1_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY0_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo
                                      112.8960      0.0      45.1584       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w
                                     1488.3456      0.0    1302.0672       0.0000        0.0000  sirv_gnrl_icb_n2w_AW16_USR_W1_FIFO_OUTS_NUM1_FIFO_CUT_READY0_X_W32_Y_W64_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1_u_sirv_gnrl_n2w_fifo
                                      186.2784      0.0      45.1584       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1_u_sirv_gnrl_n2w_fifo/dp_gt_0_dat_dfflr
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1_u_sirv_gnrl_n2w_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_23
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl
                                     7302.4898      0.1      20.6976       0.0000        0.0000  sirv_sram_icb_ctrl_DW64_MW8_AW16_AW_LSB3_USR_W2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf
                                     5883.7634      0.1    1580.5441       0.0000        0.0000  sirv_gnrl_bypbuf_DP1_DW91
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo
                                     4303.2193      0.1      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_DP1_DW91
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     4098.1249      0.1     133.5936    3928.7809        0.0000  sirv_gnrl_dffl_DW91
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW91_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl
                                     1398.0288      0.0    1160.9472       0.0000        0.0000  sirv_1cyc_sram_ctrl_DW64_MW8_AW16_AW_LSB3_USR_W2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage
                                      191.9232      0.0      50.8032       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0_dat_dfflr
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core
                                    21480.3462      0.4    6679.6801       0.0000        0.0000  e203_subsys_nice_core
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/add_349
                                     1477.0560      0.0    1477.0560       0.0000        0.0000  e203_subsys_nice_core_DW01_add_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/add_387
                                     1477.0560      0.0    1477.0560       0.0000        0.0000  e203_subsys_nice_core_DW01_add_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/add_441
                                      617.1648      0.0     617.1648       0.0000        0.0000  e203_subsys_nice_core_DW01_add_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_0__rowbuf_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_22
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_0__rowbuf_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_22_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_1__rowbuf_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_1__rowbuf_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_21_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_2__rowbuf_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_2__rowbuf_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_20_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_3__rowbuf_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf_3__rowbuf_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_19_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_18_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_24
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_24_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dfflr_DW1_113
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_23
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_23_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/sbuf_cmd_cnt_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/sbuf_cnt_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl
                                      188.1600      0.0      97.8432      90.3168        0.0000  e203_reset_ctrl_MASTER1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams
                                  4476055.7318     73.8       5.6448       0.0000        0.0000  e203_srams
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram
                                  1548629.4282     25.5      50.8032       0.0000  1548578.6250  e203_dtcm_ram
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram
                                  2927420.6588     48.3      80.9088       0.0000  2927339.7500  e203_itcm_ram
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint
                                    14012.2754      0.2      16.9344       0.0000        0.0000  e203_subsys_clint
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_36
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top
                                    13905.0242      0.2      39.5136       0.0000        0.0000  sirv_clint_top
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/io_rtcToggle_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_34
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint
                                    13820.3521      0.2    4058.6113    6307.1232        0.0000  sirv_clint
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/add_362
                                     1305.8304      0.0    1305.8304       0.0000        0.0000  sirv_clint_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/clk_gate_time_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_clint_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/clk_gate_time_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_clint_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/clk_gate_timecmp_0_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_clint_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/clk_gate_timecmp_0_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_clint_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/gte_368
                                     2005.7856      0.0    2005.7856       0.0000        0.0000  sirv_clint_DW_cmp_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen
                                     1446.9504      0.0      54.5664       0.0000        0.0000  e203_subsys_hclkgen
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync
                                      122.3040      0.0      31.9872      90.3168        0.0000  e203_subsys_hclkgen_rstsync_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/plloutclk_rstsync
                                      122.3040      0.0      31.9872      90.3168        0.0000  e203_subsys_hclkgen_rstsync_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm
                                      400.7808      0.0      39.5136     270.9504        0.0000  e203_subsys_gfcm
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pll
                                       16.9344      0.0      16.9344       0.0000        0.0000  e203_subsys_pll
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv
                                      730.0608      0.0     304.8192       0.0000        0.0000  e203_subsys_pllclkdiv
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr
                                      312.3456      0.0       5.6448     270.9504        0.0000  sirv_gnrl_dfflr_DW6_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW6_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_142
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems
                                    18415.2197      0.3       5.6448       0.0000        0.0000  e203_subsys_mems
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi
                                     2905.1905      0.0     131.7120       0.0000        0.0000  sirv_gnrl_icb2axi_AXI_FIFO_DP2_AXI_FIFO_CUT_READY1_AW32_FIFO_OUTS_NUM4_FIFO_CUT_READY1_DW32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer
                                     1420.6080      0.0       0.0000       0.0000        0.0000  sirv_gnrl_axi_buffer_CHNL_FIFO_DP2_CHNL_FIFO_CUT_READY1_AW32_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW50_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_30
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo
                                      276.5952      0.0      65.8560       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW50_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_27
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW35_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW37_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_24
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo
                                     1352.8704      0.0     240.8448       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO1_DP4_DW1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_fifo_rf_2__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_fifo_rf_3__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_62
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_60
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_vec_31_dfflr
                                      222.0288      0.0       5.6448     180.6336        0.0000  sirv_gnrl_dfflr_DW4_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_vec_31_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW4_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_61
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_perips_expl_axi_slv
                                       30.1056      0.0      30.1056       0.0000        0.0000  sirv_expl_axi_slv_AW32_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab
                                    15203.3284      0.3     201.3312       0.0000        0.0000  sirv_icb1to8_bus_2_1_32_32_1_1_00000000_12_00001000_12_00020000_17_20000000_29_80000000_31_40000000_28_00000000_0_00000000_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt
                                     2835.5713      0.0    2410.3296       0.0000        0.0000  sirv_gnrl_icb_splt_AW32_DW32_FIFO_OUTS_NUM1_FIFO_CUT_READY1_SPLT_NUM9_SPLT_PTR_1HOT1_SPLT_PTR_W9_ALLOW_DIFF0_ALLOW_0CYCL_RSP1_VLD_MSK_PAYLOAD1_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo
                                      425.2416      0.0      39.5136       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                      317.9904      0.0      11.2896     270.9504        0.0000  sirv_gnrl_dffl_DW9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW9_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_61
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer
                                    12166.4260      0.2       5.6448       0.0000        0.0000  sirv_gnrl_icb_buffer_OUTS_CNT_W1_AW32_DW32_CMD_CUT_READY1_RSP_CUT_READY1_CMD_DP2_RSP_DP2_USR_W1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo
                                     7872.6146      0.1    1277.6064       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW78_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_65
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_64
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     3048.1921      0.1      77.1456    2935.2961        0.0000  sirv_gnrl_dffl_DW78_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW78_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                     3038.7841      0.1      67.7376    2935.2961        0.0000  sirv_gnrl_dffl_DW78_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW78_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_38
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_36
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_37
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo
                                     4288.1665      0.1     705.6000       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW35_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_63
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_62
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW35_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW35_4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW35_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW35_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_34
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mrom_top
                                      270.9504      0.0      20.6976       0.0000        0.0000  sirv_mrom_top_AW12_DW32_DP1024
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mrom_top/u_sirv_mrom
                                      250.2528      0.0     250.2528       0.0000        0.0000  sirv_mrom_AW12_DW32_DP1024
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips
                                   499675.8273      8.2    1273.8432       0.0000        0.0000  e203_subsys_perips
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx
                                     1815.7441      0.0      58.3296       0.0000        0.0000  sirv_gnrl_cdc_rx_DW33_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW33_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_138
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_139
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_vld_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx
                                     3450.8545      0.1      71.5008       0.0000        0.0000  sirv_gnrl_cdc_tx_DW65_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_140
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr
                                     3108.4033      0.1     137.3568    2935.2961        0.0000  sirv_gnrl_dfflr_DW65_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW65_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/o_rdy_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_141
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi
                                     1834.5600      0.0     131.7120       0.0000        0.0000  sirv_gnrl_icb2axi_AXI_FIFO_DP2_AXI_FIFO_CUT_READY1_AW32_FIFO_OUTS_NUM1_FIFO_CUT_READY1_DW32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer
                                     1420.6080      0.0       0.0000       0.0000        0.0000  sirv_gnrl_axi_buffer_CHNL_FIFO_DP2_CHNL_FIFO_CUT_READY1_AW32_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW50_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_51
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo
                                      276.5952      0.0      65.8560       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW50_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_48
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_39
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW35_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_42
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo
                                      286.0032      0.0      75.2640       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW37_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_45
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo
                                      282.2400      0.0      60.2112       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO1_DP1_DW1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_gnrl_dffl_DW1_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_63
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_84
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb
                                     2073.5233      0.0     314.2272       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_137
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo
                                     1691.5585      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_43
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_43_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_93
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_94
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb
                                     2073.5233      0.0     314.2272       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_136
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo
                                     1691.5585      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_42
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_42_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_90
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_93
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb
                                     1241.8560      0.0     199.4496       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_130
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo
                                      974.6688      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                      769.5744      0.0      11.2896     722.5344        0.0000  sirv_gnrl_dffl_DW32_36
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_36_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_72
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_87
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb
                                     1241.8560      0.0     199.4496       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_129
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo
                                      974.6688      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                      769.5744      0.0      11.2896     722.5344        0.0000  sirv_gnrl_dffl_DW32_35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_35_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_69
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_86
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA
                                    32068.1097      0.5    8124.7490   23407.1047        0.0000  apb_gpio_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_1
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_2
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_3
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_4
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_5
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_gpio_padcfg_reg_6
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_gpio_dir_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_gpio_inten_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_gpio_inttype0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_gpio_inttype1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_gpio_out_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_iofcfg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_gate_r_status_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB
                                    32071.8729      0.5    8128.5122   23407.1047        0.0000  apb_gpio_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_1
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_2
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_3
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_4
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_5
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_gpio_padcfg_reg_6
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_gpio_dir_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_gpio_inten_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_gpio_inttype0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_gpio_inttype1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_gpio_out_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_iofcfg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_gate_r_status_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_gpio_APB_ADDR_WIDTH32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0
                                    10975.3730      0.2     916.3392    2032.1281        0.0000  apb_i2c_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller
                                     7883.9042      0.1     846.7200    1128.9600        0.0000  i2c_master_byte_ctrl_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller
                                     5836.7233      0.1    1657.6896    3394.4065        0.0000  i2c_master_bit_ctrl_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/clk_gate_c_state_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/clk_gate_cnt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/clk_gate_fSDA_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/sub_222
                                      363.1488      0.0     363.1488       0.0000        0.0000  i2c_master_bit_ctrl_1_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/sub_249
                                      314.2272      0.0     314.2272       0.0000        0.0000  i2c_master_bit_ctrl_1_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/clk_gate_core_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_byte_ctrl_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/clk_gate_dcnt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_byte_ctrl_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/clk_gate_r_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/clk_gate_r_ctrl_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/clk_gate_r_pre_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/clk_gate_r_tx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1
                                    10975.3730      0.2     916.3392    2032.1281        0.0000  apb_i2c_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller
                                     7883.9042      0.1     846.7200    1128.9600        0.0000  i2c_master_byte_ctrl_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller
                                     5836.7233      0.1    1657.6896    3394.4065        0.0000  i2c_master_bit_ctrl_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/clk_gate_c_state_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/clk_gate_cnt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/clk_gate_fSDA_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_bit_ctrl_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sub_222
                                      363.1488      0.0     363.1488       0.0000        0.0000  i2c_master_bit_ctrl_0_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/sub_249
                                      314.2272      0.0     314.2272       0.0000        0.0000  i2c_master_bit_ctrl_0_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/clk_gate_core_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_byte_ctrl_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/clk_gate_dcnt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_i2c_master_byte_ctrl_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/clk_gate_r_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/clk_gate_r_ctrl_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/clk_gate_r_pre_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/clk_gate_r_tx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_i2c_APB_ADDR_WIDTH32_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm
                                   116252.7774      1.9    1112.0256     361.2672        0.0000  apb_adv_timer_APB_ADDR_WIDTH32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3
                                       45.1584      0.0       5.6448      39.5136        0.0000  e203_clkgate_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if
                                    52874.8431      0.9   12905.8947   38324.4301        0.0000  adv_timer_apb_if_APB_ADDR_WIDTH32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_clk_en_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_45
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_event_sel_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch0_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_40
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch0_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_24
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch1_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_39
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch1_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_23
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch2_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_38
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch2_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_22
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch3_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_37
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_ch3_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_in_clk_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_44
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer0_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch0_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_36
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch0_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch1_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_35
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch1_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch2_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_34
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch2_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch3_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_ch3_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_in_clk_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_43
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer1_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch0_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch0_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch1_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_31
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch1_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch2_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_30
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch2_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch3_flt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_29
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_ch3_mode_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_in_clk_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_42
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer2_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch0_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_28
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch0_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch1_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_27
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch1_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch2_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_26
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch2_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch3_lut_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_25
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_ch3_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_in_clk_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_41
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_gate_r_timer3_th_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_adv_timer_apb_if_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0
                                    15432.8836      0.3      22.5792       0.0000        0.0000  timer_module_NUM_BITS16_N_EXTSIG48_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_15_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_14_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_13_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_12_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_controller
                                      109.1328      0.0      63.9744      45.1584        0.0000  timer_cntrl_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter
                                     5552.6017      0.1    2079.1680    2355.7633        0.0000  up_down_counter_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_3_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/clk_gate_r_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/r324
                                      363.1488      0.0     363.1488       0.0000        0.0000  up_down_counter_3_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/r325
                                      312.3456      0.0     312.3456       0.0000        0.0000  up_down_counter_3_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  up_down_counter_3_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage
                                     1685.9136      0.0     882.4704     767.6928        0.0000  input_stage_EXTSIG_NUM48_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/clk_gate_r_sel_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_input_stage_EXTSIG_NUM48_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler
                                     1401.7920      0.0     415.8336     767.6928        0.0000  prescaler_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  prescaler_3_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_3_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/clk_gate_r_presc_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1
                                    15432.8836      0.3      22.5792       0.0000        0.0000  timer_module_NUM_BITS16_N_EXTSIG48_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_11_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_10_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_9_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_8_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller
                                      109.1328      0.0      63.9744      45.1584        0.0000  timer_cntrl_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter
                                     5552.6017      0.1    2079.1680    2355.7633        0.0000  up_down_counter_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/clk_gate_r_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r324
                                      363.1488      0.0     363.1488       0.0000        0.0000  up_down_counter_2_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r325
                                      312.3456      0.0     312.3456       0.0000        0.0000  up_down_counter_2_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  up_down_counter_2_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage
                                     1685.9136      0.0     882.4704     767.6928        0.0000  input_stage_EXTSIG_NUM48_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/clk_gate_r_sel_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_input_stage_EXTSIG_NUM48_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler
                                     1401.7920      0.0     415.8336     767.6928        0.0000  prescaler_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  prescaler_2_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/clk_gate_r_presc_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2
                                    15432.8836      0.3      22.5792       0.0000        0.0000  timer_module_NUM_BITS16_N_EXTSIG48_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch0/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_7_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch1
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch1/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch2
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch2/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_5_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch3
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_comp_ch3/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_controller
                                      109.1328      0.0      63.9744      45.1584        0.0000  timer_cntrl_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter
                                     5552.6017      0.1    2079.1680    2355.7633        0.0000  up_down_counter_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/clk_gate_r_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r324
                                      363.1488      0.0     363.1488       0.0000        0.0000  up_down_counter_1_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r325
                                      312.3456      0.0     312.3456       0.0000        0.0000  up_down_counter_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  up_down_counter_1_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage
                                     1685.9136      0.0     882.4704     767.6928        0.0000  input_stage_EXTSIG_NUM48_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/clk_gate_r_sel_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_input_stage_EXTSIG_NUM48_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler
                                     1401.7920      0.0     415.8336     767.6928        0.0000  prescaler_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  prescaler_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/clk_gate_r_presc_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3
                                    15425.3572      0.3      15.0528       0.0000        0.0000  timer_module_NUM_BITS16_N_EXTSIG48_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3
                                     1665.2160      0.0     681.1392     948.3264        0.0000  comparator_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch3/clk_gate_r_comp_op_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_comparator_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_controller
                                      109.1328      0.0      63.9744      45.1584        0.0000  timer_cntrl_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter
                                     5552.6017      0.1    2079.1680    2355.7633        0.0000  up_down_counter_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/clk_gate_r_start_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_up_down_counter_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r324
                                      363.1488      0.0     363.1488       0.0000        0.0000  up_down_counter_0_DW01_dec_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r325
                                      312.3456      0.0     312.3456       0.0000        0.0000  up_down_counter_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  up_down_counter_0_DW01_dec_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage
                                     1685.9136      0.0     882.4704     767.6928        0.0000  input_stage_EXTSIG_NUM48_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/clk_gate_r_sel_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_input_stage_EXTSIG_NUM48_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler
                                     1401.7920      0.0     415.8336     767.6928        0.0000  prescaler_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  prescaler_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/clk_gate_r_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/clk_gate_r_presc_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_prescaler_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1
                                    63814.4657      1.1     301.0560       0.0000        0.0000  apb_spi_master_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs
                                     9172.8003      0.2    2184.5376    6773.7602        0.0000  spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_addr_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_clk_div_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_data_len_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_dummy_wr_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_gate_spi_int_th_tx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo
                                    18823.5269      0.3    3392.5248   15037.7477        0.0000  spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_2_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl
                                    16693.5555      0.3    2940.9408     323.6352        0.0000  spi_master_controller_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen
                                     1439.4240      0.0     408.3072     812.8512        0.0000  spi_master_clkgen_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  spi_master_clkgen_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_clkgen_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_clkgen_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg
                                     6036.1729      0.1    2293.6704    2987.9809        0.0000  spi_master_rx_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/add_79
                                      312.3456      0.0     312.3456       0.0000        0.0000  spi_master_rx_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_rx_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_rx_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_rxreg/sub_59
                                      370.6752      0.0     370.6752       0.0000        0.0000  spi_master_rx_1_DW01_dec_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg
                                     5953.3826      0.1    2220.2881    2942.8225        0.0000  spi_master_tx_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/add_85
                                      312.3456      0.0     312.3456       0.0000        0.0000  spi_master_tx_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/clk_gate_data_int_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  spi_master_tx_1_DW01_dec_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo
                                    18823.5269      0.3    3392.5248   15037.7477        0.0000  spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_txfifo/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_3_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2
                                    63821.9921      1.1     301.0560       0.0000        0.0000  apb_spi_master_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs
                                     9182.2083      0.2    2193.9456    6773.7602        0.0000  spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_addr_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_clk_div_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_cmd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_data_len_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_dummy_wr_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/clk_gate_spi_int_th_tx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_apb_if_BUFFER_DEPTH10_APB_ADDR_WIDTH32_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo
                                    18823.5269      0.3    3392.5248   15037.7477        0.0000  spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_rxfifo/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_0_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl
                                    16691.6739      0.3    2940.9408     323.6352        0.0000  spi_master_controller_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen
                                     1439.4240      0.0     408.3072     812.8512        0.0000  spi_master_clkgen_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/add_51
                                      146.7648      0.0     146.7648       0.0000        0.0000  spi_master_clkgen_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_clkgen_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_clkgen_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_rxreg
                                     6034.2913      0.1    2291.7888    2987.9809        0.0000  spi_master_rx_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_rxreg/add_79
                                      312.3456      0.0     312.3456       0.0000        0.0000  spi_master_rx_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_rxreg/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_rx_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_rxreg/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_rx_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_rxreg/sub_59
                                      370.6752      0.0     370.6752       0.0000        0.0000  spi_master_rx_0_DW01_dec_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg
                                     5953.3826      0.1    2220.2881    2942.8225        0.0000  spi_master_tx_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/add_85
                                      312.3456      0.0     312.3456       0.0000        0.0000  spi_master_tx_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/clk_gate_counter_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/clk_gate_counter_trgt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/clk_gate_data_int_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_tx_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/sub_62
                                      370.6752      0.0     370.6752       0.0000        0.0000  spi_master_tx_0_DW01_dec_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo
                                    18823.5269      0.3    3392.5248   15037.7477        0.0000  spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_txfifo/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH10_1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0
                                    29418.8167      0.5     874.9440    1821.3889        0.0000  apb_uart_sv_APB_ADDR_WIDTH32_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/clk_gate_regs_q_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/clk_gate_regs_q_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/clk_gate_regs_q_reg_1
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_2_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/clk_gate_regs_q_reg_2
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_2_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_interrupt_i
                                      346.2144      0.0     255.8976      90.3168        0.0000  uart_interrupt_TX_FIFO_DEPTH16_RX_FIFO_DEPTH16_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i
                                    10126.7715      0.2    2429.1456    7089.8690        0.0000  io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_2_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i
                                     3516.7104      0.1    1460.1216    1708.4928        0.0000  uart_rx_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/add_196
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_rx_2_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_rx_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i
                                     9261.2355      0.2    2286.1440    6367.3346        0.0000  io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_2_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i
                                     3328.5504      0.1    1431.8976    1512.8064        0.0000  uart_tx_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/add_176
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_tx_2_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/clk_gate_reg_bit_count_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_2_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1
                                    29411.2903      0.5     874.9440    1821.3889        0.0000  apb_uart_sv_APB_ADDR_WIDTH32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/clk_gate_regs_q_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/clk_gate_regs_q_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/clk_gate_regs_q_reg_1
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/clk_gate_regs_q_reg_2
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_interrupt_i
                                      346.2144      0.0     255.8976      90.3168        0.0000  uart_interrupt_TX_FIFO_DEPTH16_RX_FIFO_DEPTH16_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i
                                    10126.7715      0.2    2429.1456    7089.8690        0.0000  io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_1_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i
                                     3516.7104      0.1    1460.1216    1708.4928        0.0000  uart_rx_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/add_196
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_rx_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_rx_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i
                                     9261.2355      0.2    2286.1440    6367.3346        0.0000  io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_1_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i
                                     3321.0240      0.1    1431.8976    1505.2800        0.0000  uart_tx_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/add_176
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_tx_1_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/clk_gate_reg_bit_count_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2
                                    29411.2903      0.5     874.9440    1821.3889        0.0000  apb_uart_sv_APB_ADDR_WIDTH32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/clk_gate_regs_q_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/clk_gate_regs_q_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/clk_gate_regs_q_reg_1
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/clk_gate_regs_q_reg_2
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_apb_uart_sv_APB_ADDR_WIDTH32_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_interrupt_i
                                      346.2144      0.0     255.8976      90.3168        0.0000  uart_interrupt_TX_FIFO_DEPTH16_RX_FIFO_DEPTH16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i
                                    10126.7715      0.2    2429.1456    7089.8690        0.0000  io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH9_BUFFER_DEPTH16_0_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i
                                     3516.7104      0.1    1460.1216    1708.4928        0.0000  uart_rx_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/add_196
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_rx_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_rx_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i
                                     9261.2355      0.2    2286.1440    6367.3346        0.0000  io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_10_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_11_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_12_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_13_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_14_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_15_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_8_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_buffer_reg_9_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_gate_pointer_in_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH16_0_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i
                                     3321.0240      0.1    1431.8976    1505.2800        0.0000  uart_tx_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/add_176
                                      312.3456      0.0     312.3456       0.0000        0.0000  uart_tx_0_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/clk_gate_reg_bit_count_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/clk_gate_reg_data_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_uart_tx_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_expl_axi_slv
                                       30.1056      0.0      30.1056       0.0000        0.0000  sirv_expl_axi_slv_AW32_DW32_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb
                                     2111.1553      0.0     351.8592       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_128
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo
                                     1691.5585      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_34
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_34_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_66
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_85
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs
                                     2163.8400      0.0     406.4256       0.0000        0.0000  sirv_hclkgen_regs
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/hfxoscen_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_103
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_ASLEEP_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_119
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_0_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_122
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_1_dfflr
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_99
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_2_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_123
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_3_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_124
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_4_dfflr
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_100
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_5_dfflr
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_101
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_6_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_125
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_M_7_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_126
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_0_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_127
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_1_dfflr
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_102
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_42_dfflr
                                      188.1600      0.0      16.9344     135.4752        0.0000  sirv_gnrl_dfflr_DW3_22
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_N_42_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_22_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_OD_0_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_121
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_OD_1_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_98
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pll_RESET_dfflrs
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_120
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/pllbypass_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_97
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr
                                      312.3456      0.0       5.6448     270.9504        0.0000  sirv_gnrl_dfflr_DW6_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW6_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdivby1_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_96
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab
                                    21322.2917      0.4     485.4528       0.0000        0.0000  sirv_icb1to16_bus_2_1_32_32_1_1_10000000_15_10008000_12_10012000_12_10013000_12_10014000_12_10015000_12_10023000_12_10024000_12_10025000_12_10033000_12_10034000_12_10035000_12_11000000_24_10040000_12_10041000_12_10042000_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt
                                     8659.1234      0.1    7782.2977       0.0000        0.0000  sirv_gnrl_icb_splt_AW32_DW32_FIFO_OUTS_NUM1_FIFO_CUT_READY1_SPLT_NUM17_SPLT_PTR_1HOT1_SPLT_PTR_W17_ALLOW_DIFF0_ALLOW_0CYCL_RSP1_VLD_MSK_PAYLOAD1_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo
                                      876.8256      0.0      39.5136       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                      769.5744      0.0      11.2896     722.5344        0.0000  sirv_gnrl_dffl_DW17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW17_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_76
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer
                                    12177.7156      0.2       5.6448       0.0000        0.0000  sirv_gnrl_icb_buffer_OUTS_CNT_W1_AW32_DW32_CMD_CUT_READY1_RSP_CUT_READY1_CMD_DP2_RSP_DP2_USR_W1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo
                                     7872.6146      0.1    1277.6064       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW78_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_80
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_79
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     3048.1921      0.1      77.1456    2935.2961        0.0000  sirv_gnrl_dffl_DW78_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW78_4_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                     3038.7841      0.1      67.7376    2935.2961        0.0000  sirv_gnrl_dffl_DW78_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW78_3_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_59
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_57
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_vec_31_dfflr
                                      129.8304      0.0      39.5136      90.3168        0.0000  sirv_gnrl_dfflr_DW2_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_58
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo
                                     4299.4561      0.1     705.6000       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP2_DW35_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_dp_gt1_rptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_78
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_dp_gt1_wptr_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_77
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW35_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW35_8_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl
                                     1537.2673      0.0      11.2896    1490.2272        0.0000  sirv_gnrl_dffl_DW35_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_fifo_rf_1__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW35_7_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_rptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_56
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_54
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_vec_31_dfflr
                                      141.1200      0.0      50.8032      90.3168        0.0000  sirv_gnrl_dfflr_DW2_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0_wptr_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_55
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top
                                    34215.0152      0.6      18.8160       0.0000        0.0000  sirv_flash_qspi_top
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1
                                     3563.7505      0.1     809.0880     587.0592        0.0000  sirv_tlfragmenter_qspi_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/clk_gate_dOrig_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_tlfragmenter_qspi_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater
                                     2131.8529      0.0     786.5088    1309.5936        0.0000  sirv_repeater_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLFragmenter_1/u_repeater/clk_gate_saved_address_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_repeater_6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget
                                     2434.7905      0.0     769.5744    1174.1184        0.0000  sirv_tlwidthwidget_qspi
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/Repeater_5_1
                                      455.3472      0.0     410.1888      45.1584        0.0000  sirv_tl_repeater_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/qspi_TLWidthWidget/clk_gate_T_1512_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_tlwidthwidget_qspi_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi
                                    28197.6583      0.5    2288.0256    6103.9106        0.0000  sirv_flash_qspi
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/arb
                                      688.6656      0.0     590.8224      97.8432        0.0000  sirv_qspi_arbiter
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_a_address_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_dla_cssck_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_dla_intercs_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_fmt_len_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_sck_div_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_wm_rx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ctrl_wm_tx_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_ie_rxwm_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_gate_insn_cmd_en_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_flash_qspi_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo
                                     9859.5843      0.2     508.0320     135.4752        0.0000  sirv_qspi_fifo
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq
                                     4608.0385      0.1    1115.7888    3206.2465        0.0000  sirv_queue_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_gate_ram_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_0_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq
                                     4608.0385      0.1    1115.7888    3206.2465        0.0000  sirv_queue_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_1_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_2_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_3_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_4_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_5_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_6_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/clk_gate_ram_reg_7_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_1_1_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash
                                     2579.6736      0.0    1723.5456     270.9504        0.0000  sirv_qspi_flashmap
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/add_164
                                      585.1776      0.0     585.1776       0.0000        0.0000  sirv_qspi_flashmap_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac
                                     6356.0449      0.1     812.8512     323.6352        0.0000  sirv_qspi_media
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy
                                     5219.5585      0.1    1970.0352    2769.7153        0.0000  sirv_qspi_physical
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_buffer_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_ctrl_fmt_iodir_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_ctrl_sck_div_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_scnt_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_scnt_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_gate_txd_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_qspi_physical_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/sub_293
                                      265.3056      0.0     265.3056       0.0000        0.0000  sirv_qspi_physical_DW01_dec_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb
                                     2081.0497      0.0     321.7536       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_132
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo
                                     1691.5585      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_38
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_38_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_78
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_89
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb
                                     2081.0497      0.0     321.7536       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_131
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/u_rsp_fifo
                                     1691.5585      0.0      50.8032       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                     1492.1088      0.0      11.2896    1445.0688        0.0000  sirv_gnrl_dffl_DW32_37
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_37_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_75
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_88
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb
                                      818.4960      0.0     137.3568       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_135
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo
                                      613.4016      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                      408.3072      0.0      11.2896     361.2672        0.0000  sirv_gnrl_dffl_DW32_41
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_41_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_87
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_92
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb
                                      812.8512      0.0     131.7120       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_134
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo
                                      613.4016      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                      408.3072      0.0      11.2896     361.2672        0.0000  sirv_gnrl_dffl_DW32_40
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_40_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_84
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_91
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb
                                      812.8512      0.0     131.7120       0.0000        0.0000  sirv_gnrl_icb2apb_AW32_DW32_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_133
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo
                                      613.4016      0.0      56.4480       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW32_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl
                                      408.3072      0.0      11.2896     361.2672        0.0000  sirv_gnrl_dffl_DW32_39
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0_fifo_rf_0__fifo_rf_dffl/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_39_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_0_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_81
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/u_rsp_fifo/dp_gt0_vec_31_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_90
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic
                                    14279.4628      0.2       5.6448       0.0000        0.0000  e203_subsys_plic
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_40
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_rtc_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_39
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top
                                    14080.0132      0.2      28.2240       0.0000        0.0000  sirv_plic_top
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man
                                    14051.7892      0.2    4732.2241       0.0000        0.0000  sirv_plic_man_PLIC_PRIO_WIDTH3_PLIC_IRQ_NUM17_PLIC_IRQ_NUM_LOG26_PLIC_ICB_RSP_FLOP1_PLIC_IRQ_I_FLOP1_PLIC_IRQ_O_FLOP1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i_0__irq_enab_dfflr
                                     1441.3056      0.0       5.6448    1399.9104        0.0000  sirv_gnrl_dfflr_DW32_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i_0__irq_enab_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_17_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq_plic_irq_i_dffr
                                      722.5344      0.0       0.0000     722.5344        0.0000  sirv_gnrl_dffr_DW17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp_u_buf_icb_rsp_buf
                                     1593.7153      0.0      28.2240       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW32
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp_u_buf_icb_rsp_buf/dp_gt_0_dat_dfflr
                                     1497.7536      0.0      16.9344    1445.0688        0.0000  sirv_gnrl_dffl_DW32_33
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp_u_buf_icb_rsp_buf/dp_gt_0_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dffl_DW32_33_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp_u_buf_icb_rsp_buf/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_81
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_o_irq_plic_irq_id_dffr
                                      238.9632      0.0       5.6448     233.3184        0.0000  sirv_gnrl_dffr_DW6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_o_irq_plic_irq_o_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/irq_thod_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/irq_thod_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_5_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_10__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_102
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_10__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_10__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_12_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_10__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_11__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_101
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_11__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_11__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_11_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_11__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_5
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_12__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_100
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_12__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_12__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_10_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_12__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_4
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_13__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_99
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_13__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_13__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_9_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_13__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_3
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_14__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_98
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_14__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_14__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_8_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_14__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_2
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_15__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_97
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_15__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_15__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_7_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_15__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_16__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_96
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_16__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_6
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_16__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_6_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_16__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_1__irq_pend_dfflr
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflr_DW1_111
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_1__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_21
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_1__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_21_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_1__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_2__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_110
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_2__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_20
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_2__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_20_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_2__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_3__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_109
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_3__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_19
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_3__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_19_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_3__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_4__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_108
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_4__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_18
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_4__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_18_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_4__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_12
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_5__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_107
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_5__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_17
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_5__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_17_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_5__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_11
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_6__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_106
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_6__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_16
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_6__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_16_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_6__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_10
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_7__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_105
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_7__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_15
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_7__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_15_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_7__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_9
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_8__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_104
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_8__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_14
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_8__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_14_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_8__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_8
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_9__irq_pend_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_103
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_9__irq_prio_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_9__irq_prio_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_13_0
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen_9__u_LevelGateway_1_1
                                       73.3824      0.0      28.2240      45.1584        0.0000  sirv_LevelGateway_7
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync
                                      103.4880      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_13
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_38
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       58.3296      0.0       5.6448      52.6848        0.0000  sirv_gnrl_dffr_DW1_37
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1
                                      955.8528      0.0      47.0400       0.0000        0.0000  sirv_ResetCatchAndSync_2_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg
                                      908.8128      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_129_1
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_59
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_58
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_49
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_48
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_47
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_46
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_45
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_44
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_43
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_42
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_41
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19
                                       50.8032      0.0       5.6448      45.1584        0.0000  sirv_AsyncResetReg_40
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_57
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_56
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_55
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_54
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_53
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_52
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_51
u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_50
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top
                                    77981.0322      1.3     658.5600       0.0000        0.0000  sirv_aon_top
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb
                                     2128.0896      0.0      41.3952       0.0000        0.0000  sirv_icb1to2_bus_0_1_15_32_1_1_0200_8
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt
                                     1443.1872      0.0    1206.1056       0.0000        0.0000  sirv_gnrl_icb_splt_AW15_DW32_FIFO_OUTS_NUM1_FIFO_CUT_READY1_SPLT_NUM2_SPLT_PTR_1HOT1_SPLT_PTR_W2_ALLOW_DIFF0_ALLOW_0CYCL_RSP1_VLD_MSK_PAYLOAD1_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo
                                      237.0816      0.0      33.8688       0.0000        0.0000  sirv_gnrl_pipe_stage_CUT_READY1_DP1_DW2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_dat_dfflr
                                      135.4752      0.0      45.1584      90.3168        0.0000  sirv_gnrl_dffl_DW2_6
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen_fifo_dp_1_u_sirv_gnrl_rspid_fifo/dp_gt_0_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_82
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_sirv_gnrl_icb_buffer
                                      643.5072      0.0      11.2896       0.0000        0.0000  sirv_gnrl_icb_buffer_OUTS_CNT_W1_AW15_DW32_CMD_CUT_READY1_RSP_CUT_READY1_CMD_DP0_RSP_DP0_USR_W1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo
                                      376.3200      0.0     376.3200       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP0_DW61
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo
                                      255.8976      0.0     255.8976       0.0000        0.0000  sirv_gnrl_fifo_CUT_READY1_MSKO0_DP0_DW35
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx
                                     4461.2737      0.1      52.6848       0.0000        0.0000  sirv_gnrl_cdc_rx_DW65_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr
                                     4137.6385      0.1    1166.5920    2935.2961        0.0000  sirv_gnrl_dfflr_DW65_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW65_1_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_143
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_144
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_42
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_8
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_23
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_22
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx
                                     1828.9153      0.0      71.5008       0.0000        0.0000  sirv_gnrl_cdc_tx_DW32_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_145
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_25
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_25_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_43
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_9
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_25
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_24
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_146
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs
                                      152.4096      0.0      71.5008       0.0000        0.0000  sirv_aon_lclkgen_regs
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs
                                       80.9088      0.0      28.2240      52.6848        0.0000  sirv_gnrl_dfflrs_DW1_104
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper
                                    68751.7839      1.1     159.9360       0.0000        0.0000  sirv_aon_wrapper
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1
                                      193.8048      0.0      52.6848       0.0000        0.0000  sirv_ResetCatchAndSync_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg
                                      141.1200      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_36_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_13
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_12
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2
                                       50.8032      0.0       5.6448      45.1584        0.0000  sirv_AsyncResetReg_11
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch
                                      180.6336      0.0      39.5136       0.0000        0.0000  sirv_ResetCatchAndSync_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg
                                      141.1200      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_36_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_16
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_15
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2
                                       50.8032      0.0       5.6448      45.1584        0.0000  sirv_AsyncResetReg_14
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/bootrom_deglitch
                                      195.6864      0.0      15.0528     180.6336        0.0000  sirv_DeglitchShiftRegister_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch
                                      195.6864      0.0      15.0528     180.6336        0.0000  sirv_DeglitchShiftRegister_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_41
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon
                                    67780.8783      1.1   12196.5315   23030.7847        0.0000  sirv_aon
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_15
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_10_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_14
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_11_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_13
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_12_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_12
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_13_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_11
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_14_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_10
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_15_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_9
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_8
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_2_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_7
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_3_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_6
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_4_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_5
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_5_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_6_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_7_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_8_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/clk_gate_backupRegs_9_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_aon_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc
                                     9885.9265      0.2    3734.9761    4079.3089        0.0000  sirv_rtc
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1
                                       67.7376      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_6
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_10
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/add_120
                                      850.4832      0.0     850.4832       0.0000        0.0000  sirv_rtc_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/clk_gate_T_145_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_rtc_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/clk_gate_T_148_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_rtc_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/clk_gate_T_148_reg_0
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_rtc_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/clk_gate_cmp_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_rtc_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/clk_gate_scale_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_rtc_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/gte_135
                                      974.6688      0.0     974.6688       0.0000        0.0000  sirv_rtc_DW_cmp_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1
                                     2073.5233      0.0      50.8032    1986.9697        0.0000  sirv_queue
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/clk_gate_ram_index_reg_0_
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_queue_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu
                                    13259.6354      0.2     116.6592     389.4912        0.0000  sirv_pmu
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1
                                      270.9504      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_8
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_7
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_6
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_4
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_5
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core
                                    12482.5346      0.2    3373.7089    8158.6177        0.0000  sirv_pmu_core
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/add_367
                                      306.7008      0.0     306.7008       0.0000        0.0000  sirv_pmu_core_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_T_396_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_17
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_count_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_16
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_15
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_14
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_2_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_13
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_3_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_12
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_4_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_11
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_5_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_10
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_6_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_9
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_sleepProgram_7_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_8
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_7
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_1_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_6
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_2_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_5
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_3_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_4_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_5_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_6_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/clk_gate_wakeupProgram_7_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_pmu_core_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog
                                     6762.4705      0.1    3196.8384    2604.1344        0.0000  sirv_wdog
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_2_1
                                       67.7376      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_5
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_2_1/reg_0
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1
                                       67.7376      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_4_1
                                       67.7376      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_4_1/reg_0
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1
                                       67.7376      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_AsyncResetReg_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1
                                       63.9744      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0
                                       63.9744      0.0      18.8160      45.1584        0.0000  sirv_AsyncResetReg_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/add_233
                                      519.3216      0.0     519.3216       0.0000        0.0000  sirv_wdog_DW01_inc_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/clk_gate_T_167_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_wdog_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/clk_gate_cmp_0_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_wdog_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/clk_gate_scale_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_wdog_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module
                                    35940.4426      0.6    2065.9968       0.0000        0.0000  sirv_debug_module_SUPPORT_JTAG_DTM1_ASYNC_FF_LEVELS2_PC_SIZE32_HART_NUM1_HART_ID_W1
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/cleardebint_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_159
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen_0__dm_debint_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_156
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen_0__dm_haltnot_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_157
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_160
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm
                                    10930.2147      0.2    2248.5120    4433.0497        0.0000  sirv_jtag_dtm_ASYNC_FF_LEVELS2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/clk_gate_dbusReg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_jtag_dtm_ASYNC_FF_LEVELS2_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/clk_gate_irReg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_LOW_sirv_jtag_dtm_ASYNC_FF_LEVELS2_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/clk_gate_shiftReg_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_jtag_dtm_ASYNC_FF_LEVELS2_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx
                                     1906.0609      0.0      58.3296       0.0000        0.0000  sirv_gnrl_cdc_rx_DW36_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr
                                     1576.7809      0.0       5.6448    1535.3857        0.0000  sirv_gnrl_dfflr_DW36_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW36_0_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_115
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_116
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/i_vld_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_30
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_4
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_12
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_11
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx
                                     2235.3409      0.0      71.5008       0.0000        0.0000  sirv_gnrl_cdc_tx_DW41_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_117
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr
                                     1892.8897      0.0       5.6448    1851.4945        0.0000  sirv_gnrl_dfflr_DW41_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW41_0_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_31
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_5
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_14
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_13
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen_u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_118
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/sethaltnot_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_158
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx
                                     2216.5249      0.0      52.6848       0.0000        0.0000  sirv_gnrl_cdc_rx_DW41_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr
                                     1892.8897      0.0       5.6448    1851.4945        0.0000  sirv_gnrl_dfflr_DW41_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW41_1_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_147
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_148
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_vld_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_44
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_10
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_27
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_26
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx
                                     1924.8769      0.0      71.5008       0.0000        0.0000  sirv_gnrl_cdc_tx_DW36_SYNC_DP2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_149
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr
                                     1582.4257      0.0      11.2896    1535.3857        0.0000  sirv_gnrl_dfflr_DW36_1
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW36_1_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_45
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync
                                       90.3168      0.0       0.0000       0.0000        0.0000  sirv_gnrl_sync_DP2_DW1_11
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen_0__i_is_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_29
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen_1__i_is_not_0_sync_dffr
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_gnrl_dffr_DW1_28
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_150
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1
                                      946.4448      0.0      37.6320       0.0000        0.0000  sirv_ResetCatchAndSync_2_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg
                                      908.8128      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_129_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_39
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_38
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_29
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_28
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_27
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_26
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_25
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_24
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_23
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_22
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_21
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19
                                       50.8032      0.0       5.6448      45.1584        0.0000  sirv_AsyncResetReg_20
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_37
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_36
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_35
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_34
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_33
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_32
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_31
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_30
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1
                                      178.7520      0.0      37.6320       0.0000        0.0000  sirv_ResetCatchAndSync_3
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg
                                      141.1200      0.0       0.0000       0.0000        0.0000  sirv_AsyncResetRegVec_36_2
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_19
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1
                                       45.1584      0.0       0.0000      45.1584        0.0000  sirv_AsyncResetReg_18
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2
                                       50.8032      0.0       5.6448      45.1584        0.0000  sirv_AsyncResetReg_17
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_jtag_pins
                                       47.0400      0.0      47.0400       0.0000        0.0000  sirv_jtaggpioport
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr
                                     3938.1889      0.1     630.3360       0.0000        0.0000  sirv_debug_csr_PC_SIZE32
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr
                                      176.8704      0.0       5.6448     135.4752        0.0000  sirv_gnrl_dfflr_DW3_23
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW3_23_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr
                                     1441.3056      0.0       5.6448    1399.9104        0.0000  sirv_gnrl_dfflr_DW32_34
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_34_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_33
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_33_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/ebreakm_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_151
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_153
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr
                                       67.7376      0.0      22.5792      45.1584        0.0000  sirv_gnrl_dfflr_DW1_152
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram
                                    12309.4276      0.2    1904.1792       0.0000        0.0000  sirv_debug_ram
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_0__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_32
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_0__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_32_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_1__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_31
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_1__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_31_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_2__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_30
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_2__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_30_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_3__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_29
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_3__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_29_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_4__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_28
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_4__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_28_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_5__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_27
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_5__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_27_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_6__ram_dfflr
                                     1486.4640      0.0       5.6448    1445.0688        0.0000  sirv_gnrl_dfflr_DW32_26
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen_6__ram_dfflr/clk_gate_qout_r_reg
                                       35.7504      0.0       0.0000      35.7504        0.0000  SNPS_CLOCK_GATE_HIGH_sirv_gnrl_dfflr_DW32_26_0
u_e203_soc_top/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_rom
                                     1044.2880      0.0    1044.2880       0.0000        0.0000  sirv_debug_rom
--------------------------------  ------------  -------  -----------  -----------  ------------  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                    361826.0413  541345.7444  5163918.3750

1
