Analysis & Synthesis report for top_module
Sun Sep 22 03:15:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top_module|LCD1602_controller:u_lcd_controller|fsm_state
 10. State Machine - |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|state
 11. State Machine - |top_module|fsm_mascota:fsm|current_state
 12. State Machine - |top_module|debounce:db_rst|state_reg
 13. State Machine - |top_module|debounce:db_B|state_reg
 14. State Machine - |top_module|debounce:db_A|state_reg
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Parameter Settings for User Entity Instance: fsm_mascota:fsm
 21. Parameter Settings for User Entity Instance: LCD1602_controller:u_lcd_controller
 22. Parameter Settings for Inferred Entity Instance: display_dec:display|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: display_dec:display|lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult2
 29. Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "LCD1602_controller:u_lcd_controller"
 32. Port Connectivity Checks: "top_module_color:color_sensor|color_sensor3:sensor_inst"
 33. Port Connectivity Checks: "display_dec:display"
 34. Port Connectivity Checks: "debounce:db_rst"
 35. Port Connectivity Checks: "debounce:db_B"
 36. Port Connectivity Checks: "debounce:db_A"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 22 03:15:06 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; top_module                                     ;
; Top-level Entity Name              ; top_module                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 5,212                                          ;
;     Total combinational functions  ; 5,142                                          ;
;     Dedicated logic registers      ; 483                                            ;
; Total registers                    ; 483                                            ;
; Total pins                         ; 47                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 9                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; LCD1602_controller.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v       ;         ;
; top_module_color.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v         ;         ;
; color_sensor3.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v            ;         ;
; color_identifier1.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_identifier1.v        ;         ;
; debounceprueba1.v                                       ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v          ;         ;
; top_module.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v               ;         ;
; fsm_mascota.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v              ;         ;
; display_dec.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v              ;         ;
; BCDtoSSeg.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/BCDtoSSeg.v                ;         ;
; /users/brayan/desktop/2024-1/digital/lcd/texto/data.txt ; yes             ; Auto-Found File              ; /users/brayan/desktop/2024-1/digital/lcd/texto/data.txt                                           ;         ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/lpm_divide.tdf                                              ;         ;
; abs_divider.inc                                         ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/abs_divider.inc                                             ;         ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/sign_div_unsign.inc                                         ;         ;
; aglobal231.inc                                          ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/aglobal231.inc                                              ;         ;
; db/lpm_divide_m9m.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_m9m.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_a4f.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_a4f.tdf       ;         ;
; db/add_sub_7pc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/add_sub_8pc.tdf         ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/lpm_mult.tdf                                                ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;         ;
; multcore.inc                                            ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/multcore.inc                                                ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/bypassff.inc                                                ;         ;
; altshift.inc                                            ; yes             ; Megafunction                 ; c:/qu/quartus/libraries/megafunctions/altshift.inc                                                ;         ;
; db/mult_9ft.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/mult_9ft.tdf            ;         ;
; db/lpm_divide_jkm.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_jkm.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_aaf.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_aaf.tdf       ;         ;
; db/mult_bft.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/mult_bft.tdf            ;         ;
; db/lpm_divide_kkm.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_kkm.tdf      ;         ;
; db/sign_div_unsign_cnh.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_cnh.tdf ;         ;
; db/alt_u_div_caf.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_caf.tdf       ;         ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 5,212                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 5142                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 2693                                             ;
;     -- 3 input functions                    ; 1914                                             ;
;     -- <=2 input functions                  ; 535                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 3661                                             ;
;     -- arithmetic mode                      ; 1481                                             ;
;                                             ;                                                  ;
; Total registers                             ; 483                                              ;
;     -- Dedicated logic registers            ; 483                                              ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 47                                               ;
;                                             ;                                                  ;
; Embedded Multiplier 9-bit elements          ; 9                                                ;
;                                             ;                                                  ;
; Maximum fan-out node                        ; LCD1602_controller:u_lcd_controller|Selector34~1 ;
; Maximum fan-out                             ; 733                                              ;
; Total fan-out                               ; 19021                                            ;
; Average fan-out                             ; 3.32                                             ;
+---------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_module                                  ; 5142 (0)            ; 483 (0)                   ; 0           ; 9            ; 3       ; 3         ; 47   ; 0            ; |top_module                                                                                                                                                                               ; top_module          ; work         ;
;    |LCD1602_controller:u_lcd_controller|     ; 2148 (2148)         ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|LCD1602_controller:u_lcd_controller                                                                                                                                           ; LCD1602_controller  ; work         ;
;    |antirebote:anti_C|                       ; 67 (67)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|antirebote:anti_C                                                                                                                                                             ; antirebote          ; work         ;
;    |debounce:db_A|                           ; 45 (45)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|debounce:db_A                                                                                                                                                                 ; debounce            ; work         ;
;    |debounce:db_B|                           ; 47 (47)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|debounce:db_B                                                                                                                                                                 ; debounce            ; work         ;
;    |debounce:db_rst|                         ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|debounce:db_rst                                                                                                                                                               ; debounce            ; work         ;
;    |display_dec:display|                     ; 46 (39)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|display_dec:display                                                                                                                                                           ; display_dec         ; work         ;
;       |BCDtoSSeg:bcdtosseg|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|display_dec:display|BCDtoSSeg:bcdtosseg                                                                                                                                       ; BCDtoSSeg           ; work         ;
;    |fsm_mascota:fsm|                         ; 216 (216)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|fsm_mascota:fsm                                                                                                                                                               ; fsm_mascota         ; work         ;
;    |top_module_color:color_sensor|           ; 2529 (0)            ; 238 (0)                   ; 0           ; 9            ; 3       ; 3         ; 0    ; 0            ; |top_module|top_module_color:color_sensor                                                                                                                                                 ; top_module_color    ; work         ;
;       |color_identifier1:identifier_inst|    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_identifier1:identifier_inst                                                                                                               ; color_identifier1   ; work         ;
;       |color_sensor3:sensor_inst|            ; 2514 (208)          ; 238 (238)                 ; 0           ; 9            ; 3       ; 3         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst                                                                                                                       ; color_sensor3       ; work         ;
;          |lpm_divide:Div0|                   ; 730 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jkm:auto_generated|  ; 730 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                         ; lpm_divide_jkm      ; work         ;
;                |sign_div_unsign_bnh:divider| ; 730 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                             ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_aaf:divider|    ; 730 (729)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                       ; alt_u_div_aaf       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;          |lpm_divide:Div1|                   ; 773 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_kkm:auto_generated|  ; 773 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1|lpm_divide_kkm:auto_generated                                                                         ; lpm_divide_kkm      ; work         ;
;                |sign_div_unsign_cnh:divider| ; 773 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                                             ; sign_div_unsign_cnh ; work         ;
;                   |alt_u_div_caf:divider|    ; 773 (773)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider                       ; alt_u_div_caf       ; work         ;
;          |lpm_divide:Div2|                   ; 774 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_kkm:auto_generated|  ; 774 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2|lpm_divide_kkm:auto_generated                                                                         ; lpm_divide_kkm      ; work         ;
;                |sign_div_unsign_cnh:divider| ; 774 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider                                             ; sign_div_unsign_cnh ; work         ;
;                   |alt_u_div_caf:divider|    ; 774 (773)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider                       ; alt_u_div_caf       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2|lpm_divide_kkm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;          |lpm_mult:Mult0|                    ; 9 (0)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_9ft:auto_generated|        ; 9 (9)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0|mult_9ft:auto_generated                                                                                ; mult_9ft            ; work         ;
;          |lpm_mult:Mult1|                    ; 10 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1                                                                                                        ; lpm_mult            ; work         ;
;             |mult_bft:auto_generated|        ; 10 (10)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1|mult_bft:auto_generated                                                                                ; mult_bft            ; work         ;
;          |lpm_mult:Mult2|                    ; 10 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult2                                                                                                        ; lpm_mult            ; work         ;
;             |mult_bft:auto_generated|        ; 10 (10)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult2|mult_bft:auto_generated                                                                                ; mult_bft            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|LCD1602_controller:u_lcd_controller|fsm_state                                                                                                              ;
+-------------------+----------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+----------------+-------------------+
; Name              ; fsm_state.CMD4 ; fsm_state.DATA_3L ; fsm_state.CMD3 ; fsm_state.DATA_2L ; fsm_state.CMD2 ; fsm_state.DATA_1L ; fsm_state.CMD1 ; fsm_state.IDLE ; fsm_state.DATA_4L ;
+-------------------+----------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+----------------+-------------------+
; fsm_state.IDLE    ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 0              ; 0                 ;
; fsm_state.CMD1    ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ; 1              ; 0                 ;
; fsm_state.DATA_1L ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 1                 ; 0              ; 1              ; 0                 ;
; fsm_state.CMD2    ; 0              ; 0                 ; 0              ; 0                 ; 1              ; 0                 ; 0              ; 1              ; 0                 ;
; fsm_state.DATA_2L ; 0              ; 0                 ; 0              ; 1                 ; 0              ; 0                 ; 0              ; 1              ; 0                 ;
; fsm_state.CMD3    ; 0              ; 0                 ; 1              ; 0                 ; 0              ; 0                 ; 0              ; 1              ; 0                 ;
; fsm_state.DATA_3L ; 0              ; 1                 ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 1              ; 0                 ;
; fsm_state.CMD4    ; 1              ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 1              ; 0                 ;
; fsm_state.DATA_4L ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 0              ; 1              ; 1                 ;
+-------------------+----------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+----------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|state        ;
+-------------------+---------------+--------------+---------------+-----------+-------------------+
; Name              ; state.S_CLEAR ; state.S_BLUE ; state.S_GREEN ; state.000 ; state.S_NORMALIZE ;
+-------------------+---------------+--------------+---------------+-----------+-------------------+
; state.000         ; 0             ; 0            ; 0             ; 0         ; 0                 ;
; state.S_GREEN     ; 0             ; 0            ; 1             ; 1         ; 0                 ;
; state.S_BLUE      ; 0             ; 1            ; 0             ; 1         ; 0                 ;
; state.S_CLEAR     ; 1             ; 0            ; 0             ; 1         ; 0                 ;
; state.S_NORMALIZE ; 0             ; 0            ; 0             ; 1         ; 1                 ;
+-------------------+---------------+--------------+---------------+-----------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|fsm_mascota:fsm|current_state                                                                                                                  ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; Name              ; current_state.S6 ; current_state.S5 ; current_state.S4 ; current_state.S3 ; current_state.S2 ; current_state.S1 ; current_state.S0 ; current_state.000 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; current_state.000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ;
; current_state.S0  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                 ;
; current_state.S1  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                 ;
; current_state.S2  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                 ;
; current_state.S3  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                 ;
; current_state.S4  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; current_state.S5  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; current_state.S6  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_module|debounce:db_rst|state_reg                                ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait0 ; state_reg.one ; state_reg.wait1 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait1 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait0 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_module|debounce:db_B|state_reg                                  ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait0 ; state_reg.one ; state_reg.wait1 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait1 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait0 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_module|debounce:db_A|state_reg                                  ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait0 ; state_reg.one ; state_reg.wait1 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait1 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait0 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal              ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------+------------------------+
; fsm_mascota:fsm|next_state.S4_1431                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S3_1439                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S2_1447                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S1_1455                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S0_1463                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S5_1423                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.000_1471                ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; fsm_mascota:fsm|next_state.S6_1415                 ; fsm_mascota:fsm|current_state.S5 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                  ;                        ;
+----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+-----------------------------------------------------------------+------------------------------------------+
; Register name                                                   ; Reason for Removal                       ;
+-----------------------------------------------------------------+------------------------------------------+
; LCD1602_controller:u_lcd_controller|memory_offset[0..6]         ; Stuck at GND due to stuck port data_in   ;
; LCD1602_controller:u_lcd_controller|start_address[0..3]         ; Stuck at GND due to stuck port data_in   ;
; debounce:db_rst|q_reg_long[0..22]                               ; Lost fanout                              ;
; debounce:db_B|q_reg_long[0..22]                                 ; Lost fanout                              ;
; debounce:db_A|q_reg_long[0..22]                                 ; Lost fanout                              ;
; LCD1602_controller:u_lcd_controller|counter[0]                  ; Merged with display_dec:display|cfreq[0] ;
; LCD1602_controller:u_lcd_controller|fsm_state~2                 ; Lost fanout                              ;
; LCD1602_controller:u_lcd_controller|fsm_state~3                 ; Lost fanout                              ;
; LCD1602_controller:u_lcd_controller|fsm_state~4                 ; Lost fanout                              ;
; top_module_color:color_sensor|color_sensor3:sensor_inst|state~2 ; Lost fanout                              ;
; top_module_color:color_sensor|color_sensor3:sensor_inst|state~3 ; Lost fanout                              ;
; fsm_mascota:fsm|current_state~2                                 ; Lost fanout                              ;
; fsm_mascota:fsm|current_state~3                                 ; Lost fanout                              ;
; fsm_mascota:fsm|current_state~4                                 ; Lost fanout                              ;
; debounce:db_rst|state_reg~2                                     ; Lost fanout                              ;
; debounce:db_rst|state_reg~3                                     ; Lost fanout                              ;
; debounce:db_B|state_reg~2                                       ; Lost fanout                              ;
; debounce:db_B|state_reg~3                                       ; Lost fanout                              ;
; debounce:db_A|state_reg~2                                       ; Lost fanout                              ;
; debounce:db_A|state_reg~3                                       ; Lost fanout                              ;
; display_dec:display|cfreq[17..31]                               ; Lost fanout                              ;
; Total Number of Removed Registers = 110                         ;                                          ;
+-----------------------------------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 483   ;
; Number of registers using Synchronous Clear  ; 156   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 291   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; antirebote:anti_C|contador[6]           ; 2       ;
; antirebote:anti_C|contador[11]          ; 2       ;
; antirebote:anti_C|contador[12]          ; 2       ;
; antirebote:anti_C|contador[13]          ; 2       ;
; antirebote:anti_C|contador[14]          ; 2       ;
; antirebote:anti_C|contador[16]          ; 2       ;
; antirebote:anti_C|contador[18]          ; 2       ;
; antirebote:anti_C|contador[19]          ; 2       ;
; antirebote:anti_C|contador[20]          ; 2       ;
; antirebote:anti_C|contador[21]          ; 2       ;
; antirebote:anti_C|contador[22]          ; 2       ;
; antirebote:anti_C|contador[24]          ; 2       ;
; antirebote:anti_C|previous              ; 14      ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_module|antirebote:anti_C|contador[1]                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |top_module|display_dec:display|an[0]                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top_module|display_dec:display|bcd[1]                                              ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|clear_count[1]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|fsm_mascota:fsm|var_S0[1]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_module|fsm_mascota:fsm|var_S3[1]                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_module|LCD1602_controller:u_lcd_controller|data_counter[0]                     ;
; 8:1                ; 21 bits   ; 105 LEs       ; 21 LEs               ; 84 LEs                 ; Yes        ; |top_module|debounce:db_rst|q_reg_normal[13]                                        ;
; 8:1                ; 21 bits   ; 105 LEs       ; 21 LEs               ; 84 LEs                 ; Yes        ; |top_module|debounce:db_B|q_reg_normal[8]                                           ;
; 8:1                ; 21 bits   ; 105 LEs       ; 21 LEs               ; 84 LEs                 ; Yes        ; |top_module|debounce:db_A|q_reg_normal[7]                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top_module|LCD1602_controller:u_lcd_controller|data[5]                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top_module|LCD1602_controller:u_lcd_controller|data[1]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|fsm_mascota:fsm|var_S2[1]                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|fsm_mascota:fsm|var_S1[2]                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_module|fsm_mascota:fsm|var_S4[2]                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_module|antirebote:anti_C|contador[22]                                          ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|green_count[10] ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|blue_count[11]  ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |top_module|top_module_color:color_sensor|color_sensor3:sensor_inst|red_count[8]    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_module|fsm_mascota:fsm|Selector6                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_module|debounce:db_rst|Selector1                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_module|LCD1602_controller:u_lcd_controller|Selector26                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_module|debounce:db_B|Selector3                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_module|debounce:db_A|Selector3                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|debounce:db_rst|Selector2                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|debounce:db_B|Selector2                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|debounce:db_A|Selector2                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_mascota:fsm        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 0                                ; Signed Integer  ;
; S0             ; 1                                ; Signed Integer  ;
; S1             ; 2                                ; Signed Integer  ;
; S2             ; 3                                ; Signed Integer  ;
; S3             ; 4                                ; Signed Integer  ;
; S4             ; 5                                ; Signed Integer  ;
; S5             ; 6                                ; Signed Integer  ;
; S6             ; 7                                ; Signed Integer  ;
; BASE_INTERVAL  ; 11111111111111111111111111111111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD1602_controller:u_lcd_controller ;
+------------------+-------+-------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                  ;
+------------------+-------+-------------------------------------------------------+
; num_commands     ; 4     ; Signed Integer                                        ;
; num_data_all     ; 5120  ; Signed Integer                                        ;
; num_data_perline ; 20    ; Signed Integer                                        ;
; COUNT_MAX        ; 10    ; Signed Integer                                        ;
+------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_dec:display|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_dec:display|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 21           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_9ft     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 21             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 21           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 28           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 28           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_bft     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 21             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 21           ; Untyped                                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                 ;
; LPM_WIDTHP                                     ; 28           ; Untyped                                                 ;
; LPM_WIDTHR                                     ; 28           ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_bft     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 21             ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_kkm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                      ;
; Entity Instance                       ; top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 21                                                                     ;
;     -- LPM_WIDTHB                     ; 6                                                                      ;
;     -- LPM_WIDTHP                     ; 27                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 21                                                                     ;
;     -- LPM_WIDTHB                     ; 7                                                                      ;
;     -- LPM_WIDTHP                     ; 28                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 21                                                                     ;
;     -- LPM_WIDTHB                     ; 7                                                                      ;
;     -- LPM_WIDTHP                     ; 28                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                    ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD1602_controller:u_lcd_controller"                                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ready_i        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; message_select ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; memory_select  ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; variable_a     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; variable_b     ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_module_color:color_sensor|color_sensor3:sensor_inst" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "display_dec:display" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; rst        ; Input ; Info     ; Stuck at VCC    ;
; numB[7..4] ; Input ; Info     ; Stuck at GND    ;
+------------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:db_rst"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mode     ; Input  ; Info     ; Stuck at GND                                                                        ;
; db_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "debounce:db_B" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; reset ; Input ; Info     ; Stuck at VCC   ;
; mode  ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "debounce:db_A" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; reset ; Input ; Info     ; Stuck at VCC   ;
; mode  ; Input ; Info     ; Stuck at GND   ;
+-------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 483                         ;
;     ENA               ; 138                         ;
;     ENA SCLR          ; 90                          ;
;     ENA SLD           ; 63                          ;
;     SCLR              ; 66                          ;
;     plain             ; 126                         ;
; cycloneiii_lcell_comb ; 5150                        ;
;     arith             ; 1481                        ;
;         2 data inputs ; 312                         ;
;         3 data inputs ; 1169                        ;
;     normal            ; 3669                        ;
;         0 data inputs ; 83                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 745                         ;
;         4 data inputs ; 2693                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 96.60                       ;
; Average LUT depth     ; 49.73                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Sep 22 03:14:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lcd1602_controller.v
    Info (12023): Found entity 1: LCD1602_controller File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 332
Warning (10229): Verilog HDL Expression warning at top_module_color.v(18): truncated literal to match 2 bits File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file top_module_color.v
    Info (12023): Found entity 1: top_module_color File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file color_sensor3.v
    Info (12023): Found entity 1: color_sensor3 File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_identifier1.v
    Info (12023): Found entity 1: color_identifier1 File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_identifier1.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file debounceprueba1.v
    Info (12023): Found entity 1: debounce File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 226
    Info (12023): Found entity 2: antirebote File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 375
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file fsm_mascota.v
    Info (12023): Found entity 1: fsm_mascota File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_dec.v
    Info (12023): Found entity 1: display_dec File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bcdtosseg.v
    Info (12023): Found entity 1: BCDtoSSeg File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/BCDtoSSeg.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:db_A" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 278
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(254): truncated value with size 23 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 254
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(255): truncated value with size 23 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 255
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(275): truncated value with size 23 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 275
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(296): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 296
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(297): truncated value with size 32 to match size of target (23) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 297
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(324): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 324
Warning (10230): Verilog HDL assignment warning at debounceprueba1.v(325): truncated value with size 32 to match size of target (23) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v Line: 325
Info (12128): Elaborating entity "antirebote" for hierarchy "antirebote:anti_C" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 316
Info (12128): Elaborating entity "fsm_mascota" for hierarchy "fsm_mascota:fsm" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 347
Warning (10270): Verilog HDL Case Statement warning at fsm_mascota.v(77): incomplete case statement has no default case item File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10264): Verilog HDL Case Statement information at fsm_mascota.v(77): all case item expressions in this case statement are onehot File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Warning (10240): Verilog HDL Always Construct warning at fsm_mascota.v(77): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(115): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 115
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(117): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 117
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(119): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 119
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(121): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 121
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(123): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 123
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(131): truncated value with size 32 to match size of target (2) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 131
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(138): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 138
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(149): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 149
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(155): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 155
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(156): truncated value with size 32 to match size of target (2) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 156
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(159): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 159
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(161): truncated value with size 32 to match size of target (2) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 161
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(167): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 167
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(173): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 173
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(175): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 175
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(176): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 176
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(181): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 181
Info (10264): Verilog HDL Case Statement information at fsm_mascota.v(146): all case item expressions in this case statement are onehot File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 146
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(188): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 188
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(189): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 189
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(190): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 190
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(191): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 191
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(192): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 192
Info (10264): Verilog HDL Case Statement information at fsm_mascota.v(187): all case item expressions in this case statement are onehot File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 187
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(207): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 207
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(211): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 211
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(215): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 215
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(219): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 219
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(223): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 223
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(227): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 227
Warning (10230): Verilog HDL assignment warning at fsm_mascota.v(231): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 231
Info (10041): Inferred latch for "next_state.S6" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S5" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S4" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S3" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S2" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S1" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.S0" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (10041): Inferred latch for "next_state.000" at fsm_mascota.v(77) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v Line: 77
Info (12128): Elaborating entity "display_dec" for hierarchy "display_dec:display" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 358
Warning (10230): Verilog HDL assignment warning at display_dec.v(41): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 41
Warning (10230): Verilog HDL assignment warning at display_dec.v(43): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 43
Warning (10230): Verilog HDL assignment warning at display_dec.v(44): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 44
Warning (10230): Verilog HDL assignment warning at display_dec.v(45): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 45
Warning (10230): Verilog HDL assignment warning at display_dec.v(47): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 47
Warning (10230): Verilog HDL assignment warning at display_dec.v(48): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 48
Warning (10230): Verilog HDL assignment warning at display_dec.v(49): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 49
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "display_dec:display|BCDtoSSeg:bcdtosseg" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 17
Info (12128): Elaborating entity "top_module_color" for hierarchy "top_module_color:color_sensor" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 368
Info (12128): Elaborating entity "color_sensor3" for hierarchy "top_module_color:color_sensor|color_sensor3:sensor_inst" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 31
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(57): truncated value with size 21 to match size of target (17) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 57
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(83): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 83
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(88): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 88
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(93): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 93
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(98): truncated value with size 32 to match size of target (21) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 98
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(104): truncated value with size 32 to match size of target (17) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(105): truncated value with size 32 to match size of target (17) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(106): truncated value with size 32 to match size of target (17) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 106
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(144): truncated value with size 17 to match size of target (16) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 144
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(145): truncated value with size 17 to match size of target (16) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 145
Warning (10230): Verilog HDL assignment warning at color_sensor3.v(146): truncated value with size 17 to match size of target (16) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 146
Info (12128): Elaborating entity "color_identifier1" for hierarchy "top_module_color:color_sensor|color_identifier1:identifier_inst" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v Line: 39
Info (12128): Elaborating entity "LCD1602_controller" for hierarchy "LCD1602_controller:u_lcd_controller" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 388
Warning (10850): Verilog HDL warning at LCD1602_controller.v(396): number of words (10478) in memory file does not match the number of elements in the address range [0:5119] File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 396
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(409): truncated value with size 32 to match size of target (4) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 409
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(511): truncated value with size 32 to match size of target (3) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 511
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(521): truncated value with size 32 to match size of target (6) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 521
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(538): truncated value with size 32 to match size of target (6) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 538
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(548): truncated value with size 32 to match size of target (6) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 548
Warning (10230): Verilog HDL assignment warning at LCD1602_controller.v(558): truncated value with size 32 to match size of target (6) File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 558
Warning (10030): Net "data_memory.data_a" at LCD1602_controller.v(378) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 378
Warning (10030): Net "data_memory.waddr_a" at LCD1602_controller.v(378) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 378
Warning (10030): Net "config_memory.data_a" at LCD1602_controller.v(379) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 379
Warning (10030): Net "config_memory.waddr_a" at LCD1602_controller.v(379) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 379
Warning (10030): Net "data_memory.we_a" at LCD1602_controller.v(378) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 378
Warning (10030): Net "config_memory.we_a" at LCD1602_controller.v(379) has no driver or initial value, using a default initial value '0' File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 379
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "LCD1602_controller:u_lcd_controller|config_memory" is uninferred due to inappropriate RAM size File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 379
    Info (276007): RAM logic "LCD1602_controller:u_lcd_controller|data_memory" is uninferred due to asynchronous read logic File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v Line: 378
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (5120) in the Memory Initialization File "C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/top_module.ram0_LCD1602_controller_c5b1a5d4.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_dec:display|Mod0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display_dec:display|Mod3" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Mult0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Div0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Mult1" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Div1" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Mult2" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_module_color:color_sensor|color_sensor3:sensor_inst|Div2" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 106
Info (12130): Elaborated megafunction instantiation "display_dec:display|lpm_divide:Mod0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 43
Info (12133): Instantiated megafunction "display_dec:display|lpm_divide:Mod0" with the following parameter: File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
Info (12133): Instantiated megafunction "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9ft.tdf
    Info (12023): Found entity 1: mult_9ft File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/mult_9ft.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
Info (12133): Instantiated megafunction "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "21"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_jkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_aaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
Info (12133): Instantiated megafunction "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_mult:Mult1" with the following parameter: File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bft.tdf
    Info (12023): Found entity 1: mult_bft File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/mult_bft.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1" File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
Info (12133): Instantiated megafunction "top_module_color:color_sensor|color_sensor3:sensor_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "21"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf
    Info (12023): Found entity 1: lpm_divide_kkm File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/lpm_divide_kkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/db/alt_u_div_caf.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 78 buffer(s)
    Info (13019): Ignored 78 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_s0_s1[0]" is stuck at VCC File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 240
    Warning (13410): Pin "led_s0_s1[1]" is stuck at VCC File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 240
    Warning (13410): Pin "led_s0_s1[2]" is stuck at GND File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 240
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v Line: 249
Info (286030): Timing-Driven Synthesis is running
Info (17049): 98 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 5218 logic cells
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sun Sep 22 03:15:06 2024
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Brayan/Documents/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg.


