{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"kernel_3mm"
      , "children":
      [
        {
          "type":"inst"
          , "id":21
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"E_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":46
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"A_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":46
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"B_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"F_local"
              , "Start Cycle":"1"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":47
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"E_local"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":57
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"C_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":57
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"D_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":58
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"F_local"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":66
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"G_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":68
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"E_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":68
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"F_local"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
                , "line":69
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"G_local"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":62
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":63
              , "name":"A_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":16
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":64
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":65
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":66
              , "name":"B_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":17
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":67
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":17
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":68
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":69
              , "name":"C_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":18
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":70
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":18
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":71
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":72
              , "name":"D_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":19
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":73
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":19
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":74
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":75
              , "name":"E_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":20
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":76
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":20
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":77
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":78
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":79
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n2 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"2"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"2"
                  , "Number of private copies":"1"
                  , "Additional Information":"For each bank, 2 replicates were created to efficiently support multiple accesses"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":80
              , "name":"F_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":21
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":81
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":21
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":82
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":83
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":84
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n2 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"2"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"2"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"1024 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"2"
                  , "Number of private copies":"1"
                  , "Additional Information":"For each bank, 2 replicates were created to efficiently support multiple accesses"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":85
              , "name":"G_local"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_3mm.cpp"
                    , "line":22
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":86
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_3mm.cpp"
                        , "line":22
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":87
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":88
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"interface"
      , "id":55
      , "name":"A"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":56
      , "name":"B"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":57
      , "name":"C"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":58
      , "name":"D"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":59
      , "name":"E"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":60
      , "name":"F"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":61
      , "name":"G"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/3mm/kernel_3mm.cpp"
            , "line":14
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"kernel_3mm"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":65
      , "to":22
    }
    , {
      "from":68
      , "to":23
    }
    , {
      "from":71
      , "to":26
    }
    , {
      "from":74
      , "to":27
    }
    , {
      "from":77
      , "to":21
    }
    , {
      "from":78
      , "to":30
    }
    , {
      "from":25
      , "to":79
    }
    , {
      "from":82
      , "to":24
    }
    , {
      "from":83
      , "to":31
    }
    , {
      "from":28
      , "to":84
    }
    , {
      "from":87
      , "to":29
    }
    , {
      "from":32
      , "to":88
    }
  ]
}
