{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687880058419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687880058423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 11:34:18 2023 " "Processing started: Tue Jun 27 11:34:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687880058423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687880058423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687880058423 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../src/rom_data/rom_data.qip " "Tcl Script File ../../src/rom_data/rom_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../src/rom_data/rom_data.qip " "set_global_assignment -name QIP_FILE ../../src/rom_data/rom_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1687880058519 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1687880058519 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../src/rom_instructions/rom_instructions.qip " "Tcl Script File ../../src/rom_instructions/rom_instructions.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../src/rom_instructions/rom_instructions.qip " "set_global_assignment -name QIP_FILE ../../src/rom_instructions/rom_instructions.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1687880058519 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1687880058519 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1687880058732 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064820 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_Clock_Edge.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_Clock_Edge.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064824 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_I2C.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_I2C.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064826 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064830 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/Altera_UP_SYNC_FIFO.v " "Can't analyze file -- file ../../src/audio_ip/Altera_UP_SYNC_FIFO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/audio_and_video_config.v " "Can't analyze file -- file ../../src/audio_ip/audio_and_video_config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064837 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/audio_codec.v " "Can't analyze file -- file ../../src/audio_ip/audio_codec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064839 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/clock_generator.v " "Can't analyze file -- file ../../src/audio_ip/clock_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/rising_edge_synchronizer.vhd " "Can't analyze file -- file ../../src/rising_edge_synchronizer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/generic_counter.vhd " "Can't analyze file -- file ../../src/generic_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064844 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/common.vhd " "Can't analyze file -- file ../../src/common.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064846 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/edge_detect.vhd " "Can't analyze file -- file ../../src/edge_detect.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880064847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo_checkouts/hld_repo/hdl/tester/lab5/src/clock_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repo_checkouts/hld_repo/hdl/tester/lab5/src/clock_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_synchronizer_pkg " "Found design unit 1: clock_synchronizer_pkg" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/clock_synchronizer.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_synchronizer-behav " "Found design unit 2: clock_synchronizer-behav" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/clock_synchronizer.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065115 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_synchronizer " "Found entity 1: clock_synchronizer" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/clock_synchronizer.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687880065115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/enable_register.vhd " "Can't analyze file -- file ../../src/enable_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880065117 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/address_generator.vhd " "Can't analyze file -- file ../../src/address_generator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880065119 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/fsm_controller.vhd " "Can't analyze file -- file ../../src/fsm_controller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880065120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/dj_roomba_3000.vhd " "Can't analyze file -- file ../../src/dj_roomba_3000.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687880065121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo_checkouts/hld_repo/hdl/tester/lab5/src/calculator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /repo_checkouts/hld_repo/hdl/tester/lab5/src/calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator_pkg " "Found design unit 1: calculator_pkg" {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 calculator-structural " "Found design unit 2: calculator-structural" {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065123 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687880065123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687880065123 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "add_sub_pkg work calculator.vhd(69) " "VHDL Use Clause error at calculator.vhd(69): design library \"work\" does not contain primary unit \"add_sub_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 69 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1687880065126 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "calculator.vhd(69) " "VHDL error at calculator.vhd(69): selected name in use clause is not an expanded name" {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 69 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1687880065127 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "seven_seg_pkg work calculator.vhd(70) " "VHDL Use Clause error at calculator.vhd(70): design library \"work\" does not contain primary unit \"seven_seg_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 70 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1687880065127 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "calculator.vhd(70) " "VHDL error at calculator.vhd(70): selected name in use clause is not an expanded name" {  } { { "../../src/calculator.vhd" "" { Text "C:/Repo_checkouts/HLD_repo/HDL/tester/lab5/src/calculator.vhd" 70 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1687880065127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687880065215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 27 11:34:25 2023 " "Processing ended: Tue Jun 27 11:34:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687880065215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687880065215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687880065215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687880065215 ""}
