$comment
	File created using the following command:
		vcd file adder4.msim.vcd -direction
$end
$date
	Fri Jul 18 13:51:41 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder4_vlg_vec_tst $end
$var reg 4 ! input_a [3:0] $end
$var reg 4 " input_b [3:0] $end
$var reg 1 # input_c $end
$var wire 1 $ out_c $end
$var wire 1 % out_d [3] $end
$var wire 1 & out_d [2] $end
$var wire 1 ' out_d [1] $end
$var wire 1 ( out_d [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / out_d[0]~output_o $end
$var wire 1 0 out_d[1]~output_o $end
$var wire 1 1 out_d[2]~output_o $end
$var wire 1 2 out_d[3]~output_o $end
$var wire 1 3 out_c~output_o $end
$var wire 1 4 input_a[0]~input_o $end
$var wire 1 5 input_b[0]~input_o $end
$var wire 1 6 input_c~input_o $end
$var wire 1 7 Add0~1_cout $end
$var wire 1 8 Add0~2_combout $end
$var wire 1 9 input_a[1]~input_o $end
$var wire 1 : input_b[1]~input_o $end
$var wire 1 ; Add0~3 $end
$var wire 1 < Add0~4_combout $end
$var wire 1 = input_b[2]~input_o $end
$var wire 1 > input_a[2]~input_o $end
$var wire 1 ? Add0~5 $end
$var wire 1 @ Add0~6_combout $end
$var wire 1 A input_b[3]~input_o $end
$var wire 1 B input_a[3]~input_o $end
$var wire 1 C Add0~7 $end
$var wire 1 D Add0~8_combout $end
$var wire 1 E Add0~9 $end
$var wire 1 F Add0~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b1100 "
1#
1$
0(
1'
0&
0%
0)
1*
x+
1,
1-
1.
0/
10
01
02
13
14
05
16
17
08
09
0:
0;
1<
1=
1>
0?
0@
1A
0B
0C
0D
1E
1F
$end
#1000000
