top: sv_chip1_hierarchy_no_mem

include_all_verilog_files: yes

clocks:
  - name: tm3_clk_v0
    period:  8.000
