module ALU (
				input  signed [31:0] SrcA, SrcB,
				input [2:0] ALUControl,
				output signed [31:0] ALUResult,
				output Zero
				);

always @ (*)
begin
	case (ALUControl)
	3'd0:
		ALUResult = SrcA & SrcB;
	3'd1:
		ALUResult = SrcA | SrcB;
	3'd2:
		ALUResult = SrcA + SrcB;
	3'd6:
		ALUResult = SrcA - SrcB;
	3'd7:
		ALUResult = SrcA < SrcB;
	default:
		ALUResult = 32'd1;
end
	
always @ (*)
begin
	case (ALUResult)
	32'd0:
		Zero = 1'd1;
	default:
		Zero = 1'd0;
end	
				
endmodule 