Shift registers can be used in parallel to form a ﬁrst-in, ﬁrst-out (FIFO) memory. These are typically 128 ·
8-bit register memories with independent input and output buses. At the input port, data is controlled by a