
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro
OS: Ubuntu 24.04.1 LTS
Hostname: ideapad
max virtual memory: unlimited (bytes)
max user processes: 30976
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Thu Oct  3 15:52:39 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     15   
1 .         top_sb_0/CCC_0/GL0                          10.0 MHz      100.000       generated (from top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     1679 
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                        Clock Pin                                      Non-clock Pin                                         Non-clock Pin                                                         
Clock                                         Load      Pin                                                           Seq Example                                    Seq Example                                           Comb Example                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     top_sb_0.CORERESETP_0.release_sdif0_core.C     -                                                     top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)          
top_sb_0/CCC_0/GL0                            1679      top_sb_0.CCC_0.CCC_INST.GL0(CCC)                              WB2AHBL_0.stb_i_dl.C                           top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.F_FM0_WRITE     top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.un1_maddrsel.I[0](inv)
                                                                                                                                                                                                                                                                                                 
System                                        0         -                                                             -                                              -                                                     -                                                                     
=================================================================================================================================================================================================================================================================================================
