-- VHDL for IBM SMS ALD page 15.60.09.1
-- Title: CONSOLE WM INPUT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 4:53:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONS_ERROR_BACKSPACE_SET:	 in STD_LOGIC;
		MS_CONS_GATED_CARRIAGE_RETURN:	 in STD_LOGIC;
		MS_CONS_WM_OUTPUT_SET:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_CONS_WM_INPUT_RESET:	 in STD_LOGIC;
		MS_CONS_WM_INPUT_SET:	 in STD_LOGIC;
		PS_GATE_CONSOLE_PRTR_TO_E1_IN:	 in STD_LOGIC;
		MV_CONSOLE_C_INPUT_STAR_CHK_OP:	 in STD_LOGIC;
		MS_CONSOLE_WM_CHARACTER:	 out STD_LOGIC;
		PS_CONSOLE_WM_CHARACTER:	 out STD_LOGIC;
		MS_CONSOLE_NOT_WM_DOT_C_INPUT:	 out STD_LOGIC;
		MS_CONSOLE_WM_DOT_NOT_C_INPUT:	 out STD_LOGIC);
end ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC;

architecture behavioral of ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC is 

	signal OUT_5A_P: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_5B_D_Latch: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_4B_D_Latch: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_2D_E: STD_LOGIC;
	signal OUT_5E_X: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;

begin

	OUT_5A_P <= NOT(MS_CONS_ERROR_BACKSPACE_SET AND MS_CONS_GATED_CARRIAGE_RETURN );
	OUT_5B_D_Latch <= NOT(OUT_4B_D AND MS_PROGRAM_RESET_1 AND MS_CONS_WM_INPUT_RESET );
	OUT_4B_D_Latch <= NOT(MS_CONS_WM_OUTPUT_SET AND OUT_DOT_5B AND MS_CONS_WM_INPUT_SET );
	OUT_3B_A <= OUT_4B_D;
	OUT_4D_D <= NOT OUT_5E_X;
	OUT_2D_E <= NOT(OUT_4D_D AND OUT_DOT_5B AND PS_GATE_CONSOLE_PRTR_TO_E1_IN );
	OUT_5E_X <= MV_CONSOLE_C_INPUT_STAR_CHK_OP;
	OUT_2E_C <= NOT(OUT_3B_A AND OUT_5E_X AND PS_GATE_CONSOLE_PRTR_TO_E1_IN );
	OUT_DOT_5B <= OUT_5A_P OR OUT_5B_D;

	PS_CONSOLE_WM_CHARACTER <= OUT_3B_A;
	MS_CONSOLE_NOT_WM_DOT_C_INPUT <= OUT_2D_E;
	MS_CONSOLE_WM_DOT_NOT_C_INPUT <= OUT_2E_C;
	MS_CONSOLE_WM_CHARACTER <= OUT_DOT_5B;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_D_Latch,
		Q => OUT_5B_D,
		QBar => OPEN );

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_D_Latch,
		Q => OUT_4B_D,
		QBar => OPEN );


end;
