Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  1 23:08:01 2024
| Host         : DennisesLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Postlab3_Top_timing_summary_routed.rpt -pb Postlab3_Top_timing_summary_routed.pb -rpx Postlab3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Postlab3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.977        0.000                      0                  268        0.246        0.000                      0                  268        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.977        0.000                      0                  268        0.246        0.000                      0                  268        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.058ns (23.355%)  route 3.472ns (76.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          1.096     9.685    clock_10hz_status
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.512    14.853    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[25]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.662    count_10hz_reg[25]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.058ns (23.355%)  route 3.472ns (76.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          1.096     9.685    clock_10hz_status
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.512    14.853    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[26]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.662    count_10hz_reg[26]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.058ns (23.355%)  route 3.472ns (76.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          1.096     9.685    clock_10hz_status
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.512    14.853    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[27]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.662    count_10hz_reg[27]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.058ns (23.355%)  route 3.472ns (76.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          1.096     9.685    clock_10hz_status
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.512    14.853    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[28]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y13          FDRE (Setup_fdre_C_R)       -0.429    14.662    count_10hz_reg[28]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count_100_111hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.370%)  route 3.563ns (80.630%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  count_100_111hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_100_111hz_reg[7]/Q
                         net (fo=2, routed)           0.963     6.574    count_100_111hz_reg_n_0_[7]
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.698 f  count_100_111hz[31]_i_10/O
                         net (fo=1, routed)           0.645     7.344    count_100_111hz[31]_i_10_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  count_100_111hz[31]_i_6/O
                         net (fo=3, routed)           0.678     8.146    count_100_111hz[31]_i_6_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.152     8.298 r  count_100_111hz[31]_i_1/O
                         net (fo=35, routed)          1.277     9.574    count_subtaskA
    SLICE_X1Y14          FDSE                                         r  count_subtaskA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.855    CLOCK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  count_subtaskA_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDSE (Setup_fdse_C_CE)      -0.413    14.667    count_subtaskA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count_100_111hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.370%)  route 3.563ns (80.630%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  count_100_111hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_100_111hz_reg[7]/Q
                         net (fo=2, routed)           0.963     6.574    count_100_111hz_reg_n_0_[7]
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.698 f  count_100_111hz[31]_i_10/O
                         net (fo=1, routed)           0.645     7.344    count_100_111hz[31]_i_10_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  count_100_111hz[31]_i_6/O
                         net (fo=3, routed)           0.678     8.146    count_100_111hz[31]_i_6_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.152     8.298 r  count_100_111hz[31]_i_1/O
                         net (fo=35, routed)          1.277     9.574    count_subtaskA
    SLICE_X1Y14          FDRE                                         r  count_subtaskA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.855    CLOCK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  count_subtaskA_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.413    14.667    count_subtaskA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count_100_111hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.370%)  route 3.563ns (80.630%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  count_100_111hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_100_111hz_reg[7]/Q
                         net (fo=2, routed)           0.963     6.574    count_100_111hz_reg_n_0_[7]
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.698 f  count_100_111hz[31]_i_10/O
                         net (fo=1, routed)           0.645     7.344    count_100_111hz[31]_i_10_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  count_100_111hz[31]_i_6/O
                         net (fo=3, routed)           0.678     8.146    count_100_111hz[31]_i_6_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.152     8.298 r  count_100_111hz[31]_i_1/O
                         net (fo=35, routed)          1.277     9.574    count_subtaskA
    SLICE_X1Y14          FDRE                                         r  count_subtaskA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.855    CLOCK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  count_subtaskA_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.413    14.667    count_subtaskA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 count_100_111hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.370%)  route 3.563ns (80.630%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  count_100_111hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_100_111hz_reg[7]/Q
                         net (fo=2, routed)           0.963     6.574    count_100_111hz_reg_n_0_[7]
    SLICE_X5Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.698 f  count_100_111hz[31]_i_10/O
                         net (fo=1, routed)           0.645     7.344    count_100_111hz[31]_i_10_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  count_100_111hz[31]_i_6/O
                         net (fo=3, routed)           0.678     8.146    count_100_111hz[31]_i_6_n_0
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.152     8.298 r  count_100_111hz[31]_i_1/O
                         net (fo=35, routed)          1.277     9.574    count_subtaskA
    SLICE_X1Y14          FDSE                                         r  count_subtaskA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.514    14.855    CLOCK_IBUF_BUFG
    SLICE_X1Y14          FDSE                                         r  count_subtaskA_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDSE (Setup_fdse_C_CE)      -0.413    14.667    count_subtaskA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.058ns (24.091%)  route 3.334ns (75.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          0.958     9.547    clock_10hz_status
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.513    14.854    CLOCK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[21]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    count_10hz_reg[21]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.058ns (24.091%)  route 3.334ns (75.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.634     5.155    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.833     6.445    count_10hz_reg_n_0_[4]
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     6.569 f  count_10hz[31]_i_9/O
                         net (fo=1, routed)           0.594     7.163    count_10hz[31]_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.150     7.313 f  count_10hz[31]_i_5/O
                         net (fo=2, routed)           0.948     8.261    count_10hz[31]_i_5_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.328     8.589 r  count_10hz[31]_i_1/O
                         net (fo=31, routed)          0.958     9.547    clock_10hz_status
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.513    14.854    CLOCK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[22]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X7Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    count_10hz_reg[22]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_100hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_100hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.594     1.477    CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  count_100hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  count_100hz_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    count_100hz_reg_n_0_[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.042     1.828 r  count_100hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    count_100hz[0]
    SLICE_X3Y8           FDRE                                         r  count_100hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.865     1.992    CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  count_100hz_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    count_100hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_1hz_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.593     1.476    CLOCK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  clock_1hz_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_1hz_status_reg/Q
                         net (fo=2, routed)           0.168     1.785    clock_1hz_status_reg_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  clock_1hz_status_i_1/O
                         net (fo=1, routed)           0.000     1.830    clock_1hz_status_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  clock_1hz_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.864     1.991    CLOCK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  clock_1hz_status_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091     1.567    clock_1hz_status_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 subtaskA_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtaskA_done_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.474    CLOCK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  subtaskA_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  subtaskA_done_flag_reg/Q
                         net (fo=11, routed)          0.168     1.783    subtaskA_done_flag_reg_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  subtaskA_done_flag_i_1/O
                         net (fo=1, routed)           0.000     1.828    subtaskA_done_flag_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  subtaskA_done_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.862     1.989    CLOCK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  subtaskA_done_flag_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.091     1.565    subtaskA_done_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_100hz_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_100hz_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.593     1.476    CLOCK_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  clock_100hz_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_100hz_status_reg/Q
                         net (fo=2, routed)           0.168     1.785    clock_100hz_status_reg_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  clock_100hz_status_i_1/O
                         net (fo=1, routed)           0.000     1.830    clock_100hz_status_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  clock_100hz_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.864     1.991    CLOCK_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  clock_100hz_status_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091     1.567    clock_100hz_status_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.474    CLOCK_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  count_10hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_10hz_reg[16]/Q
                         net (fo=2, routed)           0.120     1.735    count_10hz_reg_n_0_[16]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  count_10hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    count_10hz_reg[16]_i_1_n_4
    SLICE_X7Y10          FDRE                                         r  count_10hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.862     1.989    CLOCK_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  count_10hz_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.105     1.579    count_10hz_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.474    CLOCK_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  count_10hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_10hz_reg[20]/Q
                         net (fo=2, routed)           0.120     1.735    count_10hz_reg_n_0_[20]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  count_10hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    count_10hz_reg[20]_i_1_n_4
    SLICE_X7Y11          FDRE                                         r  count_10hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.862     1.989    CLOCK_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  count_10hz_reg[20]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.105     1.579    count_10hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.475    CLOCK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  count_10hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_10hz_reg[12]/Q
                         net (fo=2, routed)           0.120     1.736    count_10hz_reg_n_0_[12]
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_10hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_10hz_reg[12]_i_1_n_4
    SLICE_X7Y9           FDRE                                         r  count_10hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.863     1.990    CLOCK_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  count_10hz_reg[12]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.105     1.580    count_10hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.473    CLOCK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_10hz_reg[24]/Q
                         net (fo=2, routed)           0.120     1.734    count_10hz_reg_n_0_[24]
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  count_10hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    count_10hz_reg[24]_i_1_n_4
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.860     1.987    CLOCK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  count_10hz_reg[24]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    count_10hz_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.472    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_10hz_reg[28]/Q
                         net (fo=2, routed)           0.120     1.733    count_10hz_reg_n_0_[28]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_10hz_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_10hz_reg[28]_i_1_n_4
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.859     1.986    CLOCK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  count_10hz_reg[28]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.105     1.577    count_10hz_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_10hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_10hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.475    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_10hz_reg[4]/Q
                         net (fo=2, routed)           0.120     1.736    count_10hz_reg_n_0_[4]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_10hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_10hz_reg[4]_i_1_n_4
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.863     1.990    CLOCK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  count_10hz_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.105     1.580    count_10hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    clock_100hz_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y10    clock_10hz_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    count_100_111hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    count_100_111hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    count_100_111hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    count_100_111hz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    count_100_111hz_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    count_100_111hz_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    count_100_111hz_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    clock_100hz_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    clock_10hz_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    count_100_111hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    count_100_111hz_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    count_100_111hz_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    count_100_111hz_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    count_100_111hz_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    count_100_111hz_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    count_100_111hz_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7     count_100_111hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    count_100_111hz_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    count_100_111hz_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    count_100_111hz_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    count_100_111hz_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    count_100_111hz_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    count_100_111hz_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    count_100_111hz_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    count_10hz_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    count_10hz_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    count_10hz_reg[27]/C



