
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   Clk = 1'b0;
   D[3:0] = 4'b0000;

end 
