$date
    Wed May 14 14:32:17 2014
$end
$version
    MyHDL 0.8
$end
$timescale
    1ns
$end

$scope module test_bench $end
$var real 1 ! oper $end
$var reg 8 " a $end
$var reg 8 # b $end
$var real 1 $ clk $end
$var real 1 % result $end
$var reg 8 & test_result $end
$upscope $end

$enddefinitions $end
$dumpvars
s0 !
b00000000 "
b00000000 #
s0 $
s0 %
b00000000 &
$end
b00000001 "
b00000010 #
#2
#10
sTrue $
#12
