FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DGT_P";
2"DGT_N";
3"LO_STAR_OUT_P";
4"LO_STAR_OUT_N";
5"GND\G";
6"MTCD_LO*";
%"INPORT"
"1","(-500,4100)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"OUTPORT"
"1","(1275,3275)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"IDS_C10"
"1","(675,4000)","0","misc","I12";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"0;
"PIN8"0;
"PIN6"0;
"PIN9"0;
"PIN10"0;
"PIN4"0;
"PIN3"0;
"PIN2"2;
"PIN5"0;
"PIN1"1;
%"TESTPOINT_L"
"1","(250,3700)","0","misc","I3";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
$LOCATION"TP118"
CDS_LOCATION"TP118"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"3;
%"TESTPOINT_L"
"1","(250,3600)","0","misc","I4";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
$LOCATION"TP119"
CDS_LOCATION"TP119"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"4;
%"TESTPOINT_L"
"1","(250,3275)","2","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
$LOCATION"TP120"
CDS_LOCATION"TP120"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"6;
%"TESTPOINT_L"
"1","(250,3175)","2","misc","I6";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
$LOCATION"TP121"
CDS_LOCATION"TP121"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"5;
%"INPORT"
"1","(-500,3600)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-500,3700)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(550,4275)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
END.
