# Task 1a
I completed the entirety of task 1a.
Next to the Verilog file divider.v I also provided all corresponding .dig files.
