// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="doitgen_doitgen,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.660771,HLS_SYN_LAT=325001,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=10442,HLS_SYN_LUT=4903,HLS_VERSION=2022_2_2}" *)

module doitgen (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nr,
        nq,
        np,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        C4_address0,
        C4_ce0,
        C4_q0,
        C4_address1,
        C4_ce1,
        C4_q1,
        sum_address0,
        sum_ce0,
        sum_we0,
        sum_d0,
        sum_q0
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] nr;
input  [31:0] nq;
input  [31:0] np;
output  [13:0] A_address0;
output   A_ce0;
output   A_we0;
output  [63:0] A_d0;
input  [63:0] A_q0;
output  [13:0] A_address1;
output   A_ce1;
input  [63:0] A_q1;
output  [9:0] C4_address0;
output   C4_ce0;
input  [63:0] C4_q0;
output  [9:0] C4_address1;
output   C4_ce1;
input  [63:0] C4_q1;
output  [4:0] sum_address0;
output   sum_ce0;
output   sum_we0;
output  [63:0] sum_d0;
input  [63:0] sum_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] A_address0;
reg A_ce0;
reg A_we0;
reg[13:0] A_address1;
reg A_ce1;
reg[4:0] sum_address0;
reg sum_ce0;
reg sum_we0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] sub_ln19_fu_568_p2;
reg   [13:0] sub_ln19_reg_1007;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln10_fu_458_p2;
wire    ap_CS_fsm_state3;
wire   [13:0] add_ln19_2_fu_609_p2;
reg   [13:0] add_ln19_2_reg_1052;
wire   [13:0] add_ln19_3_fu_614_p2;
reg   [13:0] add_ln19_3_reg_1057;
wire    ap_CS_fsm_state4;
wire   [13:0] add_ln19_4_fu_627_p2;
reg   [13:0] add_ln19_4_reg_1072;
wire   [13:0] add_ln19_5_fu_632_p2;
reg   [13:0] add_ln19_5_reg_1077;
reg   [63:0] A_load_reg_1082;
reg   [63:0] A_load_1_reg_1087;
wire    ap_CS_fsm_state5;
wire   [13:0] add_ln19_6_fu_645_p2;
reg   [13:0] add_ln19_6_reg_1102;
wire   [13:0] add_ln19_7_fu_650_p2;
reg   [13:0] add_ln19_7_reg_1107;
reg   [63:0] A_load_2_reg_1112;
reg   [63:0] A_load_3_reg_1117;
wire    ap_CS_fsm_state6;
wire   [13:0] add_ln19_8_fu_663_p2;
reg   [13:0] add_ln19_8_reg_1132;
wire   [13:0] add_ln19_9_fu_668_p2;
reg   [13:0] add_ln19_9_reg_1137;
reg   [63:0] A_load_4_reg_1142;
reg   [63:0] A_load_5_reg_1147;
wire    ap_CS_fsm_state7;
wire   [13:0] add_ln19_10_fu_681_p2;
reg   [13:0] add_ln19_10_reg_1162;
wire   [13:0] add_ln19_11_fu_686_p2;
reg   [13:0] add_ln19_11_reg_1167;
reg   [63:0] A_load_6_reg_1172;
reg   [63:0] A_load_7_reg_1177;
wire    ap_CS_fsm_state8;
wire   [13:0] add_ln19_12_fu_699_p2;
reg   [13:0] add_ln19_12_reg_1192;
wire   [13:0] add_ln19_13_fu_704_p2;
reg   [13:0] add_ln19_13_reg_1197;
reg   [63:0] A_load_8_reg_1202;
reg   [63:0] A_load_9_reg_1207;
wire    ap_CS_fsm_state9;
wire   [13:0] add_ln19_14_fu_717_p2;
reg   [13:0] add_ln19_14_reg_1222;
wire   [13:0] add_ln19_15_fu_722_p2;
reg   [13:0] add_ln19_15_reg_1227;
reg   [63:0] A_load_10_reg_1232;
reg   [63:0] A_load_11_reg_1237;
wire    ap_CS_fsm_state10;
wire   [13:0] add_ln19_16_fu_735_p2;
reg   [13:0] add_ln19_16_reg_1252;
wire   [13:0] add_ln19_17_fu_740_p2;
reg   [13:0] add_ln19_17_reg_1257;
reg   [63:0] A_load_12_reg_1262;
reg   [63:0] A_load_13_reg_1267;
wire    ap_CS_fsm_state11;
wire   [13:0] add_ln19_18_fu_753_p2;
reg   [13:0] add_ln19_18_reg_1282;
wire   [13:0] add_ln19_19_fu_758_p2;
reg   [13:0] add_ln19_19_reg_1287;
reg   [63:0] A_load_14_reg_1292;
reg   [63:0] A_load_15_reg_1297;
wire    ap_CS_fsm_state12;
wire   [13:0] add_ln19_20_fu_771_p2;
reg   [13:0] add_ln19_20_reg_1312;
wire   [13:0] add_ln19_21_fu_776_p2;
reg   [13:0] add_ln19_21_reg_1317;
reg   [63:0] A_load_16_reg_1322;
reg   [63:0] A_load_17_reg_1327;
wire    ap_CS_fsm_state13;
wire   [13:0] add_ln19_22_fu_789_p2;
reg   [13:0] add_ln19_22_reg_1342;
wire   [13:0] add_ln19_23_fu_794_p2;
reg   [13:0] add_ln19_23_reg_1347;
reg   [63:0] A_load_18_reg_1352;
reg   [63:0] A_load_19_reg_1357;
wire    ap_CS_fsm_state14;
wire   [13:0] add_ln19_24_fu_807_p2;
reg   [13:0] add_ln19_24_reg_1372;
wire   [13:0] add_ln19_25_fu_812_p2;
reg   [13:0] add_ln19_25_reg_1377;
reg   [63:0] A_load_20_reg_1382;
reg   [63:0] A_load_21_reg_1387;
wire    ap_CS_fsm_state15;
wire   [13:0] add_ln19_26_fu_825_p2;
reg   [13:0] add_ln19_26_reg_1402;
wire   [13:0] add_ln19_27_fu_830_p2;
reg   [13:0] add_ln19_27_reg_1407;
reg   [63:0] A_load_22_reg_1412;
reg   [63:0] A_load_23_reg_1417;
wire    ap_CS_fsm_state16;
wire   [13:0] add_ln19_28_fu_843_p2;
reg   [13:0] add_ln19_28_reg_1432;
wire   [13:0] add_ln19_29_fu_848_p2;
reg   [13:0] add_ln19_29_reg_1437;
reg   [63:0] A_load_24_reg_1442;
reg   [63:0] A_load_25_reg_1447;
wire    ap_CS_fsm_state17;
reg   [63:0] A_load_26_reg_1462;
reg   [63:0] A_load_27_reg_1467;
wire   [63:0] bitcast_ln19_1_fu_861_p1;
reg   [63:0] bitcast_ln19_1_reg_1472;
wire    ap_CS_fsm_state18;
wire   [63:0] bitcast_ln19_3_fu_865_p1;
reg   [63:0] bitcast_ln19_3_reg_1477;
wire   [63:0] bitcast_ln19_5_fu_869_p1;
reg   [63:0] bitcast_ln19_5_reg_1482;
wire   [63:0] bitcast_ln19_7_fu_873_p1;
reg   [63:0] bitcast_ln19_7_reg_1487;
wire   [63:0] bitcast_ln19_9_fu_877_p1;
reg   [63:0] bitcast_ln19_9_reg_1492;
wire   [63:0] bitcast_ln19_11_fu_881_p1;
reg   [63:0] bitcast_ln19_11_reg_1497;
wire   [63:0] bitcast_ln19_13_fu_885_p1;
reg   [63:0] bitcast_ln19_13_reg_1502;
wire   [63:0] bitcast_ln19_15_fu_889_p1;
reg   [63:0] bitcast_ln19_15_reg_1507;
wire   [63:0] bitcast_ln19_17_fu_893_p1;
reg   [63:0] bitcast_ln19_17_reg_1512;
wire   [63:0] bitcast_ln19_19_fu_897_p1;
reg   [63:0] bitcast_ln19_19_reg_1517;
wire   [63:0] bitcast_ln19_21_fu_901_p1;
reg   [63:0] bitcast_ln19_21_reg_1522;
wire   [63:0] bitcast_ln19_23_fu_905_p1;
reg   [63:0] bitcast_ln19_23_reg_1527;
wire   [63:0] bitcast_ln19_25_fu_909_p1;
reg   [63:0] bitcast_ln19_25_reg_1532;
wire   [63:0] bitcast_ln19_27_fu_913_p1;
reg   [63:0] bitcast_ln19_27_reg_1537;
wire   [63:0] bitcast_ln19_29_fu_917_p1;
reg   [63:0] bitcast_ln19_29_reg_1542;
wire   [63:0] bitcast_ln19_31_fu_921_p1;
reg   [63:0] bitcast_ln19_31_reg_1547;
wire   [63:0] bitcast_ln19_33_fu_925_p1;
reg   [63:0] bitcast_ln19_33_reg_1552;
wire   [63:0] bitcast_ln19_35_fu_929_p1;
reg   [63:0] bitcast_ln19_35_reg_1557;
wire   [63:0] bitcast_ln19_37_fu_933_p1;
reg   [63:0] bitcast_ln19_37_reg_1562;
wire   [63:0] bitcast_ln19_39_fu_937_p1;
reg   [63:0] bitcast_ln19_39_reg_1567;
wire   [63:0] bitcast_ln19_41_fu_941_p1;
reg   [63:0] bitcast_ln19_41_reg_1572;
wire   [63:0] bitcast_ln19_43_fu_945_p1;
reg   [63:0] bitcast_ln19_43_reg_1577;
wire   [63:0] bitcast_ln19_45_fu_949_p1;
reg   [63:0] bitcast_ln19_45_reg_1582;
wire   [63:0] bitcast_ln19_47_fu_953_p1;
reg   [63:0] bitcast_ln19_47_reg_1587;
wire   [63:0] bitcast_ln19_49_fu_957_p1;
reg   [63:0] bitcast_ln19_49_reg_1592;
wire   [63:0] bitcast_ln19_51_fu_961_p1;
reg   [63:0] bitcast_ln19_51_reg_1597;
wire   [63:0] bitcast_ln19_53_fu_965_p1;
reg   [63:0] bitcast_ln19_53_reg_1602;
wire   [63:0] bitcast_ln19_55_fu_969_p1;
reg   [63:0] bitcast_ln19_55_reg_1607;
wire   [63:0] bitcast_ln19_57_fu_973_p1;
reg   [63:0] bitcast_ln19_57_reg_1612;
wire   [63:0] bitcast_ln19_59_fu_978_p1;
reg   [63:0] bitcast_ln19_59_reg_1617;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_done;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_idle;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_ready;
wire   [9:0] grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce0;
wire   [9:0] grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address1;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce1;
wire   [4:0] grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_address0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_ce0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_we0;
wire   [63:0] grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_d0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_done;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_idle;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_ready;
wire   [13:0] grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_address0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_ce0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_we0;
wire   [63:0] grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_d0;
wire   [4:0] grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_address0;
wire    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_ce0;
reg    grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln19_37_fu_595_p1;
wire   [63:0] zext_ln19_38_fu_604_p1;
wire   [63:0] zext_ln19_39_fu_619_p1;
wire   [63:0] zext_ln19_40_fu_623_p1;
wire   [63:0] zext_ln19_41_fu_637_p1;
wire   [63:0] zext_ln19_42_fu_641_p1;
wire   [63:0] zext_ln19_43_fu_655_p1;
wire   [63:0] zext_ln19_44_fu_659_p1;
wire   [63:0] zext_ln19_45_fu_673_p1;
wire   [63:0] zext_ln19_46_fu_677_p1;
wire   [63:0] zext_ln19_47_fu_691_p1;
wire   [63:0] zext_ln19_48_fu_695_p1;
wire   [63:0] zext_ln19_49_fu_709_p1;
wire   [63:0] zext_ln19_50_fu_713_p1;
wire   [63:0] zext_ln19_51_fu_727_p1;
wire   [63:0] zext_ln19_52_fu_731_p1;
wire   [63:0] zext_ln19_53_fu_745_p1;
wire   [63:0] zext_ln19_54_fu_749_p1;
wire   [63:0] zext_ln19_55_fu_763_p1;
wire   [63:0] zext_ln19_56_fu_767_p1;
wire   [63:0] zext_ln19_57_fu_781_p1;
wire   [63:0] zext_ln19_58_fu_785_p1;
wire   [63:0] zext_ln19_59_fu_799_p1;
wire   [63:0] zext_ln19_60_fu_803_p1;
wire   [63:0] zext_ln19_61_fu_817_p1;
wire   [63:0] zext_ln19_62_fu_821_p1;
wire   [63:0] zext_ln19_63_fu_835_p1;
wire   [63:0] zext_ln19_64_fu_839_p1;
wire   [63:0] zext_ln19_65_fu_853_p1;
wire   [63:0] zext_ln19_66_fu_857_p1;
reg   [4:0] q_fu_132;
wire   [4:0] add_ln13_fu_574_p2;
reg   [4:0] r_fu_136;
wire   [4:0] select_ln10_1_fu_496_p3;
reg   [8:0] indvar_flatten_fu_140;
wire   [8:0] add_ln10_1_fu_464_p2;
wire   [0:0] icmp_ln13_fu_482_p2;
wire   [4:0] add_ln10_fu_476_p2;
wire   [8:0] tmp_fu_504_p3;
wire   [6:0] tmp_1_fu_516_p3;
wire   [9:0] zext_ln19_fu_512_p1;
wire   [9:0] zext_ln19_34_fu_524_p1;
wire   [4:0] select_ln10_fu_488_p3;
wire   [9:0] add_ln19_fu_528_p2;
wire   [9:0] zext_ln19_35_fu_534_p1;
wire   [9:0] add_ln19_1_fu_538_p2;
wire   [8:0] trunc_ln19_fu_544_p1;
wire   [10:0] tmp_2_fu_556_p3;
wire   [13:0] p_shl_fu_548_p3;
wire   [13:0] zext_ln19_36_fu_564_p1;
wire   [13:0] or_ln19_fu_599_p2;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg = 1'b0;
#0 grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg = 1'b0;
end

doitgen_doitgen_Pipeline_VITIS_LOOP_16_3 grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start),
    .ap_done(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_done),
    .ap_idle(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_idle),
    .ap_ready(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_ready),
    .C4_address0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address0),
    .C4_ce0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce0),
    .C4_q0(C4_q0),
    .C4_address1(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address1),
    .C4_ce1(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce1),
    .C4_q1(C4_q1),
    .sum_address0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_address0),
    .sum_ce0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_ce0),
    .sum_we0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_we0),
    .sum_d0(grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_d0),
    .bitcast_ln19_1(bitcast_ln19_1_reg_1472),
    .bitcast_ln19_3(bitcast_ln19_3_reg_1477),
    .bitcast_ln19_5(bitcast_ln19_5_reg_1482),
    .bitcast_ln19_7(bitcast_ln19_7_reg_1487),
    .bitcast_ln19_9(bitcast_ln19_9_reg_1492),
    .bitcast_ln19_11(bitcast_ln19_11_reg_1497),
    .bitcast_ln19_13(bitcast_ln19_13_reg_1502),
    .bitcast_ln19_15(bitcast_ln19_15_reg_1507),
    .bitcast_ln19_17(bitcast_ln19_17_reg_1512),
    .bitcast_ln19_19(bitcast_ln19_19_reg_1517),
    .bitcast_ln19_21(bitcast_ln19_21_reg_1522),
    .bitcast_ln19_23(bitcast_ln19_23_reg_1527),
    .bitcast_ln19_25(bitcast_ln19_25_reg_1532),
    .bitcast_ln19_27(bitcast_ln19_27_reg_1537),
    .bitcast_ln19_29(bitcast_ln19_29_reg_1542),
    .bitcast_ln19_31(bitcast_ln19_31_reg_1547),
    .bitcast_ln19_33(bitcast_ln19_33_reg_1552),
    .bitcast_ln19_35(bitcast_ln19_35_reg_1557),
    .bitcast_ln19_37(bitcast_ln19_37_reg_1562),
    .bitcast_ln19_39(bitcast_ln19_39_reg_1567),
    .bitcast_ln19_41(bitcast_ln19_41_reg_1572),
    .bitcast_ln19_43(bitcast_ln19_43_reg_1577),
    .bitcast_ln19_45(bitcast_ln19_45_reg_1582),
    .bitcast_ln19_47(bitcast_ln19_47_reg_1587),
    .bitcast_ln19_49(bitcast_ln19_49_reg_1592),
    .bitcast_ln19_51(bitcast_ln19_51_reg_1597),
    .bitcast_ln19_53(bitcast_ln19_53_reg_1602),
    .bitcast_ln19_55(bitcast_ln19_55_reg_1607),
    .bitcast_ln19_57(bitcast_ln19_57_reg_1612),
    .bitcast_ln19_59(bitcast_ln19_59_reg_1617)
);

doitgen_doitgen_Pipeline_VITIS_LOOP_22_5 grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start),
    .ap_done(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_done),
    .ap_idle(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_idle),
    .ap_ready(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_ready),
    .sub_ln19(sub_ln19_reg_1007),
    .A_address0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_address0),
    .A_ce0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_ce0),
    .A_we0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_we0),
    .A_d0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_d0),
    .sum_address0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_address0),
    .sum_ce0(grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_ce0),
    .sum_q0(sum_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_ready == 1'b1)) begin
            grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg <= 1'b1;
        end else if ((grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_ready == 1'b1)) begin
            grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_140 <= 9'd0;
    end else if (((icmp_ln10_fu_458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_140 <= add_ln10_1_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        q_fu_132 <= 5'd0;
    end else if (((icmp_ln10_fu_458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        q_fu_132 <= add_ln13_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_fu_136 <= 5'd0;
    end else if (((icmp_ln10_fu_458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        r_fu_136 <= select_ln10_1_fu_496_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_load_10_reg_1232 <= A_q1;
        A_load_11_reg_1237 <= A_q0;
        add_ln19_14_reg_1222[13 : 1] <= add_ln19_14_fu_717_p2[13 : 1];
        add_ln19_15_reg_1227[13 : 1] <= add_ln19_15_fu_722_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_load_12_reg_1262 <= A_q1;
        A_load_13_reg_1267 <= A_q0;
        add_ln19_16_reg_1252[13 : 1] <= add_ln19_16_fu_735_p2[13 : 1];
        add_ln19_17_reg_1257[13 : 1] <= add_ln19_17_fu_740_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        A_load_14_reg_1292 <= A_q1;
        A_load_15_reg_1297 <= A_q0;
        add_ln19_18_reg_1282[13 : 1] <= add_ln19_18_fu_753_p2[13 : 1];
        add_ln19_19_reg_1287[13 : 1] <= add_ln19_19_fu_758_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_load_16_reg_1322 <= A_q1;
        A_load_17_reg_1327 <= A_q0;
        add_ln19_20_reg_1312[13 : 1] <= add_ln19_20_fu_771_p2[13 : 1];
        add_ln19_21_reg_1317[13 : 1] <= add_ln19_21_fu_776_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_load_18_reg_1352 <= A_q1;
        A_load_19_reg_1357 <= A_q0;
        add_ln19_22_reg_1342[13 : 1] <= add_ln19_22_fu_789_p2[13 : 1];
        add_ln19_23_reg_1347[13 : 1] <= add_ln19_23_fu_794_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_load_1_reg_1087 <= A_q0;
        A_load_reg_1082 <= A_q1;
        add_ln19_4_reg_1072[13 : 1] <= add_ln19_4_fu_627_p2[13 : 1];
        add_ln19_5_reg_1077[13 : 1] <= add_ln19_5_fu_632_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_load_20_reg_1382 <= A_q1;
        A_load_21_reg_1387 <= A_q0;
        add_ln19_24_reg_1372[13 : 1] <= add_ln19_24_fu_807_p2[13 : 1];
        add_ln19_25_reg_1377[13 : 1] <= add_ln19_25_fu_812_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        A_load_22_reg_1412 <= A_q1;
        A_load_23_reg_1417 <= A_q0;
        add_ln19_26_reg_1402[13 : 1] <= add_ln19_26_fu_825_p2[13 : 1];
        add_ln19_27_reg_1407[13 : 1] <= add_ln19_27_fu_830_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        A_load_24_reg_1442 <= A_q1;
        A_load_25_reg_1447 <= A_q0;
        add_ln19_28_reg_1432[13 : 1] <= add_ln19_28_fu_843_p2[13 : 1];
        add_ln19_29_reg_1437[13 : 1] <= add_ln19_29_fu_848_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        A_load_26_reg_1462 <= A_q1;
        A_load_27_reg_1467 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_load_2_reg_1112 <= A_q1;
        A_load_3_reg_1117 <= A_q0;
        add_ln19_6_reg_1102[13 : 1] <= add_ln19_6_fu_645_p2[13 : 1];
        add_ln19_7_reg_1107[13 : 1] <= add_ln19_7_fu_650_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_load_4_reg_1142 <= A_q1;
        A_load_5_reg_1147 <= A_q0;
        add_ln19_8_reg_1132[13 : 1] <= add_ln19_8_fu_663_p2[13 : 1];
        add_ln19_9_reg_1137[13 : 1] <= add_ln19_9_fu_668_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_load_6_reg_1172 <= A_q1;
        A_load_7_reg_1177 <= A_q0;
        add_ln19_10_reg_1162[13 : 1] <= add_ln19_10_fu_681_p2[13 : 1];
        add_ln19_11_reg_1167[13 : 1] <= add_ln19_11_fu_686_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_load_8_reg_1202 <= A_q1;
        A_load_9_reg_1207 <= A_q0;
        add_ln19_12_reg_1192[13 : 1] <= add_ln19_12_fu_699_p2[13 : 1];
        add_ln19_13_reg_1197[13 : 1] <= add_ln19_13_fu_704_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln19_2_reg_1052[13 : 1] <= add_ln19_2_fu_609_p2[13 : 1];
        add_ln19_3_reg_1057[13 : 1] <= add_ln19_3_fu_614_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        bitcast_ln19_11_reg_1497 <= bitcast_ln19_11_fu_881_p1;
        bitcast_ln19_13_reg_1502 <= bitcast_ln19_13_fu_885_p1;
        bitcast_ln19_15_reg_1507 <= bitcast_ln19_15_fu_889_p1;
        bitcast_ln19_17_reg_1512 <= bitcast_ln19_17_fu_893_p1;
        bitcast_ln19_19_reg_1517 <= bitcast_ln19_19_fu_897_p1;
        bitcast_ln19_1_reg_1472 <= bitcast_ln19_1_fu_861_p1;
        bitcast_ln19_21_reg_1522 <= bitcast_ln19_21_fu_901_p1;
        bitcast_ln19_23_reg_1527 <= bitcast_ln19_23_fu_905_p1;
        bitcast_ln19_25_reg_1532 <= bitcast_ln19_25_fu_909_p1;
        bitcast_ln19_27_reg_1537 <= bitcast_ln19_27_fu_913_p1;
        bitcast_ln19_29_reg_1542 <= bitcast_ln19_29_fu_917_p1;
        bitcast_ln19_31_reg_1547 <= bitcast_ln19_31_fu_921_p1;
        bitcast_ln19_33_reg_1552 <= bitcast_ln19_33_fu_925_p1;
        bitcast_ln19_35_reg_1557 <= bitcast_ln19_35_fu_929_p1;
        bitcast_ln19_37_reg_1562 <= bitcast_ln19_37_fu_933_p1;
        bitcast_ln19_39_reg_1567 <= bitcast_ln19_39_fu_937_p1;
        bitcast_ln19_3_reg_1477 <= bitcast_ln19_3_fu_865_p1;
        bitcast_ln19_41_reg_1572 <= bitcast_ln19_41_fu_941_p1;
        bitcast_ln19_43_reg_1577 <= bitcast_ln19_43_fu_945_p1;
        bitcast_ln19_45_reg_1582 <= bitcast_ln19_45_fu_949_p1;
        bitcast_ln19_47_reg_1587 <= bitcast_ln19_47_fu_953_p1;
        bitcast_ln19_49_reg_1592 <= bitcast_ln19_49_fu_957_p1;
        bitcast_ln19_51_reg_1597 <= bitcast_ln19_51_fu_961_p1;
        bitcast_ln19_53_reg_1602 <= bitcast_ln19_53_fu_965_p1;
        bitcast_ln19_55_reg_1607 <= bitcast_ln19_55_fu_969_p1;
        bitcast_ln19_57_reg_1612 <= bitcast_ln19_57_fu_973_p1;
        bitcast_ln19_59_reg_1617 <= bitcast_ln19_59_fu_978_p1;
        bitcast_ln19_5_reg_1482 <= bitcast_ln19_5_fu_869_p1;
        bitcast_ln19_7_reg_1487 <= bitcast_ln19_7_fu_873_p1;
        bitcast_ln19_9_reg_1492 <= bitcast_ln19_9_fu_877_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln19_reg_1007[13 : 1] <= sub_ln19_fu_568_p2[13 : 1];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address0 = zext_ln19_66_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        A_address0 = zext_ln19_64_fu_839_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_address0 = zext_ln19_62_fu_821_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_address0 = zext_ln19_60_fu_803_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_address0 = zext_ln19_58_fu_785_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address0 = zext_ln19_56_fu_767_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        A_address0 = zext_ln19_54_fu_749_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = zext_ln19_52_fu_731_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address0 = zext_ln19_50_fu_713_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = zext_ln19_48_fu_695_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln19_46_fu_677_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = zext_ln19_44_fu_659_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = zext_ln19_42_fu_641_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = zext_ln19_40_fu_623_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln19_38_fu_604_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_address0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address1 = zext_ln19_65_fu_853_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        A_address1 = zext_ln19_63_fu_835_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_address1 = zext_ln19_61_fu_817_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_address1 = zext_ln19_59_fu_799_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        A_address1 = zext_ln19_57_fu_781_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address1 = zext_ln19_55_fu_763_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        A_address1 = zext_ln19_53_fu_745_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address1 = zext_ln19_51_fu_727_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address1 = zext_ln19_49_fu_709_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address1 = zext_ln19_47_fu_691_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address1 = zext_ln19_45_fu_673_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = zext_ln19_43_fu_655_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address1 = zext_ln19_41_fu_637_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address1 = zext_ln19_39_fu_619_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address1 = zext_ln19_37_fu_595_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_ce0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        A_we0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln10_fu_458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        sum_address0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sum_address0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_address0;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        sum_ce0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        sum_ce0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_ce0;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sum_we0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_we0;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln10_fu_458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_d0 = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_A_d0;

assign C4_address0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address0;

assign C4_address1 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_address1;

assign C4_ce0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce0;

assign C4_ce1 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_C4_ce1;

assign add_ln10_1_fu_464_p2 = (indvar_flatten_fu_140 + 9'd1);

assign add_ln10_fu_476_p2 = (r_fu_136 + 5'd1);

assign add_ln13_fu_574_p2 = (select_ln10_fu_488_p3 + 5'd1);

assign add_ln19_10_fu_681_p2 = (sub_ln19_reg_1007 + 14'd10);

assign add_ln19_11_fu_686_p2 = (sub_ln19_reg_1007 + 14'd11);

assign add_ln19_12_fu_699_p2 = (sub_ln19_reg_1007 + 14'd12);

assign add_ln19_13_fu_704_p2 = (sub_ln19_reg_1007 + 14'd13);

assign add_ln19_14_fu_717_p2 = (sub_ln19_reg_1007 + 14'd14);

assign add_ln19_15_fu_722_p2 = (sub_ln19_reg_1007 + 14'd15);

assign add_ln19_16_fu_735_p2 = (sub_ln19_reg_1007 + 14'd16);

assign add_ln19_17_fu_740_p2 = (sub_ln19_reg_1007 + 14'd17);

assign add_ln19_18_fu_753_p2 = (sub_ln19_reg_1007 + 14'd18);

assign add_ln19_19_fu_758_p2 = (sub_ln19_reg_1007 + 14'd19);

assign add_ln19_1_fu_538_p2 = (add_ln19_fu_528_p2 + zext_ln19_35_fu_534_p1);

assign add_ln19_20_fu_771_p2 = (sub_ln19_reg_1007 + 14'd20);

assign add_ln19_21_fu_776_p2 = (sub_ln19_reg_1007 + 14'd21);

assign add_ln19_22_fu_789_p2 = (sub_ln19_reg_1007 + 14'd22);

assign add_ln19_23_fu_794_p2 = (sub_ln19_reg_1007 + 14'd23);

assign add_ln19_24_fu_807_p2 = (sub_ln19_reg_1007 + 14'd24);

assign add_ln19_25_fu_812_p2 = (sub_ln19_reg_1007 + 14'd25);

assign add_ln19_26_fu_825_p2 = (sub_ln19_reg_1007 + 14'd26);

assign add_ln19_27_fu_830_p2 = (sub_ln19_reg_1007 + 14'd27);

assign add_ln19_28_fu_843_p2 = (sub_ln19_reg_1007 + 14'd28);

assign add_ln19_29_fu_848_p2 = (sub_ln19_reg_1007 + 14'd29);

assign add_ln19_2_fu_609_p2 = (sub_ln19_reg_1007 + 14'd2);

assign add_ln19_3_fu_614_p2 = (sub_ln19_reg_1007 + 14'd3);

assign add_ln19_4_fu_627_p2 = (sub_ln19_reg_1007 + 14'd4);

assign add_ln19_5_fu_632_p2 = (sub_ln19_reg_1007 + 14'd5);

assign add_ln19_6_fu_645_p2 = (sub_ln19_reg_1007 + 14'd6);

assign add_ln19_7_fu_650_p2 = (sub_ln19_reg_1007 + 14'd7);

assign add_ln19_8_fu_663_p2 = (sub_ln19_reg_1007 + 14'd8);

assign add_ln19_9_fu_668_p2 = (sub_ln19_reg_1007 + 14'd9);

assign add_ln19_fu_528_p2 = (zext_ln19_fu_512_p1 + zext_ln19_34_fu_524_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln19_11_fu_881_p1 = A_load_5_reg_1147;

assign bitcast_ln19_13_fu_885_p1 = A_load_6_reg_1172;

assign bitcast_ln19_15_fu_889_p1 = A_load_7_reg_1177;

assign bitcast_ln19_17_fu_893_p1 = A_load_8_reg_1202;

assign bitcast_ln19_19_fu_897_p1 = A_load_9_reg_1207;

assign bitcast_ln19_1_fu_861_p1 = A_load_reg_1082;

assign bitcast_ln19_21_fu_901_p1 = A_load_10_reg_1232;

assign bitcast_ln19_23_fu_905_p1 = A_load_11_reg_1237;

assign bitcast_ln19_25_fu_909_p1 = A_load_12_reg_1262;

assign bitcast_ln19_27_fu_913_p1 = A_load_13_reg_1267;

assign bitcast_ln19_29_fu_917_p1 = A_load_14_reg_1292;

assign bitcast_ln19_31_fu_921_p1 = A_load_15_reg_1297;

assign bitcast_ln19_33_fu_925_p1 = A_load_16_reg_1322;

assign bitcast_ln19_35_fu_929_p1 = A_load_17_reg_1327;

assign bitcast_ln19_37_fu_933_p1 = A_load_18_reg_1352;

assign bitcast_ln19_39_fu_937_p1 = A_load_19_reg_1357;

assign bitcast_ln19_3_fu_865_p1 = A_load_1_reg_1087;

assign bitcast_ln19_41_fu_941_p1 = A_load_20_reg_1382;

assign bitcast_ln19_43_fu_945_p1 = A_load_21_reg_1387;

assign bitcast_ln19_45_fu_949_p1 = A_load_22_reg_1412;

assign bitcast_ln19_47_fu_953_p1 = A_load_23_reg_1417;

assign bitcast_ln19_49_fu_957_p1 = A_load_24_reg_1442;

assign bitcast_ln19_51_fu_961_p1 = A_load_25_reg_1447;

assign bitcast_ln19_53_fu_965_p1 = A_load_26_reg_1462;

assign bitcast_ln19_55_fu_969_p1 = A_load_27_reg_1467;

assign bitcast_ln19_57_fu_973_p1 = A_q1;

assign bitcast_ln19_59_fu_978_p1 = A_q0;

assign bitcast_ln19_5_fu_869_p1 = A_load_2_reg_1112;

assign bitcast_ln19_7_fu_873_p1 = A_load_3_reg_1117;

assign bitcast_ln19_9_fu_877_p1 = A_load_4_reg_1142;

assign grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg;

assign grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start = grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg;

assign icmp_ln10_fu_458_p2 = ((indvar_flatten_fu_140 == 9'd500) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_482_p2 = ((q_fu_132 == 5'd20) ? 1'b1 : 1'b0);

assign or_ln19_fu_599_p2 = (sub_ln19_reg_1007 | 14'd1);

assign p_shl_fu_548_p3 = {{trunc_ln19_fu_544_p1}, {5'd0}};

assign select_ln10_1_fu_496_p3 = ((icmp_ln13_fu_482_p2[0:0] == 1'b1) ? add_ln10_fu_476_p2 : r_fu_136);

assign select_ln10_fu_488_p3 = ((icmp_ln13_fu_482_p2[0:0] == 1'b1) ? 5'd0 : q_fu_132);

assign sub_ln19_fu_568_p2 = (p_shl_fu_548_p3 - zext_ln19_36_fu_564_p1);

assign sum_d0 = grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_sum_d0;

assign tmp_1_fu_516_p3 = {{select_ln10_1_fu_496_p3}, {2'd0}};

assign tmp_2_fu_556_p3 = {{add_ln19_1_fu_538_p2}, {1'd0}};

assign tmp_fu_504_p3 = {{select_ln10_1_fu_496_p3}, {4'd0}};

assign trunc_ln19_fu_544_p1 = add_ln19_1_fu_538_p2[8:0];

assign zext_ln19_34_fu_524_p1 = tmp_1_fu_516_p3;

assign zext_ln19_35_fu_534_p1 = select_ln10_fu_488_p3;

assign zext_ln19_36_fu_564_p1 = tmp_2_fu_556_p3;

assign zext_ln19_37_fu_595_p1 = sub_ln19_reg_1007;

assign zext_ln19_38_fu_604_p1 = or_ln19_fu_599_p2;

assign zext_ln19_39_fu_619_p1 = add_ln19_2_reg_1052;

assign zext_ln19_40_fu_623_p1 = add_ln19_3_reg_1057;

assign zext_ln19_41_fu_637_p1 = add_ln19_4_reg_1072;

assign zext_ln19_42_fu_641_p1 = add_ln19_5_reg_1077;

assign zext_ln19_43_fu_655_p1 = add_ln19_6_reg_1102;

assign zext_ln19_44_fu_659_p1 = add_ln19_7_reg_1107;

assign zext_ln19_45_fu_673_p1 = add_ln19_8_reg_1132;

assign zext_ln19_46_fu_677_p1 = add_ln19_9_reg_1137;

assign zext_ln19_47_fu_691_p1 = add_ln19_10_reg_1162;

assign zext_ln19_48_fu_695_p1 = add_ln19_11_reg_1167;

assign zext_ln19_49_fu_709_p1 = add_ln19_12_reg_1192;

assign zext_ln19_50_fu_713_p1 = add_ln19_13_reg_1197;

assign zext_ln19_51_fu_727_p1 = add_ln19_14_reg_1222;

assign zext_ln19_52_fu_731_p1 = add_ln19_15_reg_1227;

assign zext_ln19_53_fu_745_p1 = add_ln19_16_reg_1252;

assign zext_ln19_54_fu_749_p1 = add_ln19_17_reg_1257;

assign zext_ln19_55_fu_763_p1 = add_ln19_18_reg_1282;

assign zext_ln19_56_fu_767_p1 = add_ln19_19_reg_1287;

assign zext_ln19_57_fu_781_p1 = add_ln19_20_reg_1312;

assign zext_ln19_58_fu_785_p1 = add_ln19_21_reg_1317;

assign zext_ln19_59_fu_799_p1 = add_ln19_22_reg_1342;

assign zext_ln19_60_fu_803_p1 = add_ln19_23_reg_1347;

assign zext_ln19_61_fu_817_p1 = add_ln19_24_reg_1372;

assign zext_ln19_62_fu_821_p1 = add_ln19_25_reg_1377;

assign zext_ln19_63_fu_835_p1 = add_ln19_26_reg_1402;

assign zext_ln19_64_fu_839_p1 = add_ln19_27_reg_1407;

assign zext_ln19_65_fu_853_p1 = add_ln19_28_reg_1432;

assign zext_ln19_66_fu_857_p1 = add_ln19_29_reg_1437;

assign zext_ln19_fu_512_p1 = tmp_fu_504_p3;

always @ (posedge ap_clk) begin
    sub_ln19_reg_1007[0] <= 1'b0;
    add_ln19_2_reg_1052[0] <= 1'b0;
    add_ln19_3_reg_1057[0] <= 1'b1;
    add_ln19_4_reg_1072[0] <= 1'b0;
    add_ln19_5_reg_1077[0] <= 1'b1;
    add_ln19_6_reg_1102[0] <= 1'b0;
    add_ln19_7_reg_1107[0] <= 1'b1;
    add_ln19_8_reg_1132[0] <= 1'b0;
    add_ln19_9_reg_1137[0] <= 1'b1;
    add_ln19_10_reg_1162[0] <= 1'b0;
    add_ln19_11_reg_1167[0] <= 1'b1;
    add_ln19_12_reg_1192[0] <= 1'b0;
    add_ln19_13_reg_1197[0] <= 1'b1;
    add_ln19_14_reg_1222[0] <= 1'b0;
    add_ln19_15_reg_1227[0] <= 1'b1;
    add_ln19_16_reg_1252[0] <= 1'b0;
    add_ln19_17_reg_1257[0] <= 1'b1;
    add_ln19_18_reg_1282[0] <= 1'b0;
    add_ln19_19_reg_1287[0] <= 1'b1;
    add_ln19_20_reg_1312[0] <= 1'b0;
    add_ln19_21_reg_1317[0] <= 1'b1;
    add_ln19_22_reg_1342[0] <= 1'b0;
    add_ln19_23_reg_1347[0] <= 1'b1;
    add_ln19_24_reg_1372[0] <= 1'b0;
    add_ln19_25_reg_1377[0] <= 1'b1;
    add_ln19_26_reg_1402[0] <= 1'b0;
    add_ln19_27_reg_1407[0] <= 1'b1;
    add_ln19_28_reg_1432[0] <= 1'b0;
    add_ln19_29_reg_1437[0] <= 1'b1;
end

endmodule //doitgen
