{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543906257048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543906257063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 00:50:56 2018 " "Processing started: Tue Dec 04 00:50:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543906257063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906257063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906257063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543906257672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543906257672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274106 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274111 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274115 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274128 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274133 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274137 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274145 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543906274145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906274145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543906274211 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_A_speed tank_top_level.vhd(39) " "VHDL Signal Declaration warning at tank_top_level.vhd(39): used implicit default value for signal \"player_A_speed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_A_fire tank_top_level.vhd(39) " "VHDL Signal Declaration warning at tank_top_level.vhd(39): used implicit default value for signal \"player_A_fire\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_A_signal tank_top_level.vhd(40) " "Verilog HDL or VHDL warning at tank_top_level.vhd(40): object \"score_A_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_B_speed tank_top_level.vhd(45) " "VHDL Signal Declaration warning at tank_top_level.vhd(45): used implicit default value for signal \"player_B_speed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "player_B_fire tank_top_level.vhd(45) " "VHDL Signal Declaration warning at tank_top_level.vhd(45): used implicit default value for signal \"player_B_fire\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_B_signal tank_top_level.vhd(46) " "Verilog HDL or VHDL warning at tank_top_level.vhd(46): object \"score_B_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274214 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_fixed tank_top_level.vhd(56) " "Verilog HDL or VHDL warning at tank_top_level.vhd(56): object \"tank_A_fixed\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274215 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_fixed tank_top_level.vhd(57) " "Verilog HDL or VHDL warning at tank_top_level.vhd(57): object \"tank_B_fixed\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274215 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(82) " "VHDL Process Statement warning at tank_top_level.vhd(82): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274216 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(86) " "VHDL Process Statement warning at tank_top_level.vhd(86): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274216 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_A_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274605 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_B_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543906274605 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(79) " "VHDL Process Statement warning at pixelGenerator.vhd(79): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(79) " "VHDL Process Statement warning at pixelGenerator.vhd(79): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(80) " "VHDL Process Statement warning at pixelGenerator.vhd(80): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(80) " "VHDL Process Statement warning at pixelGenerator.vhd(80): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(85) " "VHDL Process Statement warning at pixelGenerator.vhd(85): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(85) " "VHDL Process Statement warning at pixelGenerator.vhd(85): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274606 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(86) " "VHDL Process Statement warning at pixelGenerator.vhd(86): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274607 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(86) " "VHDL Process Statement warning at pixelGenerator.vhd(86): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543906274607 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274684 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_A game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_A\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543906274687 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_B game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_B\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543906274687 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906274886 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543906276212 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543906276212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[2\] GND " "Pin \"VGA_GREEN\[2\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[3\] GND " "Pin \"VGA_GREEN\[3\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[4\] GND " "Pin \"VGA_GREEN\[4\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[5\] GND " "Pin \"VGA_GREEN\[5\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[6\] GND " "Pin \"VGA_GREEN\[6\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[7\] GND " "Pin \"VGA_GREEN\[7\]\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543906276400 "|tank_top_level|VGA_GREEN[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543906276400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543906276560 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[0\] Low " "Register tank:tank_A\|curr_speed\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[31\] Low " "Register tank:tank_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[8\] High " "Register tank:tank_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[6\] High " "Register tank:tank_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[1\] High " "Register tank:tank_A\|curr_speed\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[0\] Low " "Register tank:tank_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[0\] Low " "Register tank:tank_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[1\] High " "Register tank:tank_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[31\] Low " "Register tank:tank_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[8\] High " "Register tank:tank_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[6\] High " "Register tank:tank_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[0\] Low " "Register tank:tank_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543906276772 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1543906276772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543906277601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543906277601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_speed " "No output dependent on input pin \"player_speed\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543906277716 "|tank_top_level|player_speed"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_fire " "No output dependent on input pin \"player_fire\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543906277716 "|tank_top_level|player_fire"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543906277716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "878 " "Implemented 878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543906277717 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543906277717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "846 " "Implemented 846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543906277717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543906277717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543906277738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 00:51:17 2018 " "Processing ended: Tue Dec 04 00:51:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543906277738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543906277738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543906277738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543906277738 ""}
