sv xpm  \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog fifo_generator_v13_2_11  \
"../../ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  \
"../../../a7_mic_processing_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../a7_mic_processing_1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/adc_to_fifo.v" \
"../../../a7_mic_processing_1.srcs/sources_1/new/adc_to_processing.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/adc_to_uart2.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/fifo_to_uart.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/uart.v" \
"../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led_pc.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
