GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\clk\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\dds\dac8830.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\dds\dds.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\dds\integer_multiplier\integer_multiplier.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\fifo_top\fifo_top.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\spi_mode0_master\spi_mode0_master.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\spi_mode0_slave\spi_slave.v'
Analyzing Verilog file 'C:\Users\hgszh\Desktop\AD-DA\src\top.v'
Compiling module 'top'("C:\Users\hgszh\Desktop\AD-DA\src\top.v":1)
Compiling module 'sys_clk'("C:\Users\hgszh\Desktop\AD-DA\src\clk\gowin_rpll\gowin_rpll.v":10)
Compiling module 'dac8830'("C:\Users\hgszh\Desktop\AD-DA\src\dds\dac8830.v":1)
Compiling module 'DDS_Top'("C:\Users\hgszh\Desktop\AD-DA\src\dds\dds.v":2840)
Compiling module '**'("C:\Users\hgszh\Desktop\AD-DA\src\dds\dds.v":2839)
Compiling module 'DDS_Ampl_Multiplier'("C:\Users\hgszh\Desktop\AD-DA\src\dds\integer_multiplier\integer_multiplier.v":63)
Compiling module '**'("C:\Users\hgszh\Desktop\AD-DA\src\dds\integer_multiplier\integer_multiplier.v":62)
Compiling module 'spi_master_transceiver(DATA_WIDTH=16)'("C:\Users\hgszh\Desktop\AD-DA\src\spi_mode0_master\spi_mode0_master.v":2)
Compiling module 'SPI_Slave(DATA_WIDTH=48)'("C:\Users\hgszh\Desktop\AD-DA\src\spi_mode0_slave\spi_slave.v":9)
Compiling module 'spi_sync_and_decode'("C:\Users\hgszh\Desktop\AD-DA\src\spi_mode0_slave\spi_slave.v":146)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\hgszh\Desktop\AD-DA\impl\gwsynthesis\AD-DA.vg" completed
[100%] Generate report file "C:\Users\hgszh\Desktop\AD-DA\impl\gwsynthesis\AD-DA_syn.rpt.html" completed
GowinSynthesis finish
