Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45fgg676-2 -nt timestamp -bm system.bmm
E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/imp
lementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system.ngc" ...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_s6_ddrx_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_debug_module_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_dip_gpio_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_push_gpio_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_led_gpio_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_timer_1_wrapper.ngc"...
Loading design module
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_s6_ddrx_0_wrapper.ncf" to module "axi_s6_ddrx_0"...
Checking Constraint Associations...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_interconnect_0_wrapper.ncf" to module
"axi_interconnect_0"...
WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_0_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

WARNING:ConstraintSystem:194 - The TNM
   'axi_interconnect_0_async_clock_conv_FFDEST', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and is not actively used by any
   referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_???" TNM = "axi_interconnect_0_async_clock_conv_FFDEST";>
   [E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a
   /implementation/system_axi_interconnect_0_wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi_interconnect_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout
   _i_????" TNM = "axi_interconnect_0_async_clock_conv_FFDEST";>
   [E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a
   /implementation/system_axi_interconnect_0_wrapper.ncf(7)]'
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/FaksHub/2020_2021/2.Semester_2020_2021/1_Ciklus/LRI2/Labs/LRI2_Labs/Lab3a/im
plementation/system_axi_intc_0_wrapper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/mi_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_0_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_0_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 12 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 12 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 2.6 HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "axi_s6_ddrx_0_rzq" IOSTANDARD =
   "SSTL18_II"> is overridden on the design object axi_s6_ddrx_0_rzq by the
   constraint <NET axi_s6_ddrx_0_rzq IOSTANDARD = "LVCMOS18_JEDEC";>
   [system.ucf(42)].
WARNING:NgdBuild:1012 - The constraint <NET "axi_s6_ddrx_0_zio" IOSTANDARD =
   "SSTL18_II"> is overridden on the design object axi_s6_ddrx_0_zio by the
   constraint <NET axi_s6_ddrx_0_zio IOSTANDARD = "LVCMOS18_JEDEC";>
   [system.ucf(43)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  37

Total memory usage is 4531828 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  5 sec
Total CPU time to NGDBUILD completion:  1 min  4 sec

Writing NGDBUILD log file "system.bld"...
