<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="fpga_0_LEDs_Positions_GPIO_IO_pin">
			<Port Id="0" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_Push_Buttons_5Bit_GPIO_IO_pin">
			<Port Id="0" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_LEDs_8Bit_GPIO_IO_pin">
			<Port Id="0" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_SysACE_CompactFlash_SysACE_MPD_pin">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_DQ_pin">
			<Port Id="63" Dir="INOUT"/>
			<Port Id="62" Dir="INOUT"/>
			<Port Id="61" Dir="INOUT"/>
			<Port Id="60" Dir="INOUT"/>
			<Port Id="59" Dir="INOUT"/>
			<Port Id="58" Dir="INOUT"/>
			<Port Id="57" Dir="INOUT"/>
			<Port Id="56" Dir="INOUT"/>
			<Port Id="55" Dir="INOUT"/>
			<Port Id="54" Dir="INOUT"/>
			<Port Id="53" Dir="INOUT"/>
			<Port Id="52" Dir="INOUT"/>
			<Port Id="51" Dir="INOUT"/>
			<Port Id="50" Dir="INOUT"/>
			<Port Id="49" Dir="INOUT"/>
			<Port Id="48" Dir="INOUT"/>
			<Port Id="47" Dir="INOUT"/>
			<Port Id="46" Dir="INOUT"/>
			<Port Id="45" Dir="INOUT"/>
			<Port Id="44" Dir="INOUT"/>
			<Port Id="43" Dir="INOUT"/>
			<Port Id="42" Dir="INOUT"/>
			<Port Id="41" Dir="INOUT"/>
			<Port Id="40" Dir="INOUT"/>
			<Port Id="39" Dir="INOUT"/>
			<Port Id="38" Dir="INOUT"/>
			<Port Id="37" Dir="INOUT"/>
			<Port Id="36" Dir="INOUT"/>
			<Port Id="35" Dir="INOUT"/>
			<Port Id="34" Dir="INOUT"/>
			<Port Id="33" Dir="INOUT"/>
			<Port Id="32" Dir="INOUT"/>
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_DIP_Switches_8Bit_GPIO_IO_pin">
			<Port Id="0" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin">
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_SRAM_Mem_DQ_pin">
			<Port Id="0" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="31" Dir="INOUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_DQS_pin">
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin">
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_Clk_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_Addr_pin">
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_ODT_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_SRAM_Mem_A_pin">
			<Port Id="7" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="15" Dir="OUT"/>
			<Port Id="16" Dir="OUT"/>
			<Port Id="17" Dir="OUT"/>
			<Port Id="18" Dir="OUT"/>
			<Port Id="19" Dir="OUT"/>
			<Port Id="20" Dir="OUT"/>
			<Port Id="21" Dir="OUT"/>
			<Port Id="22" Dir="OUT"/>
			<Port Id="23" Dir="OUT"/>
			<Port Id="24" Dir="OUT"/>
			<Port Id="25" Dir="OUT"/>
			<Port Id="26" Dir="OUT"/>
			<Port Id="27" Dir="OUT"/>
			<Port Id="28" Dir="OUT"/>
			<Port Id="29" Dir="OUT"/>
			<Port Id="30" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_SRAM_Mem_CEN_pin">
			<Port Id="0" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_SRAM_Mem_BEN_pin">
			<Port Id="0" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_CE_pin">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_DDR2_SDRAM_DDR2_DM_pin">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin">
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="fpga_0_SRAM_Mem_OEN_pin">
			<Port Id="0" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
		</Bus>
		<Port Id="fpga_0_IIC_EEPROM_Scl_pin" Dir="INOUT"/>
		<Port Id="plbv46_dvi_cntlr_0_tft_iic_scl_pin" Dir="INOUT"/>
		<Port Id="xps_iic_1_Sda" Dir="INOUT"/>
		<Port Id="xps_iic_1_Scl" Dir="INOUT"/>
		<Port Id="xps_iic_2_Sda" Dir="INOUT"/>
		<Port Id="xps_iic_2_Scl" Dir="INOUT"/>
		<Port Id="fpga_0_IIC_EEPROM_Sda_pin" Dir="INOUT"/>
		<Port Id="plbv46_dvi_cntlr_0_tft_iic_sda_pin" Dir="INOUT"/>
		<Port Id="fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin" Dir="IN"/>
		<Port Id="plbv46_dvi_cntlr_0_TFT_LCD_CLK_N_pin" Dir="OUT"/>
		<Port Id="xps_uartlite_0_TX_pin" Dir="OUT"/>
		<Port Id="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" Dir="IN"/>
		<Port Id="fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin" Dir="OUT"/>
		<Port Id="fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" Dir="OUT"/>
		<Port Id="fpga_0_rst_1_sys_rst_pin" Dir="IN"/>
		<Port Id="vga_reset_pin" Dir="OUT"/>
		<Port Id="plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin" Dir="OUT"/>
		<Port Id="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" Dir="OUT"/>
		<Port Id="plbv46_dvi_cntlr_0_TFT_LCD_CLK_P_pin" Dir="OUT"/>
		<Port Id="fpga_0_SRAM_Mem_WEN_pin" Dir="OUT"/>
		<Port Id="fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin" Dir="OUT"/>
		<Port Id="fpga_0_SRAM_ZBT_CLK_OUT_pin" Dir="OUT"/>
		<Port Id="xps_uartlite_0_RX_pin" Dir="IN"/>
		<Port Id="fpga_0_DDR2_SDRAM_DDR2_WE_n_pin" Dir="OUT"/>
		<Port Id="SRAM_Mem_LBON_pin" Dir="OUT"/>
		<Port Id="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" Dir="OUT"/>
		<Port Id="fpga_0_SRAM_ZBT_CLK_FB_pin" Dir="IN"/>
		<Port Id="fpga_0_clk_1_sys_clk_pin" Dir="IN"/>
		<Port Id="plbv46_dvi_cntlr_0_TFT_LCD_DE_pin" Dir="OUT"/>
		<Port Id="fpga_0_SRAM_Mem_ADV_LDN_pin" Dir="OUT"/>
		<Port Id="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" Dir="IN"/>
		<Port Id="plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin" Dir="OUT"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]" Neg="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_Clk_pin[1]" Neg="fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[1]"/>
		<DiffPair Pos="fpga_0_DDR2_SDRAM_DDR2_Clk_pin[0]" Neg="fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[0]"/>
	</Ifc>
</Interface>

