#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec  9 21:26:45 2024
# Process ID: 21360
# Current directory: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1
# Command line: vivado.exe -log TOP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace
# Log file: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP.vdi
# Journal file: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1\vivado.jou
# Running On: TABLET-LEUQMGK6, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 462.598 ; gain = 184.469
Command: link_design -top TOP -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wizard'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 918.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wizard/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wizard/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wizard/inst'
Finished Parsing XDC File [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wizard/inst'
Parsing XDC File [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1558.301 ; gain = 512.289
Finished Parsing XDC File [c:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wizard/inst'
Parsing XDC File [C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.srcs/constrs_1/new/zedboard_audio.xdc]
Finished Parsing XDC File [C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.srcs/constrs_1/new/zedboard_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1559.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1559.340 ; gain = 1077.020
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1559.340 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d208de20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1578.625 ; gain = 19.285

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a6052144841d113e.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 7d3c8fb3f21bee27.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.176 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1970.367 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1970.367 ; gain = 36.051
Phase 1.1 Core Generation And Design Setup | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1970.367 ; gain = 36.051

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1970.367 ; gain = 36.051
Phase 1 Initialization | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1970.367 ; gain = 36.051

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Phase 2 Timer Update And Timing Data Collection | Checksum: 13b82fe64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a4637032

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Retarget | Checksum: 1a4637032
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d6d1e9d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Constant propagation | Checksum: 1d6d1e9d0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f0a3ae8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Sweep | Checksum: 1f0a3ae8d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 860 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 375 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1b2656c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
BUFG optimization | Checksum: 1b2656c45
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b2656c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Shift Register Optimization | Checksum: 1b2656c45
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b2656c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1970.367 ; gain = 36.051
Post Processing Netlist | Checksum: 1b2656c45
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19dd8d273

Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1970.367 ; gain = 36.051

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1970.367 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19dd8d273

Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1970.367 ; gain = 36.051
Phase 9 Finalization | Checksum: 19dd8d273

Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1970.367 ; gain = 36.051
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                             69  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              76  |                                            860  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19dd8d273

Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1970.367 ; gain = 36.051
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1970.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 8
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1f5d40728

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2113.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f5d40728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2113.301 ; gain = 142.934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 216893562

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.676 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2113.301 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 216893562

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.301 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2113.301 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 216893562

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2113.301 ; gain = 553.961
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.301 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2113.301 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2113.301 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1221b54bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2113.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1af84c5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3bc4aef8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3bc4aef8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 3bc4aef8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 349b0537

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11267a844

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11267a844

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1136bc73f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 58 nets or LUTs. Breaked 0 LUT, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2113.301 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             58  |                    58  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 142e4107d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 192cf4602

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 2 Global Placement | Checksum: 192cf4602

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cf0b69ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f3888ca4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11fbecec7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d6c68698

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1986916a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ee2ddaa3

Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 6430e4e8

Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f6ea8509

Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13478f291

Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13478f291

Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d138a48e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.024 | TNS=-793.863 |
Phase 1 Physical Synthesis Initialization | Checksum: 19162a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.599 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19162a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.704 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: d138a48e

Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-15.405. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e21987e2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2113.301 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e21987e2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e21987e2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e21987e2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e21987e2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2113.301 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e376222c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000
Ending Placer Task | Checksum: 5bc94912

Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2113.301 ; gain = 0.000
99 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.301 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2113.301 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2113.301 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 1.49s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2113.301 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.405 | TNS=-719.280 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e86c746c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 2113.301 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.405 | TNS=-719.280 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e86c746c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.405 | TNS=-719.280 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_3_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[4]_i_3_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.378 | TNS=-713.895 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.302 | TNS=-711.868 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_164_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_164_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.302 | TNS=-711.868 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_190_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_190_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_226_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.296 | TNS=-711.724 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.296 | TNS=-711.724 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_201_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_201
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.290 | TNS=-711.580 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.280 | TNS=-711.340 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.279 | TNS=-711.316 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.265 | TNS=-710.980 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_198_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[6]_i_9_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.262 | TNS=-710.908 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_comp_2.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_227_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.261 | TNS=-710.884 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_6_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[2]_i_6_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.221 | TNS=-709.924 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_5_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_302_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.219 | TNS=-709.876 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_16_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[2]_i_16
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.207 | TNS=-709.588 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_241_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.199 | TNS=-709.396 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_179_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.183 | TNS=-708.964 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.181 | TNS=-708.628 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.180 | TNS=-708.604 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_53_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.170 | TNS=-708.364 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_245_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.169 | TNS=-707.932 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.161 | TNS=-707.740 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.152 | TNS=-707.500 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.151 | TNS=-707.429 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.149 | TNS=-706.876 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.130 | TNS=-706.420 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_98_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_98_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.128 | TNS=-706.348 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.127 | TNS=-705.652 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.124 | TNS=-705.580 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.116 | TNS=-705.388 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_101_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_101_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.115 | TNS=-705.364 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.106 | TNS=-705.148 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.101 | TNS=-705.028 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.099 | TNS=-704.884 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[14]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_5_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[14]_i_5_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.096 | TNS=-704.812 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_5_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_5_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.095 | TNS=-704.668 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_286_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.090 | TNS=-704.500 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.088 | TNS=-704.452 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_237_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[2]_i_237_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[14]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.088 | TNS=-704.332 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_229_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_229
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_229_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.083 | TNS=-704.164 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.081 | TNS=-703.996 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_7_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_7_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.076 | TNS=-703.852 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_54_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.075 | TNS=-703.804 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_193_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_193_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_229_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.074 | TNS=-703.756 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_251_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.073 | TNS=-703.732 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_284_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.073 | TNS=-703.612 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.068 | TNS=-703.348 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_300_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.067 | TNS=-703.324 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_239_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.066 | TNS=-703.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[2]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.065 | TNS=-703.276 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_164_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.063 | TNS=-703.228 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_198_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_252_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.062 | TNS=-702.748 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_200_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_17_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_126_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.060 | TNS=-702.700 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_262_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.060 | TNS=-702.700 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2113.301 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1cd410f22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.301 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.060 | TNS=-702.700 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_169_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_169_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.050 | TNS=-702.460 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_32_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_32_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.049 | TNS=-702.436 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.043 | TNS=-702.292 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_172_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.043 | TNS=-702.124 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_99_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_99_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.041 | TNS=-702.076 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_164_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_164_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.036 | TNS=-701.692 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.034 | TNS=-701.644 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_100_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_100_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.025 | TNS=-701.356 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_comp_2.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.022 | TNS=-701.236 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.020 | TNS=-700.924 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.017 | TNS=-700.852 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[14]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_17_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.012 | TNS=-700.732 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.009 | TNS=-700.636 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_104_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_104
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_104_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.009 | TNS=-700.636 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_140_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_140
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.008 | TNS=-700.540 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_4_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_4_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.005 | TNS=-700.252 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.996 | TNS=-699.820 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.991 | TNS=-699.700 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.987 | TNS=-699.292 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.986 | TNS=-699.268 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.974 | TNS=-698.740 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.974 | TNS=-698.740 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.971 | TNS=-698.668 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_15_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_15_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.969 | TNS=-698.620 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.968 | TNS=-698.596 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_103_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[18]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[18]_i_5_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[18]_i_5_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[18]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.966 | TNS=-698.548 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_4_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[10]_i_4_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.964 | TNS=-698.476 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_96_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_96_comp_2.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.963 | TNS=-698.212 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.961 | TNS=-698.164 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_175_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_175
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.959 | TNS=-698.116 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_10_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[6]_i_10_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.958 | TNS=-698.092 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_103_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[18]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[18]_i_16_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_107_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.953 | TNS=-697.852 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_97_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_97
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.953 | TNS=-697.852 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.952 | TNS=-697.828 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_34_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_171_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[14]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_107_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[6]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.952 | TNS=-697.828 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_n_0_repN_1.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_comp_1
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_191_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.948 | TNS=-697.396 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.941 | TNS=-697.228 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_17_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_126_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.941 | TNS=-697.228 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2161.668 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 278df335b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.668 ; gain = 48.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2161.668 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-14.941 | TNS=-697.228 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.464  |         22.052  |            2  |              0  |                    89  |           0  |           2  |  00:00:31  |
|  Total          |          0.464  |         22.052  |            2  |              0  |                    89  |           0  |           3  |  00:00:31  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2161.668 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 204def938

Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.668 ; gain = 48.367
INFO: [Common 17-83] Releasing license: Implementation
721 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.668 ; gain = 48.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2192.160 ; gain = 13.871
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 2192.160 ; gain = 8.945
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2192.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2192.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2192.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 2192.160 ; gain = 13.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e29d6480 ConstDB: 0 ShapeSum: 3b8b25d0 RouteDB: 0
Post Restoration Checksum: NetGraph: bf5174c7 | NumContArr: edaaf21f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3324e5c20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2270.887 ; gain = 74.527

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3324e5c20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2270.887 ; gain = 74.527

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3324e5c20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2270.887 ; gain = 74.527
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e9b1814d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2270.887 ; gain = 74.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.598| TNS=-680.658| WHS=-0.204 | THS=-71.654|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23840879b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 2270.887 ; gain = 74.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.598| TNS=-674.561| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ecb4f350

Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 2278.836 ; gain = 82.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4808
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4808
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ecb4f350

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ecb4f350

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22f4a299e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2281.191 ; gain = 84.832
Phase 3 Initial Routing | Checksum: 22f4a299e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2354
 Number of Nodes with overlaps = 1086
 Number of Nodes with overlaps = 628
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.613| TNS=-769.801| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26cf24fee

Time (s): cpu = 00:01:23 ; elapsed = 00:01:16 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 672
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.644| TNS=-773.973| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2624075ab

Time (s): cpu = 00:01:47 ; elapsed = 00:01:32 . Memory (MB): peak = 2281.191 ; gain = 84.832
Phase 4 Rip-up And Reroute | Checksum: 2624075ab

Time (s): cpu = 00:01:47 ; elapsed = 00:01:32 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2065e5dfa

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2281.191 ; gain = 84.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.498| TNS=-764.209| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 335578f1a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 335578f1a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2281.191 ; gain = 84.832
Phase 5 Delay and Skew Optimization | Checksum: 335578f1a

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26422140e

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.448| TNS=-761.833| WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 282ec4794

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832
Phase 6 Post Hold Fix | Checksum: 282ec4794

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.18593 %
  Global Horizontal Routing Utilization  = 1.50177 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 282ec4794

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 282ec4794

Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bf174427

Time (s): cpu = 00:01:49 ; elapsed = 00:01:34 . Memory (MB): peak = 2281.191 ; gain = 84.832

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-16.448| TNS=-761.833| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bf174427

Time (s): cpu = 00:01:49 ; elapsed = 00:01:35 . Memory (MB): peak = 2281.191 ; gain = 84.832
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: b362ef1d

Time (s): cpu = 00:01:49 ; elapsed = 00:01:35 . Memory (MB): peak = 2281.191 ; gain = 84.832
Ending Routing Task | Checksum: b362ef1d

Time (s): cpu = 00:01:49 ; elapsed = 00:01:35 . Memory (MB): peak = 2281.191 ; gain = 84.832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
740 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:38 . Memory (MB): peak = 2281.191 ; gain = 89.031
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
750 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2281.191 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 2281.191 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.191 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2281.191 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2281.191 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2281.191 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 21:33:02 2024...
