"Configuration","Result","Size (netlist states)","Mapped States Phase I","Mapped States after map","Mapped states after compute relations","Time","MB","Feedback",
"./dsp/simple/signed/standard/mult_18x18.tcl","Equiv","72 x 72", "","72.","72.","13s","","",,
"./dsp/simple/signed/standard/mult_11x9.tcl","Equiv","0 x  0", "","0.","","12s","","",,
"./dsp/simple/signed/standard/mult_35x35_pipe2.tcl","Equiv","226 x 226", "","226.","226.","33s","","",,
"./dsp/simple/signed/standard/mult_69x53.tcl","Equiv","0 x   0", "","0.","","01m25s","","",,
"./dsp/simple/signed/standard/mult_21x18.tcl","Equiv","0 x  0", "","0.","","19s","","",,
"./dsp/simple/signed/standard/mult_35x35.tcl","Equiv","0 x  0", "","0.","","27s","","",,
"./dsp/simple/unsigned/standard/mult_6x6.tcl","Equiv","0 x  0", "","0.","","13s","","",,
"./dsp/simple/unsigned/standard/mult_20x17.tcl","Equiv","0 x  0", "","0.","","19s","","",,
"./dsp/simple/unsigned/standard/mult_26x26.tcl","Equiv","0 x  0", "","0.","","27s","","",,
"./dsp/simple/unsigned/standard/mult_6x6_pipe.tcl","Equiv","28 x 28", "","28.","28.","13s","","",,
"./dsp/simple/unsigned/standard/mult_17x17.tcl","Equiv","68 x 68", "","68.","68.","15s","","",,
"./dsp/dotp/standard/fir_direct_8tap.tcl","Equiv","102 x 102", "","102.","102.","33s","","",,
"./dsp/dotp/standard/multiple_clocks.tcl",,,,,,,,"Synthesis Problem",
"./dsp/dotp/standard/dotp_acc_unsign.tcl","Equiv","68 x 68", "","68.","68.","14s","","",,
"./dsp/dotp/standard/mult_add.tcl","Equiv","93 x 93", "","93.","93.","15s","","",,
"./dsp/dotp/standard/signed_mult_add_acc_withROM.tcl","Equiv","35 x 35", "","0 (unmapped: 35/35).","35.","16s","","",,
"./dsp/dotp/standard/signed_mult_add_withROM.tcl","Equiv","18 x 18", "","0 (unmapped: 18/18).","18.","15s","","",,
"./dsp/dotp/standard/pre_adder.tcl","Equiv","20 x  20", "","20.","20.","03m05s","","",,
"./dsp/dotp/standard/unsigned_mult_add_acc_withROM.tcl","Equiv","35 x 35", "","0 (unmapped: 35/35).","35.","15s","","",,
"./dsp/dotp/standard/unsigned_mult_add_follow_ROM.tcl","Equiv","18 x 18", "","0 (unmapped: 18/18).","18.","14s","","",,
"./dsp/dotp/standard/dotp_acc_with_C.tcl","Equiv","133 x 133", "","133.","133.","14s","","",,
"./dsp/dotp/standard/unsigned_mult_add_withROM.tcl","Equiv","17 x 17", "","0 (unmapped: 17/17).","17.","14s","","",,
"./dsp/accumulator/standard/mult_acc_with_C.tcl","Equiv","133 x 133", "","133.","133.","14s","","",,
"./dsp/accumulator/standard/mult_12x3_acc.tcl","Equiv","18 x 18", "","18.","18.","13s","","",,
"./dsp/accumulator/standard/mult_18x18_acc.tcl","Equiv","62 x 62", "","62.","62.","14s","","",,
"./dsp/arithmetic/mult_add_sub/standard/mult_addsub_complex.tcl","Equiv","32 x 32", "","32.","32.","23s","","",,
"./dsp/arithmetic/mult_add_sub/standard/mult_add_or_sub.tcl","Equiv","0 x  0", "","0.","","16s","","",,
"./dsp/arithmetic/mult_add_sub/standard/mult_add_sub.tcl","Equiv","52 x 52", "","52.","52.","21s","","",,
"./dsp/arithmetic/mult_sub/standard/unsigned_mult_sub.tcl","Equiv","0 x  0", "","0.","","13s","","",,
"./dsp/arithmetic/mult_sub/standard/unsigned_mult_sub_pipe.tcl","Equiv","74 x 74", "","74.","74.","14s","","",,
"./dsp/arithmetic/mult_sub/standard/signed_mult_sub_pipe.tcl","Equiv","74 x 74", "","74.","74.","14s","","",,
"./dsp/arithmetic/mult_sub/standard/signed_mult_sub_3.tcl","Equiv","0 x  0", "","0.","","23s","","",,
"./dsp/arithmetic/mult_sub/standard/signed_mult_sub.tcl","Equiv","0 x  0", "","0.","","12s","","",,
"./dsp/arithmetic/mult_add/standard/mult_add_with_const.tcl","Equiv","0 x  0", "","0.","","13s","","",,
"./dsp/arithmetic/mult_add/standard/mult_add_normal.tcl","Equiv","184 x 184", "","0 (unmapped: 184/184).","184.","43s","","",,
"./dsp/arithmetic/mult_add/standard/mult_add_normal_pipe.tcl","Equiv","367 x 367", "","113 (unmapped: 254/254).","367.","52s","","",,
"./dsp/arithmetic/mult_add/standard/unsigned_mult_add_pipe.tcl","Equiv","71 x 71", "","71.","71.","14s","","",,
"./dsp/arithmetic/mult_add/standard/unsigned_mult_add_8.tcl",,,,,,,,"Synthesis Problem",
"./dsp/pre_adder/standard/unsign_with_pipe.tcl","Equiv","89 x 89", "","89.","89.","14s","","",,
"./dsp/pre_adder/standard/with_C_input.tcl","Open","152 x 152", "","152.","152.","","","",,
"./dsp/pre_adder/standard/sign_comb.tcl","Open","0 x  0", "","0.","","","","",,
"./dsp/pre_adder/standard/unsign_comb.tcl","Equiv","0 x  0", "","0.","","14s","","",,
"./dsp/pre_adder/standard/pre_sub.tcl","Open","0 x  0", "","0.","","","","",,
"./dsp/pre_adder/standard/add_sub.tcl","Open","91 x  91", "","91.","91.","","","",,
"./dsp/pre_adder/standard/sign_with_pipe.tcl","Open","89 x 89", "","89.","89.","","","",,
"./dsp/macc_pa_bc_rom/vhdl/standard/simple_mult.tcl","Equiv","0 x  0", "","0.","","14s","","",,
"./dsp/macc_pa_bc_rom/vhdl/standard/simple_mult_add.tcl","Equiv","0 x  0", "","0.","","14s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_17x17.tcl","Equiv","0 x  0", "","0.","","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_acc_17x11.tcl","Equiv","48 x 48", "","0 (unmapped: 48/48).","48.","18m20s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_43x17.tcl","Equiv","120 x 120", "","0 (unmapped: 120/120).","120.","29s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/mult_pre_adder_with_case.tcl","Equiv","52 x 52", "","0 (unmapped: 52/52).","52.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/mult_add_with_case_pipe.tcl","Equiv","121 x 121", "","0 (unmapped: 121/121).","121.","24s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/sign_mult_16x9_with_pre_sub.tcl","Equiv","0 x  0", "","0.","","02m07s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/simple_mult_18.tcl","Equiv","0 x  0", "","0.","","17s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/sign_mult_sub_17x7.tcl","Equiv","0 x  0", "","0.","","15s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_acc_10x17_with_pre_adder.tcl","Equiv","84 x 84", "","0 (unmapped: 84/84).","84.","15s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/simple_mult.tcl","Equiv","52 x 52", "","0 (unmapped: 52/52).","52.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_add_17x17.tcl","Equiv","0 x  0", "","0.","","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/sign_mult_acc_17x17.tcl","Equiv","48 x 48", "","0 (unmapped: 48/48).","48.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/sign_mult_18x18.tcl","Equiv","0 x  0", "","0.","","15s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_add_14x11_with_pre_adder.tcl","Equiv","36 x 36", "","0 (unmapped: 36/36).","36.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/mult_sub_with_case.tcl","Equiv","66 x 66", "","0 (unmapped: 66/66).","66.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/sign_mult_43x18.tcl","Equiv","0 x  0", "","0.","","26s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_17x18_with_pre_adder.tcl","Equiv","0 x  0", "","0.","","15s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/mult_add_pre_adder_with_case.tcl","Equiv","48 x 48", "","0 (unmapped: 48/48).","48.","16s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/mult_add_with_case.tcl","Equiv","66 x 66", "","0 (unmapped: 66/66).","66.","15s","","",,
"./dsp/macc_pa_bc_rom/verilog/standard/unsign_mult_acc_add_10x17_with_pre_adder.tcl","Equiv","84 x 84", "","0 (unmapped: 84/84).","84.","15s","","",,
"./dsp/limitation/standard/DOTP_mode_ROM_spitting.tcl","Equiv","55 x 55", "","0 (unmapped: 55/55).","55.","20s","","",,
"./dsp/limitation/standard/mult_acc_Dynamic_AddSub.tcl","Equiv","48 x 48", "","48.","48.","28s","","",,
"./dsp/fir/standard/fir_4tab_transpose.tcl",,,,,,,,"Synthesis Problem",
"./dsp/fir/standard/fir_4tab_symmetric.tcl",,,,,,,,"Synthesis Problem",
"./dsp/fir/standard/fir_6tab_systolic.tcl",,,,,,,,"Synthesis Problem",
"./dsp/fir/standard/fir_4tab.tcl",,,,,,,,"Synthesis Problem",
"./dsp/fir/standard/fir_132tab_symmetric.tcl","Open","25533 x 25550", "","1588 (unmapped: 7220/7220).","","","","",,
"./dsp/fir/standard/fir_132tab.tcl",,,,,,,,"Synthesis Problem",
"./dsp/fir/standard/fir_5tab_direct.tcl",,,,,,,,"Synthesis Problem",
