<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RegisterFile.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RegFile32.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegFile32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegFile32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegFile32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RegFile32.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegFile32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegFile32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegFile32.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile32_Tester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile32_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RegFile32_Tester_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegFile32_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegFile32_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegFile32_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegFile32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegFile32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488487788" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1488487788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488488516" xil_pn:in_ck="3945572496056053856" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1488488516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="RegFileTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1488487788" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2858848845027663440" xil_pn:start_ts="1488487788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487788" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1158393709092904850" xil_pn:start_ts="1488487788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487788" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-525087399856268416" xil_pn:start_ts="1488487788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488488516" xil_pn:in_ck="3945572496056053856" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1488488516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="RegFileTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1488488518" xil_pn:in_ck="3945572496056053856" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6060751024852568241" xil_pn:start_ts="1488488516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegFile32_Tester_beh.prj"/>
      <outfile xil_pn:name="RegFile32_Tester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1488488518" xil_pn:in_ck="-8985271762259337176" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5590098373678757874" xil_pn:start_ts="1488488518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegFile32_Tester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3440262236578429112" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-525087399856268416" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9212503558833621786" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487839" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8477673912096145226" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487858" xil_pn:in_ck="130425020047395367" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1798634326168483267" xil_pn:start_ts="1488487839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegFile32.lso"/>
      <outfile xil_pn:name="RegFile32.ngc"/>
      <outfile xil_pn:name="RegFile32.ngr"/>
      <outfile xil_pn:name="RegFile32.prj"/>
      <outfile xil_pn:name="RegFile32.stx"/>
      <outfile xil_pn:name="RegFile32.syr"/>
      <outfile xil_pn:name="RegFile32.xst"/>
      <outfile xil_pn:name="RegFile32_Tester_beh.prj"/>
      <outfile xil_pn:name="RegFile32_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1488487858" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119235252107493179" xil_pn:start_ts="1488487858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488487869" xil_pn:in_ck="-5541105758062863479" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2685271320203074863" xil_pn:start_ts="1488487858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegFile32.bld"/>
      <outfile xil_pn:name="RegFile32.ngd"/>
      <outfile xil_pn:name="RegFile32_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1488487880" xil_pn:in_ck="-5541105758062863478" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1488487869">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RegFile32_map.map"/>
      <outfile xil_pn:name="RegFile32_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
