# Clock
This is the final project for the introductory VHDL course I am taking. This project is a rework, and extension, of a previous lab into MyHDL. The clock will count up, down, and have a stop watch feature. The end result will be synthesized for the Altera DE1-SoC FPGA.
