

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Sun Dec 16 17:13:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     1.350|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|       2|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       2|      29|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |input_mat_cols_V_out_blk_n  |   9|          2|    1|          2|
    |input_mat_rows_V_out_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  27|          6|    3|          6|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|input_mat_rows_V_out_din     | out |   11|   ap_fifo  | input_mat_rows_V_out |    pointer   |
|input_mat_rows_V_out_full_n  |  in |    1|   ap_fifo  | input_mat_rows_V_out |    pointer   |
|input_mat_rows_V_out_write   | out |    1|   ap_fifo  | input_mat_rows_V_out |    pointer   |
|input_mat_cols_V_out_din     | out |   12|   ap_fifo  | input_mat_cols_V_out |    pointer   |
|input_mat_cols_V_out_full_n  |  in |    1|   ap_fifo  | input_mat_cols_V_out |    pointer   |
|input_mat_cols_V_out_write   | out |    1|   ap_fifo  | input_mat_cols_V_out |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

