Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:55:13 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.694        0.000                      0                 1525        0.082        0.000                      0                 1525       54.305        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.694        0.000                      0                 1521        0.082        0.000                      0                 1521       54.305        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.968        0.000                      0                    4        0.944        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.822ns  (logic 59.930ns (56.633%)  route 45.892ns (43.367%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=24 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.692   106.515    sm/M_alum_out[0]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.639 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           1.627   108.265    display/M_sm_bra[0]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124   108.389 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.875   110.265    display/override_address
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.124   110.389 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.584   110.973    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -110.973    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.666ns  (logic 59.930ns (56.716%)  route 45.736ns (43.284%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.692   106.515    sm/M_alum_out[0]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.639 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           1.627   108.265    display/M_sm_bra[0]
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124   108.389 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.728   110.117    sm/override_address
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124   110.241 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.576   110.818    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -110.818    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.719ns  (logic 60.366ns (57.646%)  route 44.353ns (42.354%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.037   106.859    sm/M_alum_out[0]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.119   106.978 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           1.019   107.997    sm/D_states_q[4]_i_21_n_0
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.362   108.359 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.705   109.064    sm/D_states_q[4]_i_5_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.327   109.391 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.479   109.870    sm/D_states_d__0[4]
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X39Y7          FDSE (Setup_fdse_C_D)       -0.067   116.117    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -109.870    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.725ns  (logic 60.034ns (57.878%)  route 43.691ns (42.122%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.411   107.233    sm/M_alum_out[0]
    SLICE_X33Y5          LUT5 (Prop_lut5_I0_O)        0.150   107.383 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.596   107.978    sm/D_states_q[7]_i_11_n_0
    SLICE_X36Y6          LUT4 (Prop_lut4_I0_O)        0.326   108.304 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.572   108.876    sm/D_states_d__0[6]
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)       -0.283   115.902    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.902    
                         arrival time                        -108.876    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.935ns  (logic 59.930ns (57.661%)  route 44.005ns (42.339%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.151   106.973    sm/M_alum_out[0]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124   107.097 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.626   107.723    sm/D_states_q[2]_i_12_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.124   107.847 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.645   108.492    sm/D_states_q[2]_i_3_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124   108.616 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.469   109.086    sm/D_states_d__0[2]
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -109.086    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.777ns  (logic 59.930ns (57.749%)  route 43.847ns (42.251%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.113   106.935    sm/M_alum_out[0]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.124   107.059 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.482   107.541    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124   107.665 f  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.612   108.277    sm/D_states_q[1]_i_7_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I5_O)        0.124   108.401 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.527   108.928    sm/D_states_d__0[1]
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.929    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.730ns  (logic 59.930ns (57.775%)  route 43.800ns (42.225%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.158   106.980    sm/M_alum_out[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.104 r  sm/D_states_q[3]_i_16/O
                         net (fo=1, routed)           0.433   107.538    sm/D_states_q[3]_i_16_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124   107.662 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.608   108.270    sm/D_states_q[3]_i_4_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.394 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.488   108.881    sm/D_states_d__0[3]
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y6          FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.881    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.474ns  (logic 60.040ns (58.024%)  route 43.434ns (41.976%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.933   102.145    alum/temp_out0[1]
    SLICE_X49Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.933 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.933    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.047 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   103.047    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.161 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   103.161    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.275 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.275    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.389 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.389    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.503 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   103.503    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.617 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.617    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.731 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.731    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.888 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.789   104.678    sm/temp_out0[0]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.329   105.007 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.007    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   105.216 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   105.525    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.822 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.411   107.233    sm/M_alum_out[0]
    SLICE_X33Y5          LUT5 (Prop_lut5_I0_O)        0.150   107.383 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.446   107.829    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I4_O)        0.332   108.161 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.465   108.625    sm/D_states_d__0[7]
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y6          FDSE (Setup_fdse_C_D)       -0.061   116.124    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.124    
                         arrival time                        -108.625    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.987ns  (logic 58.438ns (56.743%)  route 44.549ns (43.257%))
  Logic Levels:           312  (CARRY4=277 LUT2=1 LUT3=23 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.864   102.076    sm/temp_out0[1]
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332   102.408 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.471   102.878    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124   103.002 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   103.002    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X54Y10         MUXF7 (Prop_muxf7_I0_O)      0.209   103.211 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.753   103.964    sm/M_alum_out[1]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.297   104.261 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.444   104.705    sm/D_states_q[7]_i_60_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.124   104.829 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.300   105.129    sm/D_states_q[7]_i_44_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124   105.253 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           1.316   106.569    sm/D_states_q[7]_i_19_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.693 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.648   107.342    sm/D_states_q[7]_i_4_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124   107.466 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.672   108.138    sm/D_states_q[7]_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y6          FDRE (Setup_fdre_C_CE)      -0.205   115.980    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.980    
                         arrival time                        -108.138    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.987ns  (logic 58.438ns (56.743%)  route 44.549ns (43.257%))
  Logic Levels:           312  (CARRY4=277 LUT2=1 LUT3=23 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.567     5.151    display/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  display/D_ddr_q_reg/Q
                         net (fo=102, routed)         2.813     8.420    sm/M_display_reading
    SLICE_X41Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.544 f  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.665     9.209    sm/ram_reg_i_86_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.333 r  sm/ram_reg_i_72/O
                         net (fo=64, routed)          1.743    11.076    L_reg/M_sm_ra1[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.200 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.887    12.087    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152    12.239 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.448    12.688    sm/M_alum_a[31]
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.014 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.014    alum/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.546 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.546    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.660 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.660    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.774 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    13.783    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.897    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.011 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.011    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.125 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.125    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.239 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.239    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.353 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.353    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.624 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.196    15.820    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.743 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.980    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.094    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.436    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.550 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.550    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.707 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.171    18.878    alum/temp_out0[30]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.678 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.795 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.795    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.912 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.921    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.038 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.038    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.155 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.155    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.272 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.272    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.389 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.506 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.663 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.805    21.468    alum/temp_out0[29]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    21.800 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.800    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.350 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.350    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.464 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    22.473    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.587 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.314 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.055    24.368    alum/temp_out0[28]
    SLICE_X49Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.153 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    25.276    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.390 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.390    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.504 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.504    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.618 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.618    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.732 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.732    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.846 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.846    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.960 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.960    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.117 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.129    27.246    alum/temp_out0[27]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.031 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.031    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.145 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.145    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.259 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.259    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.382    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.496 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.496    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.610 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.610    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.724 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.724    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.838 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.838    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.995 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.063    30.059    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.921 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.921    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.155 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.155    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.272 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.272    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.389 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.389    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.506 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.515    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.632 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.632    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.749 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.749    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.906 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.973    32.878    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.210 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.210    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.760 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.760    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.874 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.874    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.988 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.988    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.102 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    34.111    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.225 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.225    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.339 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.339    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.453 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.453    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.567 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.567    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.724 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.724    alum/temp_out0[24]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.509 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.509    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.623 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.623    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.737 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.737    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.851 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.860    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.974 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.974    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.088 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.088    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.202    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.316    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.473 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.967    38.439    alum/temp_out0[23]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.768 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.768    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.301 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.301    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.418 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.418    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.535 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.652 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.661    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.778 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.778    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.895 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.012 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.012    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.129 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.129    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.286 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.034    41.320    alum/temp_out0[22]
    SLICE_X41Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    42.108 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.108    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.222 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.222    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.336 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.459 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.573 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.573    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.687 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.687    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.801 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.801    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.915 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.915    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.072 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.917    43.989    alum/temp_out0[21]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.329    44.318 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.318    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.851 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.968 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.009    44.977    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.094 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.094    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.211 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.211    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.328 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.328    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.445 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.562 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.562    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.679 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.679    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.836 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.047    46.883    alum/temp_out0[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    47.215 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.215    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.765 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.879    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.002    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.344 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.344    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.458 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.458    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.572 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.729 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.128    49.856    alum/temp_out0[19]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.185 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.185    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.718 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.718    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.835 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.835    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.952 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.952    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.069 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.069    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.186 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.195    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.312 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.312    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.429 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.546 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.546    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.703 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.192    52.895    alum/temp_out0[18]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    53.683 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.683    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.797 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.797    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.911 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.911    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.025 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.025    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.139 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.139    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.253 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.253    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.367 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.367    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.481 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.490    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.647 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.749    alum/temp_out0[17]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.078 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.078    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.611 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.728 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.728    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.845 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.845    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.962 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.962    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.079 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.079    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.196 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.196    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.313 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.313    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.430 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.430    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.587 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.658    58.245    alum/temp_out0[16]
    SLICE_X54Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    59.048 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.009    59.057    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.174 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.174    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.291 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.408 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.525 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.525    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.642 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.642    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.759 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.033 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    61.249    alum/temp_out0[15]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.332    61.581 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.581    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.114 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.009    62.123    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.240 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.357 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.474 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.474    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.591 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.708 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.708    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.825 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.825    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.942 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.942    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.099 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.358    64.457    alum/temp_out0[14]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.332    64.789 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.789    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.339 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.339    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.453 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.453    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.567 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.009    65.576    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.690    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.804    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.918 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.918    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.032 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.032    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.146 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.146    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.303 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.125    67.428    alum/temp_out0[13]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    67.757 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.757    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.290 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.290    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.407 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.407    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.524 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.524    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    68.650    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.767 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.767    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.884 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.884    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.001 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.001    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.118 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.118    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.275 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.223    70.498    alum/temp_out0[12]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.332    70.830 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    70.830    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.231 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.231    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.345 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.345    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.459 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.459    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.573 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.009    71.582    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.696    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.810    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.924 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.924    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.038 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.038    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.195 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.122    73.316    alum/temp_out0[11]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329    73.645 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    73.645    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    74.177 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.177    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.291 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.291    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.405 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.405    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.519 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.633 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.633    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.747 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    74.756    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.870 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.027 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.999    76.026    alum/temp_out0[10]
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.329    76.355 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.355    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.888 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.888    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.005 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.005    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.122 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.122    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.239 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.239    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.473 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.473    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.590 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.590    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.707 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.707    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.864 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.045    78.910    alum/temp_out0[9]
    SLICE_X62Y14         LUT3 (Prop_lut3_I0_O)        0.332    79.242 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.242    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.792 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.906    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.020 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.020    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.134 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.134    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.248 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.248    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.362 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.362    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.476 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.476    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.590 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.590    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.747 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.137    81.883    alum/temp_out0[8]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    82.212 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    82.212    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.745 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.745    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.862 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.862    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.979 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.979    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.096 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.096    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.213 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.330 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.330    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.447 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.447    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.604 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.040    84.644    alum/temp_out0[7]
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.332    84.976 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.976    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.526 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.640 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.640    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.754 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.754    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.868 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.868    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.982 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.982    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.096 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.096    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.210 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.210    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.324 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.324    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.481 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.286    87.767    alum/temp_out0[6]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    88.096 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.646 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.646    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.760 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.601 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.288    90.889    alum/temp_out0[5]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.218 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.218    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.751 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.868 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.868    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.985 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.985    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.102 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.102    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.219 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.219    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.453 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.453    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.570 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.570    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.727 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.025    93.752    alum/temp_out0[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    94.540 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.540    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.654 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.654    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.768 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.768    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.882 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.882    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.996 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.996    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.110 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.110    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.224 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.224    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.338 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.338    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.495 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.117    96.612    alum/temp_out0[3]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    96.941 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.941    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.591 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.591    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.708 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.708    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.825 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.825    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.942 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.942    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.059 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.059    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.293 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.450 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.921    99.371    alum/temp_out0[2]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    99.703 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.703    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.236 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.236    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.353 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.353    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.470 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.470    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.587 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.587    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.704 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.704    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.055 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.055    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.212 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.864   102.076    sm/temp_out0[1]
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332   102.408 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.471   102.878    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124   103.002 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   103.002    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X54Y10         MUXF7 (Prop_muxf7_I0_O)      0.209   103.211 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.753   103.964    sm/M_alum_out[1]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.297   104.261 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.444   104.705    sm/D_states_q[7]_i_60_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.124   104.829 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.300   105.129    sm/D_states_q[7]_i_44_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124   105.253 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           1.316   106.569    sm/D_states_q[7]_i_19_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124   106.693 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.648   107.342    sm/D_states_q[7]_i_4_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124   107.466 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.672   108.138    sm/D_states_q[7]_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y6          FDRE (Setup_fdre_C_CE)      -0.205   115.980    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.980    
                         arrival time                        -108.138    
  -------------------------------------------------------------------
                         slack                                  7.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.909    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.909    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.909    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.909    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.700    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.555     1.499    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.705    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.823     2.013    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.330     1.975    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y10   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y11   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y11   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y14   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X65Y14   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.968ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.704ns (14.950%)  route 4.005ns (85.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.339     7.946    sm/D_states_q_reg[2]_0[1]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.124     9.194    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.318 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.542     9.859    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                105.968    

Slack (MET) :             105.968ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.704ns (14.950%)  route 4.005ns (85.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.339     7.946    sm/D_states_q_reg[2]_0[1]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.124     9.194    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.318 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.542     9.859    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                105.968    

Slack (MET) :             105.968ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.704ns (14.950%)  route 4.005ns (85.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.339     7.946    sm/D_states_q_reg[2]_0[1]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.124     9.194    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.318 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.542     9.859    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                105.968    

Slack (MET) :             105.968ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.704ns (14.950%)  route 4.005ns (85.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.339     7.946    sm/D_states_q_reg[2]_0[1]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.124     9.194    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.318 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.542     9.859    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                105.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.487%)  route 0.680ns (78.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.493     2.141    sm/D_states_q[6]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.187     2.372    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.487%)  route 0.680ns (78.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.493     2.141    sm/D_states_q[6]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.187     2.372    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.487%)  route 0.680ns (78.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.493     2.141    sm/D_states_q[6]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.187     2.372    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.487%)  route 0.680ns (78.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.493     2.141    sm/D_states_q[6]
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.045     2.186 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.187     2.372    fifo_reset_cond/AS[0]
    SLICE_X36Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.944    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.969ns  (logic 11.818ns (31.967%)  route 25.151ns (68.033%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          0.871     6.547    L_reg/M_sm_timer[8]
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.697 r  L_reg/L_39e9c6a1_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.968     7.664    L_reg/L_39e9c6a1_remainder0_carry_i_26__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.326     7.990 f  L_reg/L_39e9c6a1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.452     9.442    L_reg/L_39e9c6a1_remainder0_carry_i_13__1_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.592 f  L_reg/L_39e9c6a1_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.887    10.478    L_reg/L_39e9c6a1_remainder0_carry_i_19__1_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I3_O)        0.354    10.832 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.047    11.879    L_reg/L_39e9c6a1_remainder0_carry_i_10__1_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.326    12.205 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.205    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.869    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.203 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.451    14.654    L_reg/L_39e9c6a1_remainder0_3[9]
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.303    14.957 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.485    15.442    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.566 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    16.397    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.521 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.345    17.867    L_reg/i__carry_i_16__4_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    18.017 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.652    18.669    L_reg/i__carry_i_20__4_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.354    19.023 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.899    19.922    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.254 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.725    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.232 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.232    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.346 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.346    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.568 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.106    22.674    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.299    22.973 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.629    23.602    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.726 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    24.592    L_reg/i__carry_i_14__1_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.716 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.397    L_reg/i__carry_i_25__3_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.521 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.950    26.471    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    26.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.457    27.052    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.202 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.002    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.326    28.328 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.861 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.978 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.293 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    30.293    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.600 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.751    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    30.875 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.591    31.466    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.590 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.064    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.188 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.184    33.373    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.150    33.523 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.903    38.425    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.188 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.188    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.778ns  (logic 11.794ns (32.068%)  route 24.984ns (67.932%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.701     7.435    L_reg/M_sm_pbc[12]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118     7.553 f  L_reg/L_39e9c6a1_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.686     8.240    L_reg/L_39e9c6a1_remainder0_carry_i_23__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.326     8.566 f  L_reg/L_39e9c6a1_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.590    L_reg/L_39e9c6a1_remainder0_carry_i_12__0_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.742 f  L_reg/L_39e9c6a1_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.570    L_reg/L_39e9c6a1_remainder0_carry_i_20__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.922 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.784    L_reg/L_39e9c6a1_remainder0_carry_i_10__0_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.110 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.110    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.643 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.643    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.958 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.126    14.084    L_reg/L_39e9c6a1_remainder0_1[7]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.307    14.391 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.070    15.461    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.830    16.414    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.134    17.672    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.152    17.824 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.832    18.656    L_reg/i__carry_i_20__2_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.372    19.028 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.801    19.829    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.157 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.489    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.009 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.009    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.126    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.103    22.551    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.857 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.615    23.472    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.596 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.206    24.802    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.926 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.443    25.369    L_reg/i__carry_i_13__1_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.118    25.487 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.726    26.213    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.326    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.667    27.206    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.358 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.167    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.332    28.499 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.049 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.163    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.277    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.499 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.625    30.124    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.423 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.984    31.407    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.531 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.368    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.492 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.937    33.429    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.553 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.287    34.839    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I2_O)        0.124    34.963 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.521    38.484    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.994 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.994    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.583ns  (logic 11.830ns (32.337%)  route 24.753ns (67.663%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          0.871     6.547    L_reg/M_sm_timer[8]
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.697 r  L_reg/L_39e9c6a1_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.968     7.664    L_reg/L_39e9c6a1_remainder0_carry_i_26__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.326     7.990 f  L_reg/L_39e9c6a1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.452     9.442    L_reg/L_39e9c6a1_remainder0_carry_i_13__1_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.592 f  L_reg/L_39e9c6a1_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.887    10.478    L_reg/L_39e9c6a1_remainder0_carry_i_19__1_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I3_O)        0.354    10.832 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.047    11.879    L_reg/L_39e9c6a1_remainder0_carry_i_10__1_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.326    12.205 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.205    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.869    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.203 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.451    14.654    L_reg/L_39e9c6a1_remainder0_3[9]
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.303    14.957 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.485    15.442    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.566 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    16.397    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.521 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.345    17.867    L_reg/i__carry_i_16__4_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    18.017 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.652    18.669    L_reg/i__carry_i_20__4_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.354    19.023 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.899    19.922    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.254 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.725    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.232 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.232    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.346 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.346    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.568 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.106    22.674    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.299    22.973 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.629    23.602    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.726 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    24.592    L_reg/i__carry_i_14__1_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.716 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.397    L_reg/i__carry_i_25__3_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.521 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.950    26.471    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    26.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.457    27.052    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.202 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.002    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.326    28.328 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.861 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.978 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.293 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    30.293    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.600 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.751    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    30.875 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.591    31.466    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.590 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.064    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.188 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.174    33.363    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.152    33.515 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.515    38.030    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.803 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.803    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.512ns  (logic 11.585ns (31.728%)  route 24.927ns (68.272%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          0.871     6.547    L_reg/M_sm_timer[8]
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.697 r  L_reg/L_39e9c6a1_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.968     7.664    L_reg/L_39e9c6a1_remainder0_carry_i_26__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.326     7.990 f  L_reg/L_39e9c6a1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.452     9.442    L_reg/L_39e9c6a1_remainder0_carry_i_13__1_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.592 f  L_reg/L_39e9c6a1_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.887    10.478    L_reg/L_39e9c6a1_remainder0_carry_i_19__1_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I3_O)        0.354    10.832 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.047    11.879    L_reg/L_39e9c6a1_remainder0_carry_i_10__1_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.326    12.205 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.205    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.869    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.203 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.451    14.654    L_reg/L_39e9c6a1_remainder0_3[9]
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.303    14.957 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.485    15.442    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.566 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    16.397    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.521 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.345    17.867    L_reg/i__carry_i_16__4_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    18.017 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.652    18.669    L_reg/i__carry_i_20__4_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.354    19.023 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.899    19.922    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.254 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.725    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.232 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.232    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.346 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.346    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.568 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.106    22.674    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.299    22.973 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.629    23.602    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.726 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    24.592    L_reg/i__carry_i_14__1_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.716 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.397    L_reg/i__carry_i_25__3_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.521 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.950    26.471    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    26.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.457    27.052    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.202 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.002    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.326    28.328 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.861 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.978 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.293 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    30.293    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.600 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.751    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    30.875 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.314    31.189    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.313 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.939    32.252    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.124    32.376 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.808    33.184    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.308 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.867    38.175    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.731 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.731    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.375ns  (logic 12.019ns (33.041%)  route 24.356ns (66.959%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.701     7.435    L_reg/M_sm_pbc[12]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118     7.553 f  L_reg/L_39e9c6a1_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.686     8.240    L_reg/L_39e9c6a1_remainder0_carry_i_23__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.326     8.566 f  L_reg/L_39e9c6a1_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.590    L_reg/L_39e9c6a1_remainder0_carry_i_12__0_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.742 f  L_reg/L_39e9c6a1_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.570    L_reg/L_39e9c6a1_remainder0_carry_i_20__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.922 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.784    L_reg/L_39e9c6a1_remainder0_carry_i_10__0_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.110 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.110    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.643 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.643    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.958 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.126    14.084    L_reg/L_39e9c6a1_remainder0_1[7]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.307    14.391 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.070    15.461    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.830    16.414    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.134    17.672    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.152    17.824 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.832    18.656    L_reg/i__carry_i_20__2_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.372    19.028 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.801    19.829    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.157 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.489    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.009 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.009    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.126    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.103    22.551    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.857 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.615    23.472    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.596 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.206    24.802    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.926 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.443    25.369    L_reg/i__carry_i_13__1_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.118    25.487 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.726    26.213    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.326    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.667    27.206    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.358 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.167    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.332    28.499 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.049 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.163    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.277    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.499 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.625    30.124    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.423 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.984    31.407    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.531 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.368    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.492 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.937    33.429    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.553 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.035    34.588    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.150    34.738 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.144    37.882    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.591 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.591    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.370ns  (logic 12.010ns (33.023%)  route 24.360ns (66.977%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.701     7.435    L_reg/M_sm_pbc[12]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118     7.553 f  L_reg/L_39e9c6a1_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.686     8.240    L_reg/L_39e9c6a1_remainder0_carry_i_23__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.326     8.566 f  L_reg/L_39e9c6a1_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.590    L_reg/L_39e9c6a1_remainder0_carry_i_12__0_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.742 f  L_reg/L_39e9c6a1_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.570    L_reg/L_39e9c6a1_remainder0_carry_i_20__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.922 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.784    L_reg/L_39e9c6a1_remainder0_carry_i_10__0_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.110 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.110    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.643 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.643    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.958 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.126    14.084    L_reg/L_39e9c6a1_remainder0_1[7]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.307    14.391 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.070    15.461    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.830    16.414    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.134    17.672    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.152    17.824 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.832    18.656    L_reg/i__carry_i_20__2_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.372    19.028 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.801    19.829    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.157 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.489    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.009 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.009    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.126    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.103    22.551    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.857 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.615    23.472    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.596 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.206    24.802    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.926 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.443    25.369    L_reg/i__carry_i_13__1_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.118    25.487 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.726    26.213    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.326    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.667    27.206    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.358 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.167    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.332    28.499 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.049 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.163    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.277    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.499 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.625    30.124    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.423 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.984    31.407    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.531 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.368    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.492 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.937    33.429    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.553 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.772    34.324    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.153    34.477 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.412    37.889    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.586 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.586    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.300ns  (logic 11.798ns (32.502%)  route 24.502ns (67.498%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.701     7.435    L_reg/M_sm_pbc[12]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118     7.553 f  L_reg/L_39e9c6a1_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.686     8.240    L_reg/L_39e9c6a1_remainder0_carry_i_23__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.326     8.566 f  L_reg/L_39e9c6a1_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.590    L_reg/L_39e9c6a1_remainder0_carry_i_12__0_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.742 f  L_reg/L_39e9c6a1_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.570    L_reg/L_39e9c6a1_remainder0_carry_i_20__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.922 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.784    L_reg/L_39e9c6a1_remainder0_carry_i_10__0_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.110 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.110    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.643 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.643    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.958 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.126    14.084    L_reg/L_39e9c6a1_remainder0_1[7]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.307    14.391 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.070    15.461    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.830    16.414    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.134    17.672    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.152    17.824 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.832    18.656    L_reg/i__carry_i_20__2_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.372    19.028 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.801    19.829    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.157 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.489    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.009 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.009    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.126    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.103    22.551    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.857 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.615    23.472    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.596 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.206    24.802    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.926 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.443    25.369    L_reg/i__carry_i_13__1_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.118    25.487 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.726    26.213    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.326    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.667    27.206    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.358 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.167    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.332    28.499 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.049 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.163    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.277    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.499 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.625    30.124    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.423 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.984    31.407    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.531 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.368    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.492 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.937    33.429    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.553 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.973    34.526    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.124    34.650 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.352    38.002    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.516 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.516    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.081ns  (logic 12.064ns (33.435%)  route 24.017ns (66.565%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.701     7.435    L_reg/M_sm_pbc[12]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118     7.553 f  L_reg/L_39e9c6a1_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.686     8.240    L_reg/L_39e9c6a1_remainder0_carry_i_23__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.326     8.566 f  L_reg/L_39e9c6a1_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.590    L_reg/L_39e9c6a1_remainder0_carry_i_12__0_n_0
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.742 f  L_reg/L_39e9c6a1_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.827    10.570    L_reg/L_39e9c6a1_remainder0_carry_i_20__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.922 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.784    L_reg/L_39e9c6a1_remainder0_carry_i_10__0_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.110 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.110    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.643 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.643    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.958 f  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.126    14.084    L_reg/L_39e9c6a1_remainder0_1[7]
    SLICE_X51Y6          LUT5 (Prop_lut5_I2_O)        0.307    14.391 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.070    15.461    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.830    16.414    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.538 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.134    17.672    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I2_O)        0.152    17.824 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.832    18.656    L_reg/i__carry_i_20__2_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.372    19.028 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.801    19.829    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.157 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.489    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.009 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.009    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.126    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.449 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.103    22.551    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.857 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.615    23.472    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.596 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.206    24.802    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.926 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.443    25.369    L_reg/i__carry_i_13__1_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.118    25.487 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.726    26.213    L_reg/i__carry_i_18__1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.326    26.539 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.667    27.206    L_reg/i__carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.358 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.809    28.167    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.332    28.499 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.499    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.049 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.163    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.277    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.499 r  bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.625    30.124    bseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.423 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.984    31.407    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.531 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    32.368    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.492 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.937    33.429    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.553 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.973    34.526    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I3_O)        0.150    34.676 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.867    37.544    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.297 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.297    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.943ns  (logic 11.573ns (32.198%)  route 24.370ns (67.802%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          0.871     6.547    L_reg/M_sm_timer[8]
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.150     6.697 r  L_reg/L_39e9c6a1_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.968     7.664    L_reg/L_39e9c6a1_remainder0_carry_i_26__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.326     7.990 f  L_reg/L_39e9c6a1_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.452     9.442    L_reg/L_39e9c6a1_remainder0_carry_i_13__1_n_0
    SLICE_X56Y9          LUT3 (Prop_lut3_I1_O)        0.150     9.592 f  L_reg/L_39e9c6a1_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.887    10.478    L_reg/L_39e9c6a1_remainder0_carry_i_19__1_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I3_O)        0.354    10.832 r  L_reg/L_39e9c6a1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.047    11.879    L_reg/L_39e9c6a1_remainder0_carry_i_10__1_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.326    12.205 r  L_reg/L_39e9c6a1_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.205    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.869    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.203 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.451    14.654    L_reg/L_39e9c6a1_remainder0_3[9]
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.303    14.957 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.485    15.442    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.566 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    16.397    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.521 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.345    17.867    L_reg/i__carry_i_16__4_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.150    18.017 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.652    18.669    L_reg/i__carry_i_20__4_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.354    19.023 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.899    19.922    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.254 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.725    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.232 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.232    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.346 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.346    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.568 f  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.106    22.674    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X59Y7          LUT5 (Prop_lut5_I2_O)        0.299    22.973 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.629    23.602    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.726 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    24.592    L_reg/i__carry_i_14__1_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.716 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.397    L_reg/i__carry_i_25__3_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    25.521 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.950    26.471    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    26.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.457    27.052    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.202 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.002    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.326    28.328 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.328    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.861 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.861    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.978 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.293 r  timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.000    30.293    timerseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.600 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.751    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    30.875 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.591    31.466    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.590 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.064    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.188 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.174    33.363    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    33.487 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    37.618    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.163 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.163    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.912ns  (logic 11.289ns (31.434%)  route 24.623ns (68.566%))
  Logic Levels:           31  (CARRY4=6 LUT3=4 LUT4=4 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.761     7.437    L_reg/M_sm_pac[8]
    SLICE_X54Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.561 f  L_reg/L_39e9c6a1_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.167     8.727    L_reg/L_39e9c6a1_remainder0_carry_i_24_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  L_reg/L_39e9c6a1_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.250    10.101    L_reg/L_39e9c6a1_remainder0_carry__1_i_7_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.146    10.247 f  L_reg/L_39e9c6a1_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    11.093    L_reg/L_39e9c6a1_remainder0_carry_i_20_n_0
    SLICE_X56Y2          LUT5 (Prop_lut5_I4_O)        0.328    11.421 r  L_reg/L_39e9c6a1_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.666    12.087    L_reg/L_39e9c6a1_remainder0_carry_i_10_n_0
    SLICE_X57Y2          LUT4 (Prop_lut4_I1_O)        0.124    12.211 r  L_reg/L_39e9c6a1_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.211    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.761 r  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.761    aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.095 r  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.411    14.506    L_reg/L_39e9c6a1_remainder0[5]
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.809 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.341    16.150    L_reg/i__carry__0_i_18_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.274 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.469    16.744    L_reg/i__carry__1_i_15_n_0
    SLICE_X55Y1          LUT5 (Prop_lut5_I3_O)        0.118    16.862 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.363    18.225    L_reg/i__carry__1_i_9_n_0
    SLICE_X58Y0          LUT5 (Prop_lut5_I4_O)        0.354    18.579 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.816    19.394    L_reg/i__carry_i_19_n_0
    SLICE_X60Y0          LUT4 (Prop_lut4_I1_O)        0.326    19.720 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.956    20.677    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.801 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.513    21.313    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X58Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.437 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.437    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.835 r  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.835    aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.832    23.001    L_reg/L_39e9c6a1_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.304 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.436    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.864 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.836    24.700    L_reg/i__carry_i_14_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.150    24.850 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.305    L_reg/i__carry_i_25_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.631 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.669    26.299    L_reg/i__carry_i_14_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I3_O)        0.124    26.423 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.847    27.270    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.422 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.632    28.055    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.931 r  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.931    aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.170 f  aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    29.985    aseg_driver/decimal_renderer/L_39e9c6a1_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.287 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.449    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.573 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.165    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.289 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.808    32.097    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.221 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.817    33.039    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I0_O)        0.152    33.191 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.163    37.353    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.131 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.131    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.420ns (76.332%)  route 0.440ns (23.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.440     2.127    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.400 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.400    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.409ns (72.765%)  route 0.527ns (27.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.527     2.230    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.474 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.406ns (72.325%)  route 0.538ns (27.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.538     2.241    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.483 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.483    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.395ns (69.040%)  route 0.625ns (30.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.625     2.328    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.559 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.559    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.430ns (69.778%)  route 0.619ns (30.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.619     2.306    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.282     3.588 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.588    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.407ns (63.238%)  route 0.818ns (36.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.818     2.462    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.728 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.383ns (61.871%)  route 0.852ns (38.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.852     2.503    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.745 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.745    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.373ns (61.221%)  route 0.870ns (38.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.870     2.520    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.752 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.752    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.407ns (61.566%)  route 0.879ns (38.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.879     2.522    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.789 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.789    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.409ns (61.090%)  route 0.898ns (38.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.898     2.543    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.812 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.812    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.668ns (28.949%)  route 4.094ns (71.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.129     4.648    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.149     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.965     5.761    reset_cond/M_reset_cond_in
    SLICE_X58Y8          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y8          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.668ns (28.949%)  route 4.094ns (71.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.129     4.648    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.149     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.965     5.761    reset_cond/M_reset_cond_in
    SLICE_X58Y8          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y8          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.652ns  (logic 1.668ns (29.507%)  route 3.985ns (70.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.129     4.648    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.149     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.856     5.652    reset_cond/M_reset_cond_in
    SLICE_X51Y19         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y19         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.668ns (30.522%)  route 3.797ns (69.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.129     4.648    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.149     4.797 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.668     5.465    reset_cond/M_reset_cond_in
    SLICE_X55Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.658ns (41.244%)  route 2.362ns (58.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.362     3.897    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.021 r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.021    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.436     4.841    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.430     4.834    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 1.639ns (41.548%)  route 2.305ns (58.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.305     3.820    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.944 r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.944    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.440     4.845    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 1.624ns (41.993%)  route 2.244ns (58.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.244     3.744    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.868 r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.868    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.437     4.842    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.760ns  (logic 1.630ns (43.357%)  route 2.130ns (56.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.130     3.636    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.760 r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.760    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.440     4.845    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.760ns  (logic 1.653ns (43.967%)  route 2.107ns (56.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.107     3.636    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.760 r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.760    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.430     4.835    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.330ns (26.482%)  route 0.916ns (73.518%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.201    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.246    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.329ns (26.282%)  route 0.922ns (73.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.922     1.205    forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.250 r  forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.250    forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_832125622[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.319ns (25.353%)  route 0.939ns (74.647%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.939     1.213    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.258 r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.258    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  forLoop_idx_0_1541642424[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.341ns (26.986%)  route 0.924ns (73.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.924     1.220    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.265 r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.265    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.818     2.008    forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_1541642424[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.313ns (24.206%)  route 0.980ns (75.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.980     1.247    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.292 r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1541642424[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.327ns (24.256%)  route 1.021ns (75.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.021     1.303    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.348    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  forLoop_idx_0_832125622[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.347ns (24.672%)  route 1.058ns (75.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.058     1.360    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.405 r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.405    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.823     2.013    forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  forLoop_idx_0_1541642424[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.330ns (16.492%)  route 1.673ns (83.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.692    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.044     1.736 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.267     2.003    reset_cond/M_reset_cond_in
    SLICE_X55Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.330ns (15.951%)  route 1.741ns (84.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.692    reset_cond/butt_reset_IBUF
    SLICE_X51Y13         LUT1 (Prop_lut1_I0_O)        0.044     1.736 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.335     2.071    reset_cond/M_reset_cond_in
    SLICE_X51Y19         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y19         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





