$comment
	File created using the following command:
		vcd file Assignment9.msim.vcd -direction
$end
$date
	Wed Sep 08 15:05:43 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module assignment9_vhd_vec_tst $end
$var wire 1 ! Clk $end
$var wire 1 " D $end
$var wire 1 # Qa $end
$var wire 1 $ Qb $end
$var wire 1 % Qc $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_D $end
$var wire 1 0 ww_Clk $end
$var wire 1 1 ww_Qa $end
$var wire 1 2 ww_Qb $end
$var wire 1 3 ww_Qc $end
$var wire 1 4 \Clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 5 \Clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 6 \Clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 7 \Clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 8 \Qa~output_o\ $end
$var wire 1 9 \Qb~output_o\ $end
$var wire 1 : \Qc~output_o\ $end
$var wire 1 ; \D~input_o\ $end
$var wire 1 < \Clk~input_o\ $end
$var wire 1 = \Clk~inputclkctrl_outclk\ $end
$var wire 1 > \Qa$latch~combout\ $end
$var wire 1 ? \Qb~reg0feeder_combout\ $end
$var wire 1 @ \Qb~reg0_q\ $end
$var wire 1 A \Qc~reg0feeder_combout\ $end
$var wire 1 B \Qc~reg0_q\ $end
$var wire 1 C \ALT_INV_Clk~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
08
09
0:
x;
x<
x=
x>
x?
0@
xA
0B
xC
14
15
16
x7
$end
#795
0;
#836
0<
07
#1009
0=
1C
#3457
x8
x1
x#
#4236
0A
#4237
0?
#100000
1"
1/
#100689
1;
#103884
1A
#103885
1?
#200000
1!
10
#200730
1<
17
#200917
1=
0C
#203152
1>
#203306
1@
#206609
18
11
1#
#206762
19
12
1$
#240000
0"
0/
#240795
0;
#244236
0A
#244237
0?
#244532
0>
#247902
08
01
0#
#300000
1"
1/
#300689
1;
#303884
1A
#303885
1?
#304176
1>
#307633
18
11
1#
#360000
0"
0/
#360795
0;
#364236
0A
#364237
0?
#364532
0>
#367902
08
01
0#
#400000
0!
00
#400836
0<
07
#401009
0=
1C
#420000
1"
1/
#420689
1;
#423884
1A
#423885
1?
#480000
0"
0/
#480795
0;
#484236
0A
#484237
0?
#540000
1"
1/
#540689
1;
#543884
1A
#543885
1?
#580000
0"
0/
#580795
0;
#584236
0A
#584237
0?
#600000
1!
10
#600730
1<
17
#600917
1=
0C
#603306
0@
#606718
09
02
0$
#640000
1"
1/
#640689
1;
#643884
1A
#643885
1?
#644176
1>
#647633
18
11
1#
#700000
0"
0/
#700795
0;
#704236
0A
#704237
0?
#704532
0>
#707902
08
01
0#
#760000
1"
1/
#760689
1;
#763884
1A
#763885
1?
#764176
1>
#767633
18
11
1#
#800000
0!
00
#800836
0<
07
#801009
0=
1C
#803396
1B
#806905
1:
13
1%
#900000
0"
0/
#900795
0;
#904236
0A
#904237
0?
#1000000
