Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 11 11:20:17 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_b_timing_summary_routed.rpt -pb keyboard_b_timing_summary_routed.pb -rpx keyboard_b_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_b
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (255)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_5khz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (255)
--------------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  278          inf        0.000                      0                  278           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.794ns  (logic 5.532ns (37.393%)  route 9.262ns (62.607%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.678     5.006    my_seg1/HEX_OBUF[6]_inst_i_5_1
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     5.332 f  my_seg1/HEX_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.965     6.297    my_seg1/HEX_OBUF[6]_inst_i_22_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.124     6.421 r  my_seg1/HEX_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.156     7.577    my_seg1/HEX_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.124     7.701 r  my_seg1/HEX_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.701    my_seg1/HEX_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y90          MUXF7 (Prop_muxf7_I0_O)      0.212     7.913 r  my_seg1/HEX_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.129    11.042    HEX_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    14.794 r  HEX_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.794    HEX[0]
    T10                                                               r  HEX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.758ns  (logic 5.505ns (37.306%)  route 9.252ns (62.694%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.678     5.006    my_seg1/HEX_OBUF[6]_inst_i_5_1
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     5.332 f  my_seg1/HEX_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.965     6.297    my_seg1/HEX_OBUF[6]_inst_i_22_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.124     6.421 r  my_seg1/HEX_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.159     7.580    my_seg1/HEX_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     7.704 r  my_seg1/HEX_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.704    my_seg1/HEX_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     7.913 r  my_seg1/HEX_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.116    11.029    HEX_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.728    14.758 r  HEX_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.758    HEX[1]
    R10                                                               r  HEX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.417ns  (logic 5.550ns (38.495%)  route 8.867ns (61.505%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.697     5.026    HEX_OBUF[6]_inst_i_42_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.326     5.352 r  HEX_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.830     6.182    my_seg2/HEX_OBUF[5]_inst_i_3_3
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  my_seg2/HEX_OBUF[6]_inst_i_8/O
                         net (fo=7, routed)           1.282     7.587    my_seg2/HEX_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.711 r  my_seg2/HEX_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.711    my_seg1/HEX[5]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.247     7.958 r  my_seg1/HEX_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.724    10.682    HEX_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.735    14.417 r  HEX_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.417    HEX[5]
    T11                                                               r  HEX[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.761ns  (logic 5.489ns (39.885%)  route 8.272ns (60.115%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.678     5.006    my_seg1/HEX_OBUF[6]_inst_i_5_1
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.326     5.332 f  my_seg1/HEX_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.965     6.297    my_seg1/HEX_OBUF[6]_inst_i_22_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.124     6.421 r  my_seg1/HEX_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.130     7.551    my_seg1/HEX_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  my_seg1/HEX_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.675    my_seg1/HEX_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y90          MUXF7 (Prop_muxf7_I0_O)      0.212     7.887 r  my_seg1/HEX_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.165    10.052    HEX_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.709    13.761 r  HEX_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.761    HEX[4]
    P15                                                               r  HEX[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.679ns  (logic 5.510ns (40.283%)  route 8.169ns (59.717%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.697     5.026    HEX_OBUF[6]_inst_i_42_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.326     5.352 r  HEX_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.830     6.182    my_seg2/HEX_OBUF[5]_inst_i_3_3
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  my_seg2/HEX_OBUF[6]_inst_i_8/O
                         net (fo=7, routed)           0.836     7.142    my_seg2/HEX_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.266 r  my_seg2/HEX_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.266    my_seg1/HEX[3]
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     7.483 r  my_seg1/HEX_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471     9.954    HEX_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    13.679 r  HEX_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.679    HEX[3]
    K13                                                               r  HEX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.217ns  (logic 5.453ns (41.258%)  route 7.764ns (58.742%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.697     5.026    HEX_OBUF[6]_inst_i_42_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.326     5.352 r  HEX_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.830     6.182    my_seg2/HEX_OBUF[5]_inst_i_3_3
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.124     6.306 r  my_seg2/HEX_OBUF[6]_inst_i_8/O
                         net (fo=7, routed)           1.035     7.341    my_seg2/HEX_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.124     7.465 r  my_seg2/HEX_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.465    my_seg1/HEX[2]_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     7.682 r  my_seg1/HEX_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     9.549    HEX_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.668    13.217 r  HEX_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.217    HEX[2]
    K16                                                               r  HEX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.173ns  (logic 5.497ns (41.732%)  route 7.676ns (58.268%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  cur_key_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cur_key_reg[0]/Q
                         net (fo=26, routed)          1.635     2.054    cur_key_OBUF[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.299     2.353 r  HEX_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.665     3.018    HEX_OBUF[6]_inst_i_76_n_0
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.142 r  HEX_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.034     4.177    HEX_OBUF[6]_inst_i_53_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I0_O)        0.152     4.329 r  HEX_OBUF[6]_inst_i_42/O
                         net (fo=11, routed)          0.923     5.252    HEX_OBUF[6]_inst_i_42_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.326     5.578 f  HEX_OBUF[6]_inst_i_25/O
                         net (fo=2, routed)           0.608     6.186    my_seg2/HEX_OBUF[5]_inst_i_3_2
    SLICE_X2Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.310 r  my_seg2/HEX_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.110     7.420    my_seg2/HEX_OBUF[6]_inst_i_11_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.544 r  my_seg2/HEX_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.544    my_seg1/HEX[6]
    SLICE_X0Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     7.761 r  my_seg1/HEX_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.461    HEX_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    13.173 r  HEX_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.173    HEX[6]
    L18                                                               r  HEX[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.630ns (43.240%)  route 6.078ns (56.760%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  cur_key_reg[1]/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cur_key_reg[1]/Q
                         net (fo=33, routed)          1.811     2.267    cur_key_OBUF[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     2.391 f  AN_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.280     2.670    AN_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  AN_OBUF[7]_inst_i_2/O
                         net (fo=13, routed)          0.858     3.652    my_seg1/HEX[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.150     3.802 r  my_seg1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.130     6.932    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    10.709 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.709    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 4.381ns (41.669%)  route 6.133ns (58.331%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  cur_key_reg[1]/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cur_key_reg[1]/Q
                         net (fo=33, routed)          1.811     2.267    cur_key_OBUF[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     2.391 f  AN_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.280     2.670    AN_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  AN_OBUF[7]_inst_i_2/O
                         net (fo=13, routed)          1.070     3.864    my_seg2/AN[7]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     3.988 r  my_seg2/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.974     6.961    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    10.515 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.515    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_key_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 4.346ns (41.482%)  route 6.130ns (58.518%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  cur_key_reg[1]/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cur_key_reg[1]/Q
                         net (fo=33, routed)          1.811     2.267    cur_key_OBUF[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     2.391 f  AN_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.280     2.670    AN_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  AN_OBUF[7]_inst_i_2/O
                         net (fo=13, routed)          0.443     3.237    my_seg2/AN[7]
    SLICE_X3Y95          LUT6 (Prop_lut6_I3_O)        0.124     3.361 r  my_seg2/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.597     6.958    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.476 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.476    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mykey/buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.717%)  route 0.154ns (52.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE                         0.000     0.000 r  mykey/buffer_reg[1]/C
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[1]/Q
                         net (fo=2, routed)           0.154     0.295    mykey/fifo_reg_0_7_0_5/DIA0
    SLICE_X6Y98          RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.144%)  route 0.171ns (54.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  mykey/buffer_reg[5]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[5]/Q
                         net (fo=2, routed)           0.171     0.312    mykey/fifo_reg_0_7_0_5/DIC0
    SLICE_X6Y98          RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.460%)  route 0.183ns (56.540%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE                         0.000     0.000 r  mykey/buffer_reg[4]/C
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[4]/Q
                         net (fo=2, routed)           0.183     0.324    mykey/fifo_reg_0_7_0_5/DIB1
    SLICE_X6Y98          RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE                         0.000     0.000 r  mykey/count_reg[1]/C
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mykey/count_reg[1]/Q
                         net (fo=15, routed)          0.087     0.235    mykey/count[1]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.098     0.333 r  mykey/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    mykey/count[2]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  mykey/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_5khz/clkout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_5khz/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  my_5khz/clkout_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_5khz/clkout_reg/Q
                         net (fo=7, routed)           0.168     0.309    my_5khz/CLK
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  my_5khz/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.354    my_5khz/clkout_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  my_5khz/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  shiftf_reg/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shiftf_reg/Q
                         net (fo=13, routed)          0.168     0.309    mykey/shiftf_OBUF
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  mykey/shiftf_i_1/O
                         net (fo=1, routed)           0.000     0.354    mykey_n_8
    SLICE_X3Y97          FDRE                                         r  shiftf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  key_count_reg[5]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_count_reg[5]/Q
                         net (fo=4, routed)           0.173     0.314    mykey/data5[1]
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  mykey/key_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    mykey_n_29
    SLICE_X4Y95          FDRE                                         r  key_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.947%)  route 0.221ns (61.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  mykey/buffer_reg[2]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[2]/Q
                         net (fo=2, routed)           0.221     0.362    mykey/fifo_reg_0_7_0_5/DIA1
    SLICE_X6Y98          RAMD32                                       r  mykey/fifo_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/w_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/w_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  mykey/w_ptr_reg[1]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/w_ptr_reg[1]/Q
                         net (fo=17, routed)          0.180     0.321    mykey/w_ptr[1]
    SLICE_X7Y98          LUT4 (Prop_lut4_I0_O)        0.042     0.363 r  mykey/w_ptr[2]_i_2/O
                         net (fo=1, routed)           0.000     0.363    mykey/w_ptr[2]_i_2_n_0
    SLICE_X7Y98          FDRE                                         r  mykey/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mykey/buffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mykey/fifo_reg_0_7_6_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.642%)  route 0.224ns (61.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE                         0.000     0.000 r  mykey/buffer_reg[7]/C
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mykey/buffer_reg[7]/Q
                         net (fo=3, routed)           0.224     0.365    mykey/fifo_reg_0_7_6_7/D
    SLICE_X6Y97          RAMD32                                       r  mykey/fifo_reg_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------





