

module ifid 
(
	input logic CLK, 
	input logic nRST, 
	ifid_if ifid

); 

	always_ff @(posedge CLK, negedge nRST) begin
		if (!nRST) begin
			pcplus4_out <= 0; 
			instr_out <= 0; 
		end else begin
			pcplus4_out <= pcplus4_in;
			instr_out <= instr_in; 
		end
	end

endmodule 
