Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 09:44:00 2025
| Host         : meow running 64-bit Debian GNU/Linux 13 (trixie)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 15
+-----------+----------+------------------------------------------------------+--------+
| Rule      | Severity | Description                                          | Checks |
+-----------+----------+------------------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay                        | 13     |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1      |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1      |
+-----------+----------+------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on enable relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on serial_tx relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name sys_clk_pin [get_ports clk] (Source: /home/prormrxcn-meow/practice_2/practice_2.srcs/constrs_1/new/master.xdc (Line: 5))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/prormrxcn-meow/practice_2/practice_2.srcs/constrs_1/new/master.xdc (Line: 3))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 10.000 -name sys_clk_pin [get_ports clk] (Source: /home/prormrxcn-meow/practice_2/practice_2.srcs/constrs_1/new/master.xdc (Line: 5))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: /home/prormrxcn-meow/practice_2/practice_2.srcs/constrs_1/new/master.xdc (Line: 3))
Related violations: <none>


