m255
K4
z2
13
cModel Technology
Z0 dD:/SEMICON_VERILOG_COURCES/week_3/fsm
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 V@S`K4;81dAH<jH05bYjVJ3
Z2 04 7 4 work decoder fast 0
Z3 04 11 4 work decoder_sub fast 0
Z4 04 10 4 work decoder_tb fast 0
Z5 04 8 4 work register fast 0
Z6 =1-6c24087848a9-654f96fd-3af-3024
Z7 o-quiet -auto_acc_if_foreign -work work +acc
Z8 n@_opt
Z9 OL;O;10.2c;57
Z10 dD:/SEMICON_VERILOG_COURCES/week_3/fsm
Z11 !s110 1699714814
T_opt1
Z12 V@biG_zmU1VX@ldjOW7klL0
R2
R4
Z13 =1-6c24087848a9-654f969d-162-5a14
R7
Z14 n@_opt1
R9
R10
Z15 !s110 1699714717
T_opt2
Z16 VNfE?MkX>fWiW_ed`<QO1R1
R5
Z17 =1-6c24087848a9-654f96f1-112-4cd8
R7
Z18 n@_opt2
R9
R10
Z19 !s110 1699714801
vCPU_model
Z20 !s100 j74FP3^`YXR?]YCjj3DX32
Z21 IcnLjD<gGC@l=9kEcXPMo21
Z22 V`JN@9S9cnhjKRR_L]QIcM3
Z23 dD:/SEMICON_VERILOG_COURCES/week_5/decoder
Z24 w1700053890
Z25 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/cpu_model.v
Z26 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/cpu_model.v
L0 1
Z27 OL;L;10.2c;57
r1
31
Z28 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/cpu_model.v|
Z29 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z30 n@c@p@u_model
Z31 !s110 1700054293
Z32 !s108 1700054293.011000
Z33 !s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/cpu_model.v|
!i10b 1
!s85 0
!i111 0
vdecoder
R31
Z34 !s100 72;O02bFl@O6S`=H`C>9M3
Z35 I:ObcaThCEe]M2i]jNi>8;3
R22
R23
Z36 w1700051364
Z37 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder.v
Z38 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder.v
L0 1
R27
r1
31
Z39 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder.v|
R29
Z40 !s108 1700054293.049000
Z41 !s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder.v|
!i10b 1
!s85 0
!i111 0
vdecoder_sub
R31
Z42 !s100 hC;eL7k3GVdcUE091izC03
Z43 IA;YD4@6X[<SRNRlA7[KFb3
R22
R23
Z44 w1699714677
Z45 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_sub1.v
Z46 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_sub1.v
L0 1
R27
r1
31
Z47 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_sub1.v|
R29
Z48 !s108 1700054293.088000
Z49 !s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_sub1.v|
!i10b 1
!s85 0
!i111 0
vdecoder_tb
R31
Z50 !s100 LkFi4>QTjPFFb_W7=BWAz3
Z51 IaTTC;9aJ1Cb7d0SJE=QT>0
R22
R23
Z52 w1699716544
Z53 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_tb.v
Z54 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_tb.v
L0 1
R27
r1
31
Z55 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_tb.v|
R29
Z56 !s108 1700054293.125000
Z57 !s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/decoder_tb.v|
!i10b 1
!s85 0
!i111 0
vregister
R31
Z58 !s100 :D]>F]5_XS2QKhCQ4DLRa0
Z59 Il:K9HP>AWO1K@iCS0=COj3
R22
R23
Z60 w1700052938
Z61 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/register.v
Z62 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/register.v
L0 1
R27
r1
31
Z63 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/register.v|
R29
!i10b 1
!s85 0
Z64 !s108 1700054293.164000
Z65 !s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/register.v|
!i111 0
vsystem_signal
R31
!i10b 1
Z66 !s100 e`TDid:[iLJ9jGzz5?JZT0
Z67 I3H_L1LMGUH55HWRPA??f?2
R22
R23
Z68 w1700047819
Z69 8D:/SEMICON_VERILOG_COURCES/week_5/decoder/system_signals.v
Z70 FD:/SEMICON_VERILOG_COURCES/week_5/decoder/system_signals.v
L0 1
R27
r1
!s85 0
31
!s108 1700054293.203000
!s107 D:/SEMICON_VERILOG_COURCES/week_5/decoder/system_signals.v|
Z71 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_5/decoder/system_signals.v|
!i111 0
R29
