;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, -10
	JMN 16, #1
	DJN -1, @-20
	SLT @600, @2
	SUB @-127, 100
	CMP @121, 106
	SLT 1, 20
	SUB 16, 1
	CMP @-150, 1
	ADD @-150, 1
	SUB #100, -40
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB 300, 99
	SPL 0, -5
	SPL 74, #421
	SUB @15, 900
	MOV @609, @802
	SUB #0, -5
	SPL 0, #2
	DAT #0, <-52
	SLT @-13, 0
	CMP @1, 2
	DAT #10, #9
	JMN 0, #2
	ADD 10, 9
	ADD 10, 26
	CMP @-127, 100
	SLT @-13, 0
	SPL <-127, 100
	ADD 3, @521
	ADD 19, 26
	SLT 0, <-522
	SUB @1, 2
	ADD #130, 9
	JMZ <600, #2
	ADD #270, <1
	SUB -207, <-120
	SPL @500, <-52
	DAT #0, <2
	MOV -7, <-20
	SUB @-13, 0
	CMP -207, <-120
	DJN 300, 99
	DJN 300, 99
	MOV -1, <-20
