$date
	Fri Jul 12 19:27:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 3 ! aluControl [2:0] $end
$var reg 1 " aluSrcB $end
$var reg 1 # clk $end
$var reg 2 $ fad [1:0] $end
$var reg 2 % fbd [1:0] $end
$var reg 1 & flush $end
$var reg 1 ' mem2Reg $end
$var reg 1 ( memWrite $end
$var reg 1 ) pcSrc $end
$var reg 1 * regDst $end
$var reg 1 + regWrite $end
$var reg 1 , rst $end
$scope module dp $end
$var wire 3 - aluControl [2:0] $end
$var wire 1 " aluSrcB $end
$var wire 1 # clk $end
$var wire 2 . fad [1:0] $end
$var wire 2 / fbd [1:0] $end
$var wire 1 & flush $end
$var wire 32 0 immShiftedD [31:0] $end
$var wire 1 ' mem2Reg $end
$var wire 1 ( memWrite $end
$var wire 1 ) pcSrc $end
$var wire 1 * regDst $end
$var wire 1 + regWrite $end
$var wire 1 , rst $end
$var wire 5 1 writeRegE [4:0] $end
$var wire 32 2 writeRegData [31:0] $end
$var wire 32 3 rtDataD [31:0] $end
$var wire 5 4 rtD [4:0] $end
$var wire 32 5 rsDataD [31:0] $end
$var wire 5 6 rsD [4:0] $end
$var wire 5 7 rdD [4:0] $end
$var wire 32 8 operand2 [31:0] $end
$var wire 6 9 opcode [5:0] $end
$var wire 32 : memDataM [31:0] $end
$var wire 32 ; instr [31:0] $end
$var wire 32 < immD [31:0] $end
$var wire 6 = funct [5:0] $end
$var wire 1 > eq $end
$var wire 32 ? aluOutE [31:0] $end
$var reg 32 @ PC [31:0] $end
$var reg 3 A aluControlE [2:0] $end
$var reg 32 B aluOutM [31:0] $end
$var reg 32 C aluOutWB [31:0] $end
$var reg 1 D aluSrcBE $end
$var reg 32 E immE [31:0] $end
$var reg 32 F instrD [31:0] $end
$var reg 1 G mem2RegE $end
$var reg 1 H mem2RegM $end
$var reg 1 I mem2RegWB $end
$var reg 32 J memDataWB [31:0] $end
$var reg 1 K memWriteE $end
$var reg 1 L memWriteM $end
$var reg 6 M rdE [5:0] $end
$var reg 1 N regDstE $end
$var reg 1 O regWriteE $end
$var reg 1 P regWriteM $end
$var reg 1 Q regWriteWB $end
$var reg 32 R rsDataE [31:0] $end
$var reg 32 S rsDataFD [31:0] $end
$var reg 6 T rsE [5:0] $end
$var reg 32 U rtDataE [31:0] $end
$var reg 32 V rtDataFD [31:0] $end
$var reg 32 W rtDataM [31:0] $end
$var reg 6 X rtE [5:0] $end
$var reg 5 Y writeRegM [4:0] $end
$var reg 5 Z writeRegWB [4:0] $end
$scope module DM $end
$var wire 32 [ address [31:0] $end
$var wire 1 # clk $end
$var wire 32 \ dataOutput [31:0] $end
$var wire 32 ] dataWrite [31:0] $end
$var wire 1 , rst $end
$var wire 1 L writeEnable $end
$var integer 32 ^ i [31:0] $end
$upscope $end
$scope module IM $end
$var wire 32 _ address [31:0] $end
$var wire 1 # clk $end
$var wire 32 ` instruction [31:0] $end
$var wire 1 , rst $end
$var integer 32 a i [31:0] $end
$upscope $end
$scope module RF $end
$var wire 5 b addressA [4:0] $end
$var wire 5 c addressB [4:0] $end
$var wire 5 d addressWrite [4:0] $end
$var wire 1 # clk $end
$var wire 32 e dataWrite [31:0] $end
$var wire 1 , rst $end
$var wire 32 f testRegister [31:0] $end
$var wire 1 Q writeEnable $end
$var reg 32 g dataA [31:0] $end
$var reg 32 h dataB [31:0] $end
$var integer 32 i i [31:0] $end
$upscope $end
$scope module a $end
$var wire 3 j ALUControl [2:0] $end
$var wire 32 k SrcA [31:0] $end
$var wire 32 l SrcB [31:0] $end
$var parameter 3 m add $end
$var parameter 3 n andd $end
$var parameter 3 o orr $end
$var parameter 3 p slt $end
$var parameter 3 q sub $end
$var reg 32 r ALUResult [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 q
b111 p
b1 o
b0 n
b10 m
$end
#0
$dumpvars
bx r
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
xP
xO
xN
bx M
xL
xK
bx J
xI
xH
xG
bx F
bx E
xD
bx C
bx B
bx A
bx @
bx ?
x>
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
b10 -
x,
x+
x*
0)
x(
x'
0&
bx %
bx $
0#
x"
b10 !
$end
#10000
b10 A
b10 j
b0xxxxx M
b0xxxxx X
b0xxxxx T
1#
#20000
1>
b0 V
b0 S
b0 9
b100000 =
b0 3
b0 h
b0 5
b0 g
b0 6
b0 b
b0 4
b0 c
b0 7
b0 0
b0 <
0O
0K
b10100010100101000000100000 ;
b10100010100101000000100000 `
b0 @
b0 _
b0 F
b100000 ^
b101 f
b1010 i
b10000000000 a
1,
0#
#25000
0,
#30000
b0 1
b0 ?
b0 r
b101 3
b101 h
b101 5
b101 g
bx 9
bx =
b0 8
b0 l
b10100 6
b10100 b
b1010 4
b1010 c
b1010 7
b101000000100000 0
b101000000100000 <
bx ;
bx `
b1 @
b1 _
xO
xK
b0 M
b0 X
b0 T
b0 E
b0 U
b0 R
b0 k
0L
0P
b10100010100101000000100000 F
1#
#40000
b101 V
b101 S
0'
1*
0"
b0 %
b0 /
b0 $
b0 .
0(
1+
0#
#50000
x>
bx V
bx S
b1010 1
bx 3
bx h
bx 5
bx g
b101 8
b101 l
b1010 ?
b1010 r
b0 9
b0 =
bx 6
bx b
bx 4
bx c
bx 7
bx 0
bx <
0Q
xL
xP
b0 Y
b0 W
b0 ]
b0 B
b0 [
1O
0D
1N
0G
0K
b1010 M
b1010 X
b10100 T
b101000000100000 E
b101 U
b101 R
b101 k
b0 ;
b0 `
b10 @
b10 _
bx F
1#
#60000
0#
#70000
1>
bx 1
b0 V
b0 S
b0 3
b0 h
b0 5
b0 g
bx 8
bx l
bx ?
bx r
b0 6
b0 b
b0 4
b0 c
b0 7
b0 0
b0 <
b11 @
b11 _
b0xxxxx M
b0xxxxx X
b0xxxxx T
bx E
bx U
bx R
bx k
0L
0H
1P
b1010 Y
b101 W
b101 ]
b0 :
b0 \
b1010 B
b1010 [
b0 Z
b0 d
b0 C
xQ
b0 F
1#
#80000
0#
#90000
b0 1
b0 ?
b0 r
b1010 2
b1010 e
b0 8
b0 l
0I
b1010 Z
b1010 d
b1010 C
b0 J
1Q
bx Y
bx W
bx ]
bx :
bx \
bx B
bx [
b0 M
b0 X
b0 T
b0 E
b0 U
b0 R
b0 k
b100 @
b100 _
1#
#100000
0#
#110000
bx 2
bx e
b101 @
b101 _
b0 Y
b0 W
b0 ]
b0 B
b0 [
bx Z
bx d
bx C
bx J
b1010 f
1#
#120000
0#
#130000
b0 2
b0 e
b0 Z
b0 d
b0 C
b110 @
b110 _
1#
#140000
0#
#150000
b111 @
b111 _
1#
#160000
0#
#170000
b1000 @
b1000 _
1#
#180000
0#
#190000
b1001 @
b1001 _
1#
#200000
0#
#210000
b1010 @
b1010 _
1#
#220000
0#
#230000
b1011 @
b1011 _
1#
#240000
0#
#250000
b1100 @
b1100 _
1#
#260000
0#
#270000
b1101 @
b1101 _
1#
#280000
0#
#290000
b1110 @
b1110 _
1#
#300000
0#
#310000
b1111 @
b1111 _
1#
#320000
0#
#330000
b10000 @
b10000 _
1#
#340000
0#
#350000
b10001 @
b10001 _
1#
#360000
0#
#370000
b10010 @
b10010 _
1#
#380000
0#
#390000
b10011 @
b10011 _
1#
#400000
0#
#410000
b10100 @
b10100 _
1#
#420000
0#
#430000
b10101 @
b10101 _
1#
#440000
0#
