INFO  Using log config file: file:/Users/matt.quigley/dev/projects/ghidra/Ghidra/Framework/Generic/bin/main/generic.log4jdev.xml   (LoggingInitialization.java:50) 
INFO  Using log file: /Users/matt.quigley/.ghidra/.ghidra_10.3_DEV_location_projects/application.log   (LoggingInitialization.java:51) 
INFO  Loading user preferences: /Users/matt.quigley/.ghidra/.ghidra_10.3_DEV_location_projects/preferences   (Preferences.java:117) 
INFO  Class search complete (1872 ms)   (ClassSearcher.java:276) 
INFO  User matt.quigley started Ghidra.   (GhidraRun.java:78) 

Line ia.sinc:1691 :ADD rm8,Reg8      is vexMode=0 & byte=0x00; rm8 & Reg8 ...                 { addflags(  rm8,Reg8 );   rm8 =   rm8 +  Reg8; resultflags(  rm8); }
0: Constructor line ia.sinc:1691(id0.46) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=46 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:00:XX:XX:XX)

Line avx.sinc:2389 :VPSHUFB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x00; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpshufb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2389(id0.1790) printpiece=[VPSHUFB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1790 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:00:XX:XX:XX)

Line avx2.sinc:583 :VPSHUFB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x00; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpshufb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:583(id0.1997) printpiece=[VPSHUFB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1997 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:00:XX:XX:XX)

Line avx2.sinc:1080 :VPERMQ YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W1); byte=0x00; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpermq_avx2( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1080(id0.2055) printpiece=[VPERMQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2055 pattern=cmb:(ctx:SS:X3:XC:0[011x]:XX,ins:00:XX:XX:XX)

Line ia.sinc:1692 :ADD rm16,Reg16    is vexMode=0 & opsize=0 & byte=0x1; rm16 & Reg16 ...     { addflags( rm16,Reg16);  rm16 =  rm16 + Reg16; resultflags( rm16); }
0: Constructor line ia.sinc:1692(id0.47) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=47 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:01:XX:XX:XX)

Line ia.sinc:1693 :ADD rm32,Reg32    is vexMode=0 & opsize=1 & byte=0x1; rm32 & check_rm32_dest ... & Reg32 ...     { addflags( rm32,Reg32);  rm32 =  rm32 + Reg32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:1693(id0.48) printpiece=[ADD,  ,  A, ,,  C]
Pattern id=48 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:01:XX:XX:XX)

Line avx.sinc:1973 :VPHADDW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x01; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphaddw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1973(id0.1745) printpiece=[VPHADDW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1745 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:01:XX:XX:XX)

Line avx2.sinc:255 :VPHADDW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x01; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphaddw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:255(id0.1956) printpiece=[VPHADDW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1956 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:01:XX:XX:XX)

Line avx2.sinc:1064 :VPERMPD YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W1); byte=0x01; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpermpd_avx2( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1064(id0.2053) printpiece=[VPERMPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2053 pattern=cmb:(ctx:SS:X3:XC:0[011x]:XX,ins:01:XX:XX:XX)

Line ia.sinc:1697 :ADD Reg8,rm8      is vexMode=0 & byte=0x2; rm8 & Reg8 ...                             { addflags( Reg8,rm8  );  Reg8 =  Reg8 +   rm8; resultflags( Reg8); }
0: Constructor line ia.sinc:1697(id0.49) printpiece=[ADD,  ,  B, ,,  A]
Pattern id=49 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:02:XX:XX:XX)

Line avx.sinc:1982 :VPHADDD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x02; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphaddd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1982(id0.1746) printpiece=[VPHADDD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1746 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:02:XX:XX:XX)

Line avx2.sinc:960 :VPBLENDD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x02; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpblendd_avx2( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:960(id0.2040) printpiece=[VPBLENDD,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=2040 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:02:XX:XX:XX)

Line avx2.sinc:263 :VPHADDD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x02; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphaddd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:263(id0.1957) printpiece=[VPHADDD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1957 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:02:XX:XX:XX)

Line avx2.sinc:968 :VPBLENDD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x02; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpblendd_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:968(id0.2041) printpiece=[VPBLENDD,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2041 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:02:XX:XX:XX)

Line ia.sinc:1698 :ADD Reg16,rm16    is vexMode=0 & opsize=0 & byte=0x3; rm16 & Reg16 ...     { addflags(Reg16,rm16 ); Reg16 = Reg16 +  rm16; resultflags(Reg16); }
0: Constructor line ia.sinc:1698(id0.50) printpiece=[ADD,  ,  B, ,,  A]
Pattern id=50 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:03:XX:XX:XX)

Line ia.sinc:1699 :ADD Reg32,rm32    is vexMode=0 & opsize=1 & byte=0x3; rm32 & Reg32 ... & check_Reg32_dest ...     { addflags(Reg32,rm32 ); Reg32 = Reg32 +  rm32; build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:1699(id0.51) printpiece=[ADD,  ,  B, ,,  A]
Pattern id=51 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:03:XX:XX:XX)

Line avx.sinc:1991 :VPHADDSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x03; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphaddsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1991(id0.1747) printpiece=[VPHADDSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1747 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:03:XX:XX:XX)

Line avx2.sinc:271 :VPHADDSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x03; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphaddsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:271(id0.1958) printpiece=[VPHADDSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1958 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:03:XX:XX:XX)

Line ia.sinc:1674 :ADD AL,imm8		is vexMode=0 & byte=0x4; AL & imm8					{ addflags(   AL,imm8 );    AL =    AL +  imm8; resultflags(   AL); }
0: Constructor line ia.sinc:1674(id0.38) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=38 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:04:XX:XX:XX)

Line avx.sinc:2074 :VPMADDUBSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x04; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaddubsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2074(id0.1755) printpiece=[VPMADDUBSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1755 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:04:XX:XX:XX)

Line avx.sinc:3253 :VPERMILPS XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x04; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpermilps_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3253(id0.1896) printpiece=[VPERMILPS,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1896 pattern=cmb:(ctx:SS:X2:X8:0[011x]:XX,ins:04:XX:XX:XX)

Line avx2.sinc:303 :VPMADDUBSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x04; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaddubsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:303(id0.1962) printpiece=[VPMADDUBSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1962 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:04:XX:XX:XX)

Line avx.sinc:3268 :VPERMILPS YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x04; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpermilps_avx( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3268(id0.1898) printpiece=[VPERMILPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1898 pattern=cmb:(ctx:SS:X2:XC:0[011x]:XX,ins:04:XX:XX:XX)

Line ia.sinc:1675 :ADD AX,imm16		is vexMode=0 & opsize=0 & byte=0x5; AX & imm16			{ addflags(   AX,imm16);    AX =    AX + imm16; resultflags(   AX); }
0: Constructor line ia.sinc:1675(id0.39) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=39 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:05:XX:XX:XX)

Line ia.sinc:1676 :ADD EAX,imm32		is vexMode=0 & opsize=1 & byte=0x5; EAX & check_EAX_dest & imm32			{ addflags(  EAX,imm32);   EAX =   EAX + imm32; build check_EAX_dest; resultflags(  EAX); }
0: Constructor line ia.sinc:1676(id0.40) printpiece=[ADD,  ,  A, ,,  C]
Pattern id=40 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:05:XX:XX:XX)

Line avx.sinc:2009 :VPHSUBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x05; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphsubw_avx( XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2009(id0.1749) printpiece=[VPHSUBW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1749 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:05:XX:XX:XX)

Line avx.sinc:3229 :VPERMILPD XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x05; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpermilpd_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3229(id0.1893) printpiece=[VPERMILPD,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1893 pattern=cmb:(ctx:SS:X2:X8:0[011x]:XX,ins:05:XX:XX:XX)

Line avx2.sinc:279 :VPHSUBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x05; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphsubw_avx2( YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:279(id0.1959) printpiece=[VPHSUBW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1959 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:05:XX:XX:XX)

Line avx.sinc:3237 :VPERMILPD YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x05; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpermilpd_avx( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3237(id0.1894) printpiece=[VPERMILPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1894 pattern=cmb:(ctx:SS:X2:XC:0[011x]:XX,ins:05:XX:XX:XX)

Line ia.sinc:3378 :PUSH ES        is vexMode=0 & addrsize=0 & byte=0x6 & ES               { push22(ES); }
0: Constructor line ia.sinc:3378(id0.422) printpiece=[PUSH,  ,  A]
Pattern id=422 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:06:XX:XX:XX)

Line ia.sinc:3379 :PUSH ES        is vexMode=0 & addrsize=1 & byte=0x6 & ES               { pushseg44(ES); }
0: Constructor line ia.sinc:3379(id0.423) printpiece=[PUSH,  ,  A]
Pattern id=423 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:06:XX:XX:XX)

Line avx.sinc:2018 :VPHSUBD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x06; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphsubd_avx( XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2018(id0.1750) printpiece=[VPHSUBD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1750 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:06:XX:XX:XX)

Line avx2.sinc:287 :VPHSUBD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x06; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphsubd_avx2( YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:287(id0.1960) printpiece=[VPHSUBD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1960 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:06:XX:XX:XX)

Line avx.sinc:3206 :VPERM2F128 YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x06; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vperm2f128_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3206(id0.1890) printpiece=[VPERM2F128,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1890 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:06:XX:XX:XX)

Line ia.sinc:3290 :POP ES         is vexMode=0 & addrsize=0 & byte=0x7 & ES               { pop22(ES); }
0: Constructor line ia.sinc:3290(id0.375) printpiece=[POP,  ,  A]
Pattern id=375 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:07:XX:XX:XX)

Line ia.sinc:3291 :POP ES         is vexMode=0 & addrsize=1 & byte=0x7 & ES               { popseg44(ES); }
0: Constructor line ia.sinc:3291(id0.376) printpiece=[POP,  ,  A]
Pattern id=376 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:07:XX:XX:XX)

Line avx.sinc:2027 :VPHSUBSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x07; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphsubsw_avx( XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2027(id0.1751) printpiece=[VPHSUBSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1751 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:07:XX:XX:XX)

Line avx2.sinc:295 :VPHSUBSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x07; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vphsubsw_avx2( YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:295(id0.1961) printpiece=[VPHSUBSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1961 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:07:XX:XX:XX)

Line ia.sinc:3243 :OR  rm8,Reg8      is vexMode=0 & byte=0x8; rm8 & Reg8 ...                  { logicalflags();   rm8 =   rm8 |  Reg8; resultflags(  rm8); }
0: Constructor line ia.sinc:3243(id0.348) printpiece=[OR,  ,  A, ,,  B]
Pattern id=348 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:08:XX:XX:XX)

Line avx.sinc:2425 :VPSIGNB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x08; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsignb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2425(id0.1794) printpiece=[VPSIGNB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1794 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:08:XX:XX:XX)

Line avx.sinc:2795 :VROUNDPS XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x08; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vroundps_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2795(id0.1839) printpiece=[VROUNDPS,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1839 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:08:XX:XX:XX)

Line avx2.sinc:615 :VPSIGNB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x08; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsignb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:615(id0.2001) printpiece=[VPSIGNB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2001 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:08:XX:XX:XX)

Line avx.sinc:2803 :VROUNDPS YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x08; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vroundps_avx( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2803(id0.1840) printpiece=[VROUNDPS,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1840 pattern=cmb:(ctx:SS:X[001x]:XC:0[011x]:XX,ins:08:XX:XX:XX)

Line ia.sinc:3244 :OR  rm16,Reg16        is vexMode=0 & opsize=0 & byte=0x9; rm16 & Reg16 ...     { logicalflags();  rm16 =  rm16 | Reg16; resultflags( rm16); }
0: Constructor line ia.sinc:3244(id0.349) printpiece=[OR,  ,  A, ,,  B]
Pattern id=349 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:09:XX:XX:XX)

Line ia.sinc:3245 :OR  rm32,Reg32        is vexMode=0 & opsize=1 & byte=0x9; rm32 & check_rm32_dest ... & Reg32 ...     { logicalflags();  rm32 =  rm32 | Reg32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:3245(id0.350) printpiece=[OR,  ,  A, ,,  C]
Pattern id=350 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:09:XX:XX:XX)

Line avx.sinc:2434 :VPSIGNW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x09; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsignw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2434(id0.1795) printpiece=[VPSIGNW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1795 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:09:XX:XX:XX)

Line avx.sinc:2779 :VROUNDPD XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x09; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vroundpd_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2779(id0.1837) printpiece=[VROUNDPD,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1837 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:09:XX:XX:XX)

Line avx2.sinc:623 :VPSIGNW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x09; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsignw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:623(id0.2002) printpiece=[VPSIGNW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2002 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:09:XX:XX:XX)

Line avx.sinc:2787 :VROUNDPD YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x09; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vroundpd_avx( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2787(id0.1838) printpiece=[VROUNDPD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1838 pattern=cmb:(ctx:SS:X[001x]:XC:0[011x]:XX,ins:09:XX:XX:XX)

Line ia.sinc:3249 :OR  Reg8,rm8      is vexMode=0 & byte=0xa; rm8 & Reg8 ...                             { logicalflags();  Reg8 =  Reg8 |   rm8; resultflags( Reg8); }
0: Constructor line ia.sinc:3249(id0.351) printpiece=[OR,  ,  B, ,,  A]
Pattern id=351 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0A:XX:XX:XX)

Line avx.sinc:2443 :VPSIGND XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0A; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsignd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2443(id0.1796) printpiece=[VPSIGND,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1796 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:0A:XX:XX:XX)

Line avx2.sinc:631 :VPSIGND YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0A; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsignd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:631(id0.2003) printpiece=[VPSIGND,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2003 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:0A:XX:XX:XX)

Line avx.sinc:2820 :VROUNDSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32, imm8 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0A; (XmmReg1 & YmmReg1) ... & XmmReg2_m32; imm8
{
	local tmp:16 = vroundss_avx( vexVVVV_XmmReg, XmmReg2_m32, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2820(id0.1842) printpiece=[VROUNDSS,  ,  D, ,,  ,  C, ,,  ,  F, ,,  ,  G]
Pattern id=1842 pattern=cmb:(ctx:SS:X[001x]:X[1xxx]:[xx00][011x]:XX,ins:0A:XX:XX:XX)

Line ia.sinc:3250 :OR  Reg16,rm16        is vexMode=0 & opsize=0 & byte=0xb; rm16 & Reg16 ...     { logicalflags(); Reg16 = Reg16 |  rm16; resultflags(Reg16); }
0: Constructor line ia.sinc:3250(id0.352) printpiece=[OR,  ,  B, ,,  A]
Pattern id=352 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0B:XX:XX:XX)

Line ia.sinc:3251 :OR  Reg32,rm32        is vexMode=0 & opsize=1 & byte=0xb; rm32 & Reg32 ... & check_Reg32_dest ...    { logicalflags(); Reg32 = Reg32 |  rm32; build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:3251(id0.353) printpiece=[OR,  ,  B, ,,  A]
Pattern id=353 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0B:XX:XX:XX)

Line avx.sinc:2317 :VPMULHRSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmulhrsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2317(id0.1782) printpiece=[VPMULHRSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1782 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:0B:XX:XX:XX)

Line avx2.sinc:519 :VPMULHRSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmulhrsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:519(id0.1989) printpiece=[VPMULHRSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1989 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:0B:XX:XX:XX)

Line avx.sinc:2811 :VROUNDSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64, imm8 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0B; (XmmReg1 & YmmReg1) ... & XmmReg2_m64; imm8
{
	local tmp:16 = vroundsd_avx( vexVVVV_XmmReg, XmmReg2_m64, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2811(id0.1841) printpiece=[VROUNDSD,  ,  D, ,,  ,  C, ,,  ,  F, ,,  ,  G]
Pattern id=1841 pattern=cmb:(ctx:SS:X[001x]:X[1xxx]:[xx00][011x]:XX,ins:0B:XX:XX:XX)

Line ia.sinc:3226 :OR  AL,imm8       is vexMode=0 & byte=0x0c; AL & imm8                                 { logicalflags();    AL =    AL |  imm8; resultflags(   AL); }
0: Constructor line ia.sinc:3226(id0.340) printpiece=[OR,  ,  A, ,,  B]
Pattern id=340 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0C:XX:XX:XX)

Line avx.sinc:3245 :VPERMILPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x0C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpermilps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3245(id0.1895) printpiece=[VPERMILPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1895 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:0C:XX:XX:XX)

Line avx.sinc:169 :VBLENDPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vblendps_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:169(id0.1569) printpiece=[VBLENDPS,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1569 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0C:XX:XX:XX)

Line avx.sinc:3261 :VPERMILPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x0C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpermilps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3261(id0.1897) printpiece=[VPERMILPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1897 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:0C:XX:XX:XX)

Line avx.sinc:177 :VBLENDPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0C; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vblendps_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:177(id0.1570) printpiece=[VBLENDPS,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1570 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0C:XX:XX:XX)

Line ia.sinc:3227 :OR  AX,imm16      is vexMode=0 & opsize=0 & byte=0xd; AX & imm16           { logicalflags();    AX =    AX | imm16; resultflags(   AX); }
0: Constructor line ia.sinc:3227(id0.341) printpiece=[OR,  ,  A, ,,  B]
Pattern id=341 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0D:XX:XX:XX)

Line ia.sinc:3228 :OR  EAX,imm32     is vexMode=0 & opsize=1 & byte=0xd; EAX & check_EAX_dest & imm32          { logicalflags();   EAX =   EAX | imm32; build check_EAX_dest; resultflags(  EAX); }
0: Constructor line ia.sinc:3228(id0.342) printpiece=[OR,  ,  A, ,,  C]
Pattern id=342 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0D:XX:XX:XX)

Line avx.sinc:3214 :VPERMILPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x0D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpermilpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3214(id0.1891) printpiece=[VPERMILPD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1891 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:0D:XX:XX:XX)

Line avx.sinc:153 :VBLENDPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8_3_0 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8_3_0
{
	local tmp:16 = vblendpd_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8_3_0:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:153(id0.1567) printpiece=[VBLENDPD,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1567 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0D:XX:XX:XX)

Line avx.sinc:3222 :VPERMILPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x0D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpermilpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3222(id0.1892) printpiece=[VPERMILPD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1892 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:0D:XX:XX:XX)

Line avx.sinc:161 :VBLENDPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8_3_0 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0D; YmmReg1 ... & YmmReg2_m256; imm8_3_0
{
	YmmReg1 = vblendpd_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8_3_0:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:161(id0.1568) printpiece=[VBLENDPD,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1568 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0D:XX:XX:XX)

Line ia.sinc:3372 :PUSH CS        is vexMode=0 & addrsize=0 & byte=0xe & CS               { push22(CS); }
0: Constructor line ia.sinc:3372(id0.416) printpiece=[PUSH,  ,  A]
Pattern id=416 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0E:XX:XX:XX)

Line ia.sinc:3373 :PUSH CS        is vexMode=0 & addrsize=1 & byte=0xe & CS               { pushseg44(CS); }
0: Constructor line ia.sinc:3373(id0.417) printpiece=[PUSH,  ,  A]
Pattern id=417 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0E:XX:XX:XX)

Line avx.sinc:3276 :VTESTPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0E; XmmReg1 ... & XmmReg2_m128
{
	vtestps_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3276(id0.1899) printpiece=[VTESTPS,  ,  A, ,,  ,  B]
Pattern id=1899 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0E:XX:XX:XX)

Line avx.sinc:1827 :VPBLENDW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0E; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpblendw_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1827(id0.1729) printpiece=[VPBLENDW,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1729 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0E:XX:XX:XX)

Line avx.sinc:3283 :VTESTPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0E; YmmReg1 ... & YmmReg2_m256
{
	vtestps_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3283(id0.1900) printpiece=[VTESTPS,  ,  A, ,,  ,  B]
Pattern id=1900 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0E:XX:XX:XX)

Line avx2.sinc:191 :VPBLENDW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0E; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpblendw_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:191(id0.1948) printpiece=[VPBLENDW,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1948 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0E:XX:XX:XX)

Line ia.sinc:3742 :SLDT rm16      is vexMode=0 & opsize=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=0 ...
{
	rm16 = LocalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3742(id0.554) printpiece=[SLDT,  ,  A]
Pattern id=554 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:00:[xx00][0xxx]:XX)

Line ia.sinc:3746 :SLDT rm32      is vexMode=0 & opsize=1 & byte=0xf; byte=0x0; rm32 & reg_opcode=0 ...
{
	rm32 = LocalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3746(id0.555) printpiece=[SLDT,  ,  A]
Pattern id=555 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:00:[xx00][0xxx]:XX)

Line ia.sinc:3781 :STR rm16       is vexMode=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=1 ... { rm16 = TaskRegister(); }
0: Constructor line ia.sinc:3781(id0.567) printpiece=[STR,  ,  A]
Pattern id=567 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:00:[xx00][1xxx]:XX)

Line ia.sinc:2972 :LLDT rm16      is vexMode=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=2 ...
{
	LocalDescriptorTableRegister(rm16);
}
0: Constructor line ia.sinc:2972(id0.261) printpiece=[LLDT,  ,  A]
Pattern id=261 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:00:[xx01][0xxx]:XX)

Line ia.sinc:3041 :LTR rm16       is vexMode=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=3 ... { TaskRegister(rm16); }
0: Constructor line ia.sinc:3041(id0.275) printpiece=[LTR,  ,  A]
Pattern id=275 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:00:[xx01][1xxx]:XX)

Line ia.sinc:3860 :VERR rm16      is vexMode=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=4 ...      { ZF = verr(); }
0: Constructor line ia.sinc:3860(id0.600) printpiece=[VERR,  ,  A]
Pattern id=600 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:00:[xx10][0xxx]:XX)

Line ia.sinc:3861 :VERW rm16      is vexMode=0 & byte=0xf; byte=0x0; rm16 & reg_opcode=5 ...      { ZF = verw(); }
0: Constructor line ia.sinc:3861(id0.601) printpiece=[VERW,  ,  A]
Pattern id=601 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:00:[xx10][1xxx]:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3617 :SGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m16
{
	m16 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3617(id0.523) printpiece=[SGDT,  ,  A]
Pattern id=523 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:0[0xxx]:XX)

Line ia.sinc:3622 :SGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m32
{
	m32 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3622(id0.524) printpiece=[SGDT,  ,  A]
Pattern id=524 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:0[0xxx]:XX)

Line ia.sinc:3617 :SGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m16
{
	m16 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3617(id0.523) printpiece=[SGDT,  ,  A]
Pattern id=523 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:4[0xxx]:XX)

Line ia.sinc:3622 :SGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m32
{
	m32 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3622(id0.524) printpiece=[SGDT,  ,  A]
Pattern id=524 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:4[0xxx]:XX)

Line ia.sinc:3617 :SGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m16
{
	m16 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3617(id0.523) printpiece=[SGDT,  ,  A]
Pattern id=523 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:8[0xxx]:XX)

Line ia.sinc:3622 :SGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=0 ) ... & m32
{
	m32 = GlobalDescriptorTableRegister();
}
0: Constructor line ia.sinc:3622(id0.524) printpiece=[SGDT,  ,  A]
Pattern id=524 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:8[0xxx]:XX)

Line ia.sinc:3919 :VMXOFF         is vexMode=0 & byte=0x0f; byte=0x01; byte=0xc4                           { vmxoff(); }
0: Constructor line ia.sinc:3919(id0.616) printpiece=[VMXOFF]
Pattern id=616 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C4:XX)

Line ia.sinc:3893 :VMCALL         is vexMode=0 & byte=0x0f; byte=0x01; byte=0xc1                          { vmcall(); }
0: Constructor line ia.sinc:3893(id0.608) printpiece=[VMCALL]
Pattern id=608 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C1:XX)

Line ia.sinc:3900 :VMLAUNCH       is vexMode=0 & byte=0x0f; byte=0x01; byte=0xc2                          { vmlaunch(); }
0: Constructor line ia.sinc:3900(id0.610) printpiece=[VMLAUNCH]
Pattern id=610 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C2:XX)

Line ia.sinc:3902 :VMRESUME       is vexMode=0 & byte=0x0f; byte=0x01; byte=0xc3                          { vmresume(); }
0: Constructor line ia.sinc:3902(id0.611) printpiece=[VMRESUME]
Pattern id=611 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C3:XX)

Line ia.sinc:3723 :SIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m16
{
	m16 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3723(id0.551) printpiece=[SIDT,  ,  A]
Pattern id=551 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:0[1xxx]:XX)

Line ia.sinc:3728 :SIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m32
{
	m32 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3728(id0.552) printpiece=[SIDT,  ,  A]
Pattern id=552 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:0[1xxx]:XX)

Line ia.sinc:3723 :SIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m16
{
	m16 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3723(id0.551) printpiece=[SIDT,  ,  A]
Pattern id=551 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:4[1xxx]:XX)

Line ia.sinc:3728 :SIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m32
{
	m32 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3728(id0.552) printpiece=[SIDT,  ,  A]
Pattern id=552 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:4[1xxx]:XX)

Line ia.sinc:3723 :SIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m16
{
	m16 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3723(id0.551) printpiece=[SIDT,  ,  A]
Pattern id=551 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:8[1xxx]:XX)

Line ia.sinc:3728 :SIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=1 ) ... & m32
{
	m32 = InterruptDescriptorTableRegister();
}
0: Constructor line ia.sinc:3728(id0.552) printpiece=[SIDT,  ,  A]
Pattern id=552 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:8[1xxx]:XX)

Line ia.sinc:3200 :MONITOR        is vexMode=0 & byte=0x0f; byte=0x01; byte=0xC8              { monitor(); }
0: Constructor line ia.sinc:3200(id0.324) printpiece=[MONITOR]
Pattern id=324 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C8:XX)

Line ia.sinc:3198 :MWAIT          is vexMode=0 & byte=0x0f; byte=0x01; byte=0xC9              { mwait(); }
0: Constructor line ia.sinc:3198(id0.322) printpiece=[MWAIT]
Pattern id=322 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:C9:XX)

Line ia.sinc:2168 :CLAC           is vexMode=0 & byte=0x0F; byte=0x01; byte=0xCA { AC = 0; }
0: Constructor line ia.sinc:2168(id0.123) printpiece=[CLAC]
Pattern id=123 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:CA:XX)

Line ia.sinc:3763 :STAC           is vexMode=0 & byte=0x0f; byte=0x01; byte=0xcb  { AC = 1; }
0: Constructor line ia.sinc:3763(id0.558) printpiece=[STAC]
Pattern id=558 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:CB:XX)

Line ia.sinc:2937 :LGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m16
{
	GlobalDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2937(id0.257) printpiece=[LGDT,  ,  A]
Pattern id=257 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:1[0xxx]:XX)

Line ia.sinc:2942 :LGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m32
{
	GlobalDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2942(id0.258) printpiece=[LGDT,  ,  A]
Pattern id=258 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:1[0xxx]:XX)

Line ia.sinc:2937 :LGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m16
{
	GlobalDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2937(id0.257) printpiece=[LGDT,  ,  A]
Pattern id=257 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:5[0xxx]:XX)

Line ia.sinc:2942 :LGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m32
{
	GlobalDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2942(id0.258) printpiece=[LGDT,  ,  A]
Pattern id=258 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:5[0xxx]:XX)

Line ia.sinc:2937 :LGDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m16
{
	GlobalDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2937(id0.257) printpiece=[LGDT,  ,  A]
Pattern id=257 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:9[0xxx]:XX)

Line ia.sinc:2942 :LGDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=2 ) ... & m32
{
	GlobalDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2942(id0.258) printpiece=[LGDT,  ,  A]
Pattern id=258 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:9[0xxx]:XX)

Line ia.sinc:4012 :XGETBV         is vexMode=0 & byte=0x0F; byte=0x01; byte=0xD0  { local tmp = XCR0 >> 32; EDX = tmp:4;  EAX = XCR0:4; }
0: Constructor line ia.sinc:4012(id0.650) printpiece=[XGETBV]
Pattern id=650 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:D0:XX)

Line ia.sinc:4013 :XSETBV         is vexMode=0 & byte=0x0F; byte=0x01; byte=0xD1  { XCR0 = (zext(EDX) << 32) | zext(EAX); }
0: Constructor line ia.sinc:4013(id0.651) printpiece=[XSETBV]
Pattern id=651 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:D1:XX)

Line ia.sinc:3898 :VMFUNC EAX     is vexMode=0 & byte=0x0f; byte=0x01; byte=0xd4 & EAX                         { vmfunc(EAX); }
0: Constructor line ia.sinc:3898(id0.609) printpiece=[VMFUNC,  ,  A]
Pattern id=609 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:D4:XX)

Line ia.sinc:3961 :XEND            is vexMode=0 & byte=0x0f; byte=0x01; byte=0xd5     { xend(); }
0: Constructor line ia.sinc:3961(id0.628) printpiece=[XEND]
Pattern id=628 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:D5:XX)

Line ia.sinc:4059 :XTEST          is byte=0x0F; byte=0x01; byte=0xD6       { ZF = xtest(); }
0: Constructor line ia.sinc:4059(id0.658) printpiece=[XTEST]
Pattern id=658 pattern=ins:0F:01:D6:XX

Line ia.sinc:2955 :LIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m16
{
	InterruptDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2955(id0.259) printpiece=[LIDT,  ,  A]
Pattern id=259 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:1[1xxx]:XX)

Line ia.sinc:2960 :LIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m32
{
	InterruptDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2960(id0.260) printpiece=[LIDT,  ,  A]
Pattern id=260 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:1[1xxx]:XX)

Line ia.sinc:2955 :LIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m16
{
	InterruptDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2955(id0.259) printpiece=[LIDT,  ,  A]
Pattern id=259 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:5[1xxx]:XX)

Line ia.sinc:2960 :LIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m32
{
	InterruptDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2960(id0.260) printpiece=[LIDT,  ,  A]
Pattern id=260 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:5[1xxx]:XX)

Line ia.sinc:2955 :LIDT m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m16
{
	InterruptDescriptorTableRegister(m16);
}
0: Constructor line ia.sinc:2955(id0.259) printpiece=[LIDT,  ,  A]
Pattern id=259 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:9[1xxx]:XX)

Line ia.sinc:2960 :LIDT m32       is vexMode=0 & opsize=1 & byte=0xf; byte=0x1; ( mod != 0b11 & reg_opcode=3 ) ... & m32
{
	InterruptDescriptorTableRegister(m32);
}
0: Constructor line ia.sinc:2960(id0.260) printpiece=[LIDT,  ,  A]
Pattern id=260 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:9[1xxx]:XX)

Line ia.sinc:3872 :VMRUN EAX      is vexMode=0 & addrsize=1 & byte=0x0f; byte=0x01; byte=0xd8 & EAX       { vmrun(EAX); }
0: Constructor line ia.sinc:3872(id0.604) printpiece=[VMRUN,  ,  A]
Pattern id=604 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:01:D8:XX)

Line ia.sinc:3870 :VMMCALL        is vexMode=0 & byte=0x0f; byte=0x01; byte=0xd9          { vmmcall(); }
0: Constructor line ia.sinc:3870(id0.603) printpiece=[VMMCALL]
Pattern id=603 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:D9:XX)

Line ia.sinc:3866 :VMLOAD EAX     is vexMode=0 & addrsize=1 & byte=0x0f; byte=0x01; byte=0xda & EAX       { vmload(EAX); }
0: Constructor line ia.sinc:3866(id0.602) printpiece=[VMLOAD,  ,  A]
Pattern id=602 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:01:DA:XX)

Line ia.sinc:3877 :VMSAVE EAX     is vexMode=0 & addrsize=1 & byte=0x0f; byte=0x01; byte=0xdb & EAX       { vmsave(EAX); }
0: Constructor line ia.sinc:3877(id0.605) printpiece=[VMSAVE,  ,  A]
Pattern id=605 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:01:DB:XX)

Line ia.sinc:3769 :STGI           is vexMode=0 & byte=0x0f; byte=0x01; byte=0xdc              { stgi(); }
0: Constructor line ia.sinc:3769(id0.561) printpiece=[STGI]
Pattern id=561 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:DC:XX)

Line ia.sinc:2175 :CLGI                   is vexMode=0 & byte=0x0f; byte=0x01; byte=0xDD                      { clgi(); }
0: Constructor line ia.sinc:2175(id0.126) printpiece=[CLGI]
Pattern id=126 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:DD:XX)

Line ia.sinc:3740 :SKINIT EAX     is vexMode=0 & byte=0x0f; byte=0x01; byte=0xde & EAX { skinit(EAX); }
0: Constructor line ia.sinc:3740(id0.553) printpiece=[SKINIT,  ,  A]
Pattern id=553 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:DE:XX)

Line ia.sinc:2810 :INVLPGA        is vexMode=0 & addrsize=0 & byte=0xf; byte=0x1; byte=0xDF                   { invlpga(AX,ECX); }
0: Constructor line ia.sinc:2810(id0.213) printpiece=[INVLPGA]
Pattern id=213 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0F:01:DF:XX)

Line ia.sinc:2811 :INVLPGA        is vexMode=0 & addrsize=1 & byte=0xf; byte=0x1; byte=0xDF                   { invlpga(EAX,ECX); }
0: Constructor line ia.sinc:2811(id0.214) printpiece=[INVLPGA]
Pattern id=214 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:01:DF:XX)

Line ia.sinc:3757 :SMSW rm16      is vexMode=0 & opsize=0 & byte=0xf; byte=0x01; rm16 & reg_opcode=4 ...  { rm16 = CR0:2; }
0: Constructor line ia.sinc:3757(id0.556) printpiece=[SMSW,  ,  A]
Pattern id=556 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:[xx10][0xxx]:XX)

Line ia.sinc:3758 :SMSW rm32      is vexMode=0 & opsize=1 & byte=0xf; byte=0x01; rm32 & reg_opcode=4 ...  { rm32 = zext(CR0:2); }
0: Constructor line ia.sinc:3758(id0.557) printpiece=[SMSW,  ,  A]
Pattern id=557 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:[xx10][0xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:01:2[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:01:2[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:01:2[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:01:2[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:01:6[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:01:6[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:01:6[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:01:6[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:01:A[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:01:A[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:01:A[1xxx]:XX)

Line cet.sinc:40 :RSTORSSP m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; ( mod != 0b11 & reg_opcode=5 ) ... & m64 {
    tmp_SSP:8 = m64;
    SSP = tmp_SSP & ~0x01;
}
0: Constructor line cet.sinc:40(id0.2141) printpiece=[RSTORSSP,  ,  A]
Pattern id=2141 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:01:A[1xxx]:XX)

Line cet.sinc:70 :SETSSBSY is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xe8 {
   SSP = markShadowStackBusy(IA32_PL0_SSP);
}
0: Constructor line cet.sinc:70(id0.2144) printpiece=[SETSSBSY]
Pattern id=2144 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:01:E8:XX)

Line cet.sinc:70 :SETSSBSY is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xe8 {
   SSP = markShadowStackBusy(IA32_PL0_SSP);
}
0: Constructor line cet.sinc:70(id0.2144) printpiece=[SETSSBSY]
Pattern id=2144 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:01:E8:XX)

Line cet.sinc:70 :SETSSBSY is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xe8 {
   SSP = markShadowStackBusy(IA32_PL0_SSP);
}
0: Constructor line cet.sinc:70(id0.2144) printpiece=[SETSSBSY]
Pattern id=2144 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:01:E8:XX)

Line cet.sinc:70 :SETSSBSY is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xe8 {
   SSP = markShadowStackBusy(IA32_PL0_SSP);
}
0: Constructor line cet.sinc:70(id0.2144) printpiece=[SETSSBSY]
Pattern id=2144 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:01:E8:XX)

Line cet.sinc:33 :SAVEPREVSSP  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xea {
    tmp:8 = SSP;
    SSP = SSP & ~0x7;
    ShadowStackPush8B(tmp);
}
0: Constructor line cet.sinc:33(id0.2140) printpiece=[SAVEPREVSSP]
Pattern id=2140 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:01:EA:XX)

Line cet.sinc:33 :SAVEPREVSSP  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xea {
    tmp:8 = SSP;
    SSP = SSP & ~0x7;
    ShadowStackPush8B(tmp);
}
0: Constructor line cet.sinc:33(id0.2140) printpiece=[SAVEPREVSSP]
Pattern id=2140 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:01:EA:XX)

Line cet.sinc:33 :SAVEPREVSSP  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xea {
    tmp:8 = SSP;
    SSP = SSP & ~0x7;
    ShadowStackPush8B(tmp);
}
0: Constructor line cet.sinc:33(id0.2140) printpiece=[SAVEPREVSSP]
Pattern id=2140 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:01:EA:XX)

Line cet.sinc:33 :SAVEPREVSSP  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x01; byte=0xea {
    tmp:8 = SSP;
    SSP = SSP & ~0x7;
    ShadowStackPush8B(tmp);
}
0: Constructor line cet.sinc:33(id0.2140) printpiece=[SAVEPREVSSP]
Pattern id=2140 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:01:EA:XX)

Line ia.sinc:3459 :RDPKRU         is vexMode=0 & byte=0x0f; byte=0x01; byte=0xee { EAX = rdpkru_u32(); }
0: Constructor line ia.sinc:3459(id0.456) printpiece=[RDPKRU]
Pattern id=456 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:EE:XX)

Line ia.sinc:3939 :WRPKRU         is byte=0x0F; byte=0x01; byte=0xEF              { wrpkru(EAX); }
0: Constructor line ia.sinc:3939(id0.620) printpiece=[WRPKRU]
Pattern id=620 pattern=ins:0F:01:EF:XX

Line ia.sinc:2983 :LMSW rm16      is vexMode=0 & byte=0xf; byte=0x01; rm16 & reg_opcode=6 ...
{
  CR0 = (CR0 & 0xFFFFFFF0) | zext(rm16 & 0x000F);
}
0: Constructor line ia.sinc:2983(id0.262) printpiece=[LMSW,  ,  A]
Pattern id=262 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][0xxx]:XX)

Line ia.sinc:3830 :SWAPGS             is vexMode=0 & bit64=1 & byte=0x0f; byte=0x01; byte=0xf8   { swapgs(); }
0: Constructor line ia.sinc:3830(id0.586) printpiece=[SWAPGS]
Pattern id=586 pattern=cmb:(ctx:X[1xxx]:XX:X[0xxx]:XX,ins:0F:01:F8:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:3832 :RDTSCP             is vexMode=0 & bit64=1 & byte=0x0f; byte=0x01; byte=0xf9   { rdtscp(); }
0: Constructor line ia.sinc:3832(id0.587) printpiece=[RDTSCP]
Pattern id=587 pattern=cmb:(ctx:X[1xxx]:XX:X[0xxx]:XX,ins:0F:01:F9:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:3201 :MONITORX       is vexMode=0 & byte=0x0f; byte=0x01; byte=0xFA              { monitorx(); }
0: Constructor line ia.sinc:3201(id0.325) printpiece=[MONITORX]
Pattern id=325 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:FA:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:3199 :MWAITX         is vexMode=0 & byte=0x0f; byte=0x01; byte=0xFB              { mwaitx(); }
0: Constructor line ia.sinc:3199(id0.323) printpiece=[MWAITX]
Pattern id=323 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:FB:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:2182 :CLZERO        is vexMode=0 & opsize=0 & byte=0x0F; byte=0x01; byte=0xFC { clzero(AX); }
0: Constructor line ia.sinc:2182(id0.129) printpiece=[CLZERO]
Pattern id=129 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:01:FC:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:2183 :CLZERO        is vexMode=0 & opsize=1 & byte=0x0F; byte=0x01; byte=0xFC { clzero(EAX); }
0: Constructor line ia.sinc:2183(id0.130) printpiece=[CLZERO]
Pattern id=130 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:01:FC:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
1: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
0: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
0: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:2808 :INVLPG Mem     is vexMode=0 & byte=0xf; byte=0x1; ( reg_opcode=7 ) ... & Mem     { invlpg(Mem); }
0: Constructor line ia.sinc:2808(id0.212) printpiece=[INVLPG,  ,  A]
Pattern id=212 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:01:[xx11][1xxx]:XX)

Line ia.sinc:4059 :XTEST          is byte=0x0F; byte=0x01; byte=0xD6       { ZF = xtest(); }
0: Constructor line ia.sinc:4059(id0.658) printpiece=[XTEST]
Pattern id=658 pattern=ins:0F:01:D6:XX

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
1: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3939 :WRPKRU         is byte=0x0F; byte=0x01; byte=0xEF              { wrpkru(EAX); }
0: Constructor line ia.sinc:3939(id0.620) printpiece=[WRPKRU]
Pattern id=620 pattern=ins:0F:01:EF:XX

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
1: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:4059 :XTEST          is byte=0x0F; byte=0x01; byte=0xD6       { ZF = xtest(); }
0: Constructor line ia.sinc:4059(id0.658) printpiece=[XTEST]
Pattern id=658 pattern=ins:0F:01:D6:XX

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3939 :WRPKRU         is byte=0x0F; byte=0x01; byte=0xEF              { wrpkru(EAX); }
0: Constructor line ia.sinc:3939(id0.620) printpiece=[WRPKRU]
Pattern id=620 pattern=ins:0F:01:EF:XX

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:4059 :XTEST          is byte=0x0F; byte=0x01; byte=0xD6       { ZF = xtest(); }
0: Constructor line ia.sinc:4059(id0.658) printpiece=[XTEST]
Pattern id=658 pattern=ins:0F:01:D6:XX

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
1: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3939 :WRPKRU         is byte=0x0F; byte=0x01; byte=0xEF              { wrpkru(EAX); }
0: Constructor line ia.sinc:3939(id0.620) printpiece=[WRPKRU]
Pattern id=620 pattern=ins:0F:01:EF:XX

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
1: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:4059 :XTEST          is byte=0x0F; byte=0x01; byte=0xD6       { ZF = xtest(); }
0: Constructor line ia.sinc:4059(id0.658) printpiece=[XTEST]
Pattern id=658 pattern=ins:0F:01:D6:XX

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3939 :WRPKRU         is byte=0x0F; byte=0x01; byte=0xEF              { wrpkru(EAX); }
0: Constructor line ia.sinc:3939(id0.620) printpiece=[WRPKRU]
Pattern id=620 pattern=ins:0F:01:EF:XX

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2877 :LAR Reg16,rm16     is vexMode=0 & opsize=0 & byte=0xf; byte=0x2; rm16 & Reg16 ...  { Reg16 = rm16 & 0xff00; ZF=1; }
0: Constructor line ia.sinc:2877(id0.238) printpiece=[LAR,  ,  B, ,,  A]
Pattern id=238 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:02:XX:XX)

Line ia.sinc:2878 :LAR Reg32,rm32     is vexMode=0 & opsize=1 & byte=0xf; byte=0x2; rm32 & Reg32 ... & check_Reg32_dest ... { Reg32 = rm32 & 0xffff00; build check_Reg32_dest; ZF=1; }
0: Constructor line ia.sinc:2878(id0.239) printpiece=[LAR,  ,  B, ,,  A]
Pattern id=239 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:02:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3017 :LSL Reg16,rm16     is vexMode=0 & opsize=0 & byte=0xf; byte=0x3; rm16 & Reg16 ...
{
  tmp:3 = SegmentLimit(rm16);
  Reg16 = tmp:2;
  ZF = tmp[16,1];
}
0: Constructor line ia.sinc:3017(id0.273) printpiece=[LSL,  ,  B, ,,  A]
Pattern id=273 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:03:XX:XX)

Line ia.sinc:3024 :LSL Reg32,rm32     is vexMode=0 & opsize=1 & byte=0xf; byte=0x3; rm32 & Reg32 ...
{
  tmp:3 = SegmentLimit(rm32);
  Reg32 = zext(tmp:2);
  ZF = tmp[16,1];
}
0: Constructor line ia.sinc:3024(id0.274) printpiece=[LSL,  ,  B, ,,  A]
Pattern id=274 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:03:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3820 :SYSCALL            is vexMode=0 & byte=0x0f; byte=0x05                     { syscall(); }
0: Constructor line ia.sinc:3820(id0.584) printpiece=[SYSCALL]
Pattern id=584 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:05:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2178 :CLTS			is vexMode=0 & byte=0x0f; byte=0x06				{ CR0 = CR0 & ~(0x8); }
0: Constructor line ia.sinc:2178(id0.128) printpiece=[CLTS]
Pattern id=128 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:06:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3824 :SYSRET             is vexMode=0 & byte=0x0f; byte=0x07                     { sysret();
@ifdef IA64
                                                                  RIP=RCX; return [RIP];
@endif
                                                                }
0: Constructor line ia.sinc:3824(id0.585) printpiece=[SYSRET]
Pattern id=585 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:07:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2807 :INVD           is vexMode=0 & byte=0xf; byte=0x8                   {}
0: Constructor line ia.sinc:2807(id0.211) printpiece=[INVD]
Pattern id=211 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:08:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3926 :WBINVD         is vexMode=0 & byte=0xf; byte=0x9                   { }
0: Constructor line ia.sinc:3926(id0.619) printpiece=[WBINVD]
Pattern id=619 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:09:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3856 :UD2              is vexMode=0 & byte=0xf; byte=0xb                               { invalidInstructionException(); goto inst_start; }
0: Constructor line ia.sinc:3856(id0.599) printpiece=[UD2]
Pattern id=599 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0B:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3319 :PREFETCH     m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=0 ... { }
0: Constructor line ia.sinc:3319(id0.391) printpiece=[PREFETCH,  ,  A]
Pattern id=391 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:[xx00][0xxx]:XX)

Line ia.sinc:3320 :PREFETCH     m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode   ... { }  # rest aliased to /0
:PREFETCHW    m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=1 ... { }
1: Constructor line ia.sinc:3320(id0.392) printpiece=[PREFETCH,  ,  A]
Pattern id=392 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:XX:XX)

Line ia.sinc:3321 :PREFETCHW    m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=1 ... { }
0: Constructor line ia.sinc:3321(id0.393) printpiece=[PREFETCHW,  ,  A]
Pattern id=393 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:[xx00][1xxx]:XX)

Line ia.sinc:3320 :PREFETCH     m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode   ... { }  # rest aliased to /0
:PREFETCHW    m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=1 ... { }
1: Constructor line ia.sinc:3320(id0.392) printpiece=[PREFETCH,  ,  A]
Pattern id=392 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:XX:XX)

Line ia.sinc:3322 :PREFETCHWT1  m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=2 ... { }
0: Constructor line ia.sinc:3322(id0.394) printpiece=[PREFETCHWT1,  ,  A]
Pattern id=394 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:[xx01][0xxx]:XX)

Line ia.sinc:3320 :PREFETCH     m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode   ... { }  # rest aliased to /0
:PREFETCHW    m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=1 ... { }
1: Constructor line ia.sinc:3320(id0.392) printpiece=[PREFETCH,  ,  A]
Pattern id=392 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:XX:XX)

Line ia.sinc:3320 :PREFETCH     m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode   ... { }  # rest aliased to /0
:PREFETCHW    m8  is vexMode=0 & byte=0x0f; byte=0x0d; m8 & reg_opcode=1 ... { }
0: Constructor line ia.sinc:3320(id0.392) printpiece=[PREFETCH,  ,  A]
Pattern id=392 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0D:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:8792 :FEMMS         is vexMode=0 & byte=0x0F; byte=0x0E    { FastExitMediaState(); }
0: Constructor line ia.sinc:8792(id0.1537) printpiece=[FEMMS]
Pattern id=1537 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:0E:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8725 :PFCMPGE mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x90 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingCompareGE(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8725(id0.1504) printpiece=[PFCMPGE,  ,  A, ,,  ,  B]
Pattern id=1504 pattern=cmb:(ctx:SS:X[000x]:X4:8[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8724 :PFCMPGE mmxreg, m64      is vexMode=0 & suffix3D=0x90 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingCompareGE(mmxreg, m64); }
3: Constructor line ia.sinc:8724(id0.1503) printpiece=[PFCMPGE,  ,  A, ,,  ,  B]
Pattern id=1503 pattern=cmb:(ctx:SS:X[000x]:X4:8[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8729 :PFCMPGT mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xA0 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingCompareGT(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8729(id0.1506) printpiece=[PFCMPGT,  ,  A, ,,  ,  B]
Pattern id=1506 pattern=cmb:(ctx:SS:X[000x]:X5:0[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8728 :PFCMPGT mmxreg, m64      is vexMode=0 & suffix3D=0xA0 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingCompareGT(mmxreg, m64); }
3: Constructor line ia.sinc:8728(id0.1505) printpiece=[PFCMPGT,  ,  A, ,,  ,  B]
Pattern id=1505 pattern=cmb:(ctx:SS:X[000x]:X5:0[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8733 :PFCMPEQ mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xB0 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingCompareEQ(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8733(id0.1508) printpiece=[PFCMPEQ,  ,  A, ,,  ,  B]
Pattern id=1508 pattern=cmb:(ctx:SS:X[000x]:X5:8[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8732 :PFCMPEQ mmxreg, m64      is vexMode=0 & suffix3D=0xB0 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingCompareEQ(mmxreg, m64); }
3: Constructor line ia.sinc:8732(id0.1507) printpiece=[PFCMPEQ,  ,  A, ,,  ,  B]
Pattern id=1507 pattern=cmb:(ctx:SS:X[000x]:X5:8[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
2: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
2: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
2: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
2: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8812 :PFNACC mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x8A & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingNegAccumulate(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8812(id0.1543) printpiece=[PFNACC,  ,  A, ,,  ,  B]
Pattern id=1543 pattern=cmb:(ctx:SS:X[000x]:X4:5[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8811 :PFNACC mmxreg, m64      is vexMode=0 & suffix3D=0x8A & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingNegAccumulate(mmxreg, m64); }
3: Constructor line ia.sinc:8811(id0.1542) printpiece=[PFNACC,  ,  A, ,,  ,  B]
Pattern id=1542 pattern=cmb:(ctx:SS:X[000x]:X4:5[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8745 :PFSUB mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x9A & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingSUB(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8745(id0.1514) printpiece=[PFSUB,  ,  A, ,,  ,  B]
Pattern id=1514 pattern=cmb:(ctx:SS:X[000x]:X4:D[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8744 :PFSUB mmxreg, m64      is vexMode=0 & suffix3D=0x9A & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingSUB(mmxreg, m64); }
3: Constructor line ia.sinc:8744(id0.1513) printpiece=[PFSUB,  ,  A, ,,  ,  B]
Pattern id=1513 pattern=cmb:(ctx:SS:X[000x]:X4:D[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8749 :PFSUBR mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xAA & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingSUBR(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8749(id0.1516) printpiece=[PFSUBR,  ,  A, ,,  ,  B]
Pattern id=1516 pattern=cmb:(ctx:SS:X[000x]:X5:5[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8748 :PFSUBR mmxreg, m64      is vexMode=0 & suffix3D=0xAA & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingSUBR(mmxreg, m64); }
3: Constructor line ia.sinc:8748(id0.1515) printpiece=[PFSUBR,  ,  A, ,,  ,  B]
Pattern id=1515 pattern=cmb:(ctx:SS:X[000x]:X5:5[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8820 :PSWAPD mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xBB & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedSwapDWords(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8820(id0.1547) printpiece=[PSWAPD,  ,  A, ,,  ,  B]
Pattern id=1547 pattern=cmb:(ctx:SS:X[000x]:X5:D[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8819 :PSWAPD mmxreg, m64      is vexMode=0 & suffix3D=0xBB & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedSwapDWords(mmxreg, m64); }
3: Constructor line ia.sinc:8819(id0.1546) printpiece=[PSWAPD,  ,  A, ,,  ,  B]
Pattern id=1546 pattern=cmb:(ctx:SS:X[000x]:X5:D[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8808 :PI2FW mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x0C & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedIntToFloatingWord(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8808(id0.1541) printpiece=[PI2FW,  ,  A, ,,  ,  B]
Pattern id=1541 pattern=cmb:(ctx:SS:X[000x]:X0:6[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8807 :PI2FW mmxreg, m64      is vexMode=0 & suffix3D=0x0C & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedIntToFloatingWord(mmxreg, m64); }
3: Constructor line ia.sinc:8807(id0.1540) printpiece=[PI2FW,  ,  A, ,,  ,  B]
Pattern id=1540 pattern=cmb:(ctx:SS:X[000x]:X0:6[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8753 :PFMIN mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x94 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingMIN(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8753(id0.1518) printpiece=[PFMIN,  ,  A, ,,  ,  B]
Pattern id=1518 pattern=cmb:(ctx:SS:X[000x]:X4:A[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8752 :PFMIN mmxreg, m64      is vexMode=0 & suffix3D=0x94 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingMIN(mmxreg, m64); }
3: Constructor line ia.sinc:8752(id0.1517) printpiece=[PFMIN,  ,  A, ,,  ,  B]
Pattern id=1517 pattern=cmb:(ctx:SS:X[000x]:X4:A[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8804 :PF2IW mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x1C & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingToIntWord(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8804(id0.1539) printpiece=[PF2IW,  ,  A, ,,  ,  B]
Pattern id=1539 pattern=cmb:(ctx:SS:X[000x]:X0:E[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8803 :PF2IW mmxreg, m64      is vexMode=0 & suffix3D=0x1C & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingToIntWord(mmxreg, m64); }
3: Constructor line ia.sinc:8803(id0.1538) printpiece=[PF2IW,  ,  A, ,,  ,  B]
Pattern id=1538 pattern=cmb:(ctx:SS:X[000x]:X0:E[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8757 :PFMAX mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xA4 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingMAX(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8757(id0.1520) printpiece=[PFMAX,  ,  A, ,,  ,  B]
Pattern id=1520 pattern=cmb:(ctx:SS:X[000x]:X5:2[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8756 :PFMAX mmxreg, m64      is vexMode=0 & suffix3D=0xA4 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingMAX(mmxreg, m64); }
3: Constructor line ia.sinc:8756(id0.1519) printpiece=[PFMAX,  ,  A, ,,  ,  B]
Pattern id=1519 pattern=cmb:(ctx:SS:X[000x]:X5:2[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8761 :PFMUL mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xB4 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingMUL(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8761(id0.1522) printpiece=[PFMUL,  ,  A, ,,  ,  B]
Pattern id=1522 pattern=cmb:(ctx:SS:X[000x]:X5:A[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8760 :PFMUL mmxreg, m64      is vexMode=0 & suffix3D=0xB4 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingMUL(mmxreg, m64); }
3: Constructor line ia.sinc:8760(id0.1521) printpiece=[PFMUL,  ,  A, ,,  ,  B]
Pattern id=1521 pattern=cmb:(ctx:SS:X[000x]:X5:A[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8717 :PI2FD mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x0D & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedIntToFloatingDwordConv(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8717(id0.1500) printpiece=[PI2FD,  ,  A, ,,  ,  B]
Pattern id=1500 pattern=cmb:(ctx:SS:X[000x]:X0:6[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8716 :PI2FD mmxreg, m64      is vexMode=0 & suffix3D=0x0D & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedIntToFloatingDwordConv(mmxreg, m64); }
3: Constructor line ia.sinc:8716(id0.1499) printpiece=[PI2FD,  ,  A, ,,  ,  B]
Pattern id=1499 pattern=cmb:(ctx:SS:X[000x]:X0:6[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8721 :PF2ID mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x1D & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingToIntDwordConv(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8721(id0.1502) printpiece=[PF2ID,  ,  A, ,,  ,  B]
Pattern id=1502 pattern=cmb:(ctx:SS:X[000x]:X0:E[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8720 :PF2ID mmxreg, m64      is vexMode=0 & suffix3D=0x1D & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingToIntDwordConv(mmxreg, m64); }
3: Constructor line ia.sinc:8720(id0.1501) printpiece=[PF2ID,  ,  A, ,,  ,  B]
Pattern id=1501 pattern=cmb:(ctx:SS:X[000x]:X0:E[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8816 :PFPNACC mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x8E & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingPosNegAccumulate(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8816(id0.1545) printpiece=[PFPNACC,  ,  A, ,,  ,  B]
Pattern id=1545 pattern=cmb:(ctx:SS:X[000x]:X4:7[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8815 :PFPNACC mmxreg, m64      is vexMode=0 & suffix3D=0x8E & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingPosNegAccumulate(mmxreg, m64); }
3: Constructor line ia.sinc:8815(id0.1544) printpiece=[PFPNACC,  ,  A, ,,  ,  B]
Pattern id=1544 pattern=cmb:(ctx:SS:X[000x]:X4:7[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8765 :PFRCP mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x96 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = FloatingReciprocalAprox(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8765(id0.1524) printpiece=[PFRCP,  ,  A, ,,  ,  B]
Pattern id=1524 pattern=cmb:(ctx:SS:X[000x]:X4:B[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8764 :PFRCP mmxreg, m64      is vexMode=0 & suffix3D=0x96 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = FloatingReciprocalAprox(mmxreg, m64); }
3: Constructor line ia.sinc:8764(id0.1523) printpiece=[PFRCP,  ,  A, ,,  ,  B]
Pattern id=1523 pattern=cmb:(ctx:SS:X[000x]:X4:B[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8741 :PFADD mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x9E & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingADD(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8741(id0.1512) printpiece=[PFADD,  ,  A, ,,  ,  B]
Pattern id=1512 pattern=cmb:(ctx:SS:X[000x]:X4:F[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8740 :PFADD mmxreg, m64      is vexMode=0 & suffix3D=0x9E & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64  { mmxreg = PackedFloatingADD(mmxreg, m64); }
3: Constructor line ia.sinc:8740(id0.1511) printpiece=[PFADD,  ,  A, ,,  ,  B]
Pattern id=1511 pattern=cmb:(ctx:SS:X[000x]:X4:F[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8773 :PFRCPIT1 mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xA6 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingReciprocalIter1(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8773(id0.1528) printpiece=[PFRCPIT1,  ,  A, ,,  ,  B]
Pattern id=1528 pattern=cmb:(ctx:SS:X[000x]:X5:3[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8772 :PFRCPIT1 mmxreg, m64      is vexMode=0 & suffix3D=0xA6 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingReciprocalIter1(mmxreg, m64); }
3: Constructor line ia.sinc:8772(id0.1527) printpiece=[PFRCPIT1,  ,  A, ,,  ,  B]
Pattern id=1527 pattern=cmb:(ctx:SS:X[000x]:X5:3[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8737 :PFACC mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xAE & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingAccumulate(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8737(id0.1510) printpiece=[PFACC,  ,  A, ,,  ,  B]
Pattern id=1510 pattern=cmb:(ctx:SS:X[000x]:X5:7[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8736 :PFACC mmxreg, m64      is vexMode=0 & suffix3D=0xAE & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64   { mmxreg = PackedFloatingAccumulate(mmxreg, m64); }
3: Constructor line ia.sinc:8736(id0.1509) printpiece=[PFACC,  ,  A, ,,  ,  B]
Pattern id=1509 pattern=cmb:(ctx:SS:X[000x]:X5:7[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8781 :PFRCPIT2 mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xB6 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingReciprocalIter2(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8781(id0.1532) printpiece=[PFRCPIT2,  ,  A, ,,  ,  B]
Pattern id=1532 pattern=cmb:(ctx:SS:X[000x]:X5:B[0xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8780 :PFRCPIT2 mmxreg, m64      is vexMode=0 & suffix3D=0xB6 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingReciprocalIter2(mmxreg, m64); }
3: Constructor line ia.sinc:8780(id0.1531) printpiece=[PFRCPIT2,  ,  A, ,,  ,  B]
Pattern id=1531 pattern=cmb:(ctx:SS:X[000x]:X5:B[0xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8769 :PFRSQRT mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0x97 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingReciprocalSQRAprox(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8769(id0.1526) printpiece=[PFRSQRT,  ,  A, ,,  ,  B]
Pattern id=1526 pattern=cmb:(ctx:SS:X[000x]:X4:B[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8768 :PFRSQRT mmxreg, m64      is vexMode=0 & suffix3D=0x97 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingReciprocalSQRAprox(mmxreg, m64); }
3: Constructor line ia.sinc:8768(id0.1525) printpiece=[PFRSQRT,  ,  A, ,,  ,  B]
Pattern id=1525 pattern=cmb:(ctx:SS:X[000x]:X4:B[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8777 :PFRSQIT1 mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xA7 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedFloatingReciprocalSQRIter1(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8777(id0.1530) printpiece=[PFRSQIT1,  ,  A, ,,  ,  B]
Pattern id=1530 pattern=cmb:(ctx:SS:X[000x]:X5:3[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8776 :PFRSQIT1 mmxreg, m64      is vexMode=0 & suffix3D=0xA7 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedFloatingReciprocalSQRIter1(mmxreg, m64); }
3: Constructor line ia.sinc:8776(id0.1529) printpiece=[PFRSQIT1,  ,  A, ,,  ,  B]
Pattern id=1529 pattern=cmb:(ctx:SS:X[000x]:X5:3[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8789 :PMULHRW mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xB7 & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedAverageHighRoundedWord(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8789(id0.1536) printpiece=[PMULHRW,  ,  A, ,,  ,  B]
Pattern id=1536 pattern=cmb:(ctx:SS:X[000x]:X5:B[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8788 :PMULHRW mmxreg, m64      is vexMode=0 & suffix3D=0xB7 & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedAverageHighRoundedWord(mmxreg, m64); }
3: Constructor line ia.sinc:8788(id0.1535) printpiece=[PMULHRW,  ,  A, ,,  ,  B]
Pattern id=1535 pattern=cmb:(ctx:SS:X[000x]:X5:B[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:1634 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; mmxmod=3; Suffix3D) ... & instruction ...         [ instrPhase=1; ] { }
0: Constructor line ia.sinc:1634(id0.19) printpiece=[ B]
Pattern id=19 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:1633 :^instruction is instrPhase=0 & (byte=0x0f; byte=0x0f; XmmReg ... & m64; Suffix3D) ... & instruction ... [ instrPhase=1; ] { }
1: Constructor line ia.sinc:1633(id0.18) printpiece=[ D]
Pattern id=18 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:0F:0F:XX:XX)

Line ia.sinc:8785 :PAVGUSB mmxreg1, mmxreg2 is vexMode=0 & suffix3D=0xBF & mandover=0 & byte=0x0F; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2   { mmxreg1 = PackedAverageUnsignedBytes(mmxreg1, mmxreg2); }
2: Constructor line ia.sinc:8785(id0.1534) printpiece=[PAVGUSB,  ,  A, ,,  ,  B]
Pattern id=1534 pattern=cmb:(ctx:SS:X[000x]:X5:F[1xxx]:XX,ins:0F:0F:[11xx]X:XX)

Line ia.sinc:8784 :PAVGUSB mmxreg, m64      is vexMode=0 & suffix3D=0xBF & mandover=0 & byte=0x0F; byte=0x0F; mmxreg ... & m64    { mmxreg = PackedAverageUnsignedBytes(mmxreg, m64); }
3: Constructor line ia.sinc:8784(id0.1533) printpiece=[PAVGUSB,  ,  A, ,,  ,  B]
Pattern id=1533 pattern=cmb:(ctx:SS:X[000x]:X5:F[1xxx]:XX,ins:0F:0F:XX:XX)

Line ia.sinc:5848 :MOVSD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x10; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg2[0,64];
}
0: Constructor line ia.sinc:5848(id0.981) printpiece=[MOVSD,  ,  A, ,,  ,  B]
Pattern id=981 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:10:[11xx]X:XX)

Line ia.sinc:5842 :MOVSD        XmmReg, m64      is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x10; m64 & XmmReg ...
{
    XmmReg[0,64] = m64;
    XmmReg[64,64] = 0;
}
1: Constructor line ia.sinc:5842(id0.980) printpiece=[MOVSD,  ,  B, ,,  ,  A]
Pattern id=980 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:10:XX:XX)

Line ia.sinc:5871 :MOVSS        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x10; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[0,32];
}
2: Constructor line ia.sinc:5871(id0.985) printpiece=[MOVSS,  ,  A, ,,  ,  B]
Pattern id=985 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:10:[11xx]X:XX)

Line ia.sinc:5863 :MOVSS        XmmReg, m32      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x10; m32 & XmmReg ...
{
    XmmReg[0,32] = m32;
    XmmReg[32,32] = 0;
    XmmReg[64,32] = 0;
    XmmReg[96,32] = 0;
}
3: Constructor line ia.sinc:5863(id0.984) printpiece=[MOVSS,  ,  B, ,,  ,  A]
Pattern id=984 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:10:XX:XX)

Line ia.sinc:5893 :MOVUPD       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x10; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg2[64,64];
}
4: Constructor line ia.sinc:5893(id0.989) printpiece=[MOVUPD,  ,  A, ,,  ,  B]
Pattern id=989 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:10:[11xx]X:XX)

Line ia.sinc:5886 :MOVUPD       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x10; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = m[0,64];
    XmmReg[64,64] = m[64,64];
}
5: Constructor line ia.sinc:5886(id0.988) printpiece=[MOVUPD,  ,  B, ,,  ,  A]
Pattern id=988 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:10:XX:XX)

Line ia.sinc:5929 :MOVUPS       XmmReg1, XmmReg2 is vexMode=0 &  byte=0x0F; byte=0x10; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg2[96,32];
}
6: Constructor line ia.sinc:5929(id0.993) printpiece=[MOVUPS,  ,  A, ,,  ,  B]
Pattern id=993 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:10:[11xx]X:XX)

Line ia.sinc:5920 :MOVUPS       XmmReg, m128     is vexMode=0 &  byte=0x0F; byte=0x10; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = m[0,32];
    XmmReg[32,32] = m[32,32];
    XmmReg[64,32] = m[64,32];
    XmmReg[96,32] = m[96,32];
}
7: Constructor line ia.sinc:5920(id0.992) printpiece=[MOVUPS,  ,  B, ,,  ,  A]
Pattern id=992 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:10:XX:XX)

Line ia.sinc:5942 :MOVUPS       XmmReg2, XmmReg1 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,32] = XmmReg1[0,32];
    XmmReg2[32,32] = XmmReg1[32,32];
    XmmReg2[64,32] = XmmReg1[64,32];
    XmmReg2[96,32] = XmmReg1[96,32];
}
0: Constructor line ia.sinc:5942(id0.995) printpiece=[MOVUPS,  ,  B, ,,  ,  A]
Pattern id=995 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5937 :MOVUPS       m128, XmmReg     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x11; m128 & XmmReg ...
{
    m128 = XmmReg;
}
1: Constructor line ia.sinc:5937(id0.994) printpiece=[MOVUPS,  ,  A, ,,  ,  B]
Pattern id=994 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5904 :MOVUPD       XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,64] = XmmReg1[0,64];
    XmmReg2[64,64] = XmmReg1[64,64];
}
0: Constructor line ia.sinc:5904(id0.991) printpiece=[MOVUPD,  ,  B, ,,  ,  A]
Pattern id=991 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5899 :MOVUPD       m128, XmmReg     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; m128 & XmmReg ...
{
    m128 = XmmReg;
}
1: Constructor line ia.sinc:5899(id0.990) printpiece=[MOVUPD,  ,  A, ,,  ,  B]
Pattern id=990 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5881 :MOVSS        XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,32] = XmmReg1[0,32];
}
0: Constructor line ia.sinc:5881(id0.987) printpiece=[MOVSS,  ,  B, ,,  ,  A]
Pattern id=987 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5876 :MOVSS        m32, XmmReg      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x11; m32 & XmmReg ...
{
    m32 = XmmReg[0,32];
}
1: Constructor line ia.sinc:5876(id0.986) printpiece=[MOVSS,  ,  A, ,,  ,  B]
Pattern id=986 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5904 :MOVUPD       XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,64] = XmmReg1[0,64];
    XmmReg2[64,64] = XmmReg1[64,64];
}
2: Constructor line ia.sinc:5904(id0.991) printpiece=[MOVUPD,  ,  B, ,,  ,  A]
Pattern id=991 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5899 :MOVUPD       m128, XmmReg     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; m128 & XmmReg ...
{
    m128 = XmmReg;
}
3: Constructor line ia.sinc:5899(id0.990) printpiece=[MOVUPD,  ,  A, ,,  ,  B]
Pattern id=990 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5858 :MOVSD        XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,64] = XmmReg1[0,64];
}
0: Constructor line ia.sinc:5858(id0.983) printpiece=[MOVSD,  ,  B, ,,  ,  A]
Pattern id=983 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5853 :MOVSD        m64, XmmReg      is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x11; m64 & XmmReg ...
{
    m64 = XmmReg[0,64];
}
1: Constructor line ia.sinc:5853(id0.982) printpiece=[MOVSD,  ,  A, ,,  ,  B]
Pattern id=982 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5881 :MOVSS        XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,32] = XmmReg1[0,32];
}
2: Constructor line ia.sinc:5881(id0.987) printpiece=[MOVSS,  ,  B, ,,  ,  A]
Pattern id=987 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5876 :MOVSS        m32, XmmReg      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x11; m32 & XmmReg ...
{
    m32 = XmmReg[0,32];
}
3: Constructor line ia.sinc:5876(id0.986) printpiece=[MOVSS,  ,  A, ,,  ,  B]
Pattern id=986 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5904 :MOVUPD       XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,64] = XmmReg1[0,64];
    XmmReg2[64,64] = XmmReg1[64,64];
}
4: Constructor line ia.sinc:5904(id0.991) printpiece=[MOVUPD,  ,  B, ,,  ,  A]
Pattern id=991 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:[11xx]X:XX)

Line ia.sinc:5899 :MOVUPD       m128, XmmReg     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x11; m128 & XmmReg ...
{
    m128 = XmmReg;
}
5: Constructor line ia.sinc:5899(id0.990) printpiece=[MOVUPD,  ,  A, ,,  ,  B]
Pattern id=990 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:11:XX:XX)

Line ia.sinc:5777 :MOVHLPS      XmmReg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x12; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,64] = XmmReg2[64,64]; }
0: Constructor line ia.sinc:5777(id0.955) printpiece=[MOVHLPS,  ,  A, ,,  ,  B]
Pattern id=955 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:12:[11xx]X:XX)

Line ia.sinc:5793 :MOVLPS       XmmReg, m64         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x12; XmmReg ... & m64 { XmmReg[0,64] = m64; }
1: Constructor line ia.sinc:5793(id0.963) printpiece=[MOVLPS,  ,  A, ,,  ,  B]
Pattern id=963 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5789 :MOVLPD       XmmReg, m64         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x12; XmmReg ... & m64 { XmmReg[0,64] = m64; }
0: Constructor line ia.sinc:5789(id0.961) printpiece=[MOVLPD,  ,  A, ,,  ,  B]
Pattern id=961 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5754 :MOVSLDUP     XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x12; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg2[0,32];
    XmmReg1[64,32] = XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg2[64,32];
}
0: Constructor line ia.sinc:5754(id0.945) printpiece=[MOVSLDUP,  ,  A, ,,  ,  B]
Pattern id=945 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:12:[11xx]X:XX)

Line ia.sinc:5745 :MOVSLDUP     XmmReg, m128        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x12; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = m[0,32];
    XmmReg[32,32] = m[0,32];
    XmmReg[64,32] = m[64,32];
    XmmReg[96,32] = m[64,32];
}
1: Constructor line ia.sinc:5745(id0.944) printpiece=[MOVSLDUP,  ,  B, ,,  ,  A]
Pattern id=944 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5789 :MOVLPD       XmmReg, m64         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x12; XmmReg ... & m64 { XmmReg[0,64] = m64; }
2: Constructor line ia.sinc:5789(id0.961) printpiece=[MOVLPD,  ,  A, ,,  ,  B]
Pattern id=961 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5722 :MOVDDUP      XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x12; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg2[0,64];
}
0: Constructor line ia.sinc:5722(id0.941) printpiece=[MOVDDUP,  ,  A, ,,  ,  B]
Pattern id=941 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:12:[11xx]X:XX)

Line ia.sinc:5716 :MOVDDUP      XmmReg, m64         is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x12; m64 & XmmReg ...
{
    XmmReg[0,64] = m64;
    XmmReg[64,64] = m64;
}
1: Constructor line ia.sinc:5716(id0.940) printpiece=[MOVDDUP,  ,  B, ,,  ,  A]
Pattern id=940 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5754 :MOVSLDUP     XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x12; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg2[0,32];
    XmmReg1[64,32] = XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg2[64,32];
}
2: Constructor line ia.sinc:5754(id0.945) printpiece=[MOVSLDUP,  ,  A, ,,  ,  B]
Pattern id=945 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:12:[11xx]X:XX)

Line ia.sinc:5745 :MOVSLDUP     XmmReg, m128        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x12; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = m[0,32];
    XmmReg[32,32] = m[0,32];
    XmmReg[64,32] = m[64,32];
    XmmReg[96,32] = m[64,32];
}
3: Constructor line ia.sinc:5745(id0.944) printpiece=[MOVSLDUP,  ,  B, ,,  ,  A]
Pattern id=944 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5789 :MOVLPD       XmmReg, m64         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x12; XmmReg ... & m64 { XmmReg[0,64] = m64; }
4: Constructor line ia.sinc:5789(id0.961) printpiece=[MOVLPD,  ,  A, ,,  ,  B]
Pattern id=961 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:12:XX:XX)

Line ia.sinc:5795 :MOVLPS       m64, XmmReg         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x13; XmmReg ... & m64 { m64 = XmmReg[0,64]; }
0: Constructor line ia.sinc:5795(id0.964) printpiece=[MOVLPS,  ,  B, ,,  ,  A]
Pattern id=964 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:13:XX:XX)

Line ia.sinc:5791 :MOVLPD       m64, XmmReg         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x13; XmmReg ... & m64 { m64 = XmmReg[0,64]; }
0: Constructor line ia.sinc:5791(id0.962) printpiece=[MOVLPD,  ,  B, ,,  ,  A]
Pattern id=962 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:13:XX:XX)

Line ia.sinc:8222 :UNPCKLPS        XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x14; xmmmod=3 & XmmReg1 & XmmReg2
{
#   XmmReg1[0,32] = XmmReg1[0,32]; superfluous
    XmmReg1[64,32] = XmmReg1[32,32];
    XmmReg1[96,32] = XmmReg2[32,32];
    XmmReg1[32,32] = XmmReg2[0,32]; # XmmReg1 and XmmReg2 could be the same register, preserve Db till last
}
0: Constructor line ia.sinc:8222(id0.1371) printpiece=[UNPCKLPS,  ,  A, ,,  ,  B]
Pattern id=1371 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:14:[11xx]X:XX)

Line ia.sinc:8213 :UNPCKLPS        XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x14; m128 & XmmReg ...
{
    local m:16 = m128;
#   XmmReg[0,32] = XmmReg[0,32]; superfluous
    XmmReg[64,32] = XmmReg[32,32];
    XmmReg[32,32] = m[0,32];
    XmmReg[96,32] = m[32,32];
}
1: Constructor line ia.sinc:8213(id0.1370) printpiece=[UNPCKLPS,  ,  B, ,,  ,  A]
Pattern id=1370 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:14:XX:XX)

Line ia.sinc:8207 :UNPCKLPD        XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x14; xmmmod=3 & XmmReg1 & XmmReg2
{
#   XmmReg1[0,64] = XmmReg1[0,64]; superfluous
    XmmReg1[64,64] = XmmReg2[0,64];
}
0: Constructor line ia.sinc:8207(id0.1369) printpiece=[UNPCKLPD,  ,  A, ,,  ,  B]
Pattern id=1369 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:14:[11xx]X:XX)

Line ia.sinc:8201 :UNPCKLPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x14; m128 & XmmReg ...
{
#   XmmReg[0,64] = XmmReg[0,64]; superfluous
    XmmReg[64,64] = m128[0,64];
}
1: Constructor line ia.sinc:8201(id0.1368) printpiece=[UNPCKLPD,  ,  B, ,,  ,  A]
Pattern id=1368 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:14:XX:XX)

Line ia.sinc:8193 :UNPCKHPS        XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x15; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[64,32];
    XmmReg1[32,32] = XmmReg2[64,32];
    XmmReg1[64,32] = XmmReg1[96,32];  # XmmReg1 and XmmReg2 could be the same register, preserve XmmReg1[64,32] till later
    XmmReg1[96,32] = XmmReg2[96,32];
}
0: Constructor line ia.sinc:8193(id0.1367) printpiece=[UNPCKHPS,  ,  A, ,,  ,  B]
Pattern id=1367 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:15:[11xx]X:XX)

Line ia.sinc:8184 :UNPCKHPS        XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x15; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[64,32];
    XmmReg[64,32] = XmmReg[96,32];
    XmmReg[32,32] = m[64,32];
    XmmReg[96,32] = m[96,32];
}
1: Constructor line ia.sinc:8184(id0.1366) printpiece=[UNPCKHPS,  ,  B, ,,  ,  A]
Pattern id=1366 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:15:XX:XX)

Line ia.sinc:8178 :UNPCKHPD        XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x15; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[64,64];
    XmmReg1[64,64] = XmmReg2[64,64];
}
0: Constructor line ia.sinc:8178(id0.1365) printpiece=[UNPCKHPD,  ,  A, ,,  ,  B]
Pattern id=1365 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:15:[11xx]X:XX)

Line ia.sinc:8172 :UNPCKHPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x15; m128 & XmmReg ...
{
    XmmReg[0,64] = XmmReg[64,64];
    XmmReg[64,64] = m128[64,64];
}
1: Constructor line ia.sinc:8172(id0.1364) printpiece=[UNPCKHPD,  ,  B, ,,  ,  A]
Pattern id=1364 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:15:XX:XX)

Line ia.sinc:5787 :MOVLHPS      XmmReg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x16; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[64,64] = XmmReg2[0,64]; }
0: Constructor line ia.sinc:5787(id0.960) printpiece=[MOVLHPS,  ,  A, ,,  ,  B]
Pattern id=960 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:16:[11xx]X:XX)

Line ia.sinc:5783 :MOVHPS       XmmReg, m64         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x16; XmmReg ... & m64 { XmmReg[64,64] = m64; }
1: Constructor line ia.sinc:5783(id0.958) printpiece=[MOVHPS,  ,  A, ,,  ,  B]
Pattern id=958 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:16:XX:XX)

Line ia.sinc:5779 :MOVHPD       XmmReg, m64         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x16; XmmReg ... & m64 { XmmReg[64,64] = m64; }
0: Constructor line ia.sinc:5779(id0.956) printpiece=[MOVHPD,  ,  A, ,,  ,  B]
Pattern id=956 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:16:XX:XX)

Line ia.sinc:5737 :MOVSHDUP     XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x16; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[32,32];
    XmmReg1[32,32] = XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg2[96,32];
    XmmReg1[96,32] = XmmReg2[96,32];
}
0: Constructor line ia.sinc:5737(id0.943) printpiece=[MOVSHDUP,  ,  A, ,,  ,  B]
Pattern id=943 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:16:[11xx]X:XX)

Line ia.sinc:5728 :MOVSHDUP     XmmReg, m128        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x16; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = m[32,32];
    XmmReg[32,32] = m[32,32];
    XmmReg[64,32] = m[96,32];
    XmmReg[96,32] = m[96,32];
}
1: Constructor line ia.sinc:5728(id0.942) printpiece=[MOVSHDUP,  ,  B, ,,  ,  A]
Pattern id=942 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:16:XX:XX)

Line ia.sinc:5779 :MOVHPD       XmmReg, m64         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x16; XmmReg ... & m64 { XmmReg[64,64] = m64; }
2: Constructor line ia.sinc:5779(id0.956) printpiece=[MOVHPD,  ,  A, ,,  ,  B]
Pattern id=956 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:16:XX:XX)

Line ia.sinc:5785 :MOVHPS       m64, XmmReg         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x17; XmmReg ... & m64 { m64 = XmmReg[64,64]; }
0: Constructor line ia.sinc:5785(id0.959) printpiece=[MOVHPS,  ,  B, ,,  ,  A]
Pattern id=959 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:17:XX:XX)

Line ia.sinc:5781 :MOVHPD       m64, XmmReg         is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x17; XmmReg ... & m64 { m64 = XmmReg[64,64]; }
0: Constructor line ia.sinc:5781(id0.957) printpiece=[MOVHPD,  ,  B, ,,  ,  A]
Pattern id=957 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:17:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:0[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:0[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:0[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:0[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:1[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:1[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:1[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:1[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:4[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:4[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:4[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:4[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:5[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:5[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:5[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:5[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:8[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3327 :PREFETCHNTA m8 is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=0 ) ... & m8 { }
1: Constructor line ia.sinc:3327(id0.398) printpiece=[PREFETCHNTA,  ,  A]
Pattern id=398 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:8[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:8[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3324 :PREFETCHT0 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=1 ) ... & m8 { }
1: Constructor line ia.sinc:3324(id0.395) printpiece=[PREFETCHT0,  ,  A]
Pattern id=395 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:8[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:9[0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3325 :PREFETCHT1 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=2 ) ... & m8 { }
1: Constructor line ia.sinc:3325(id0.396) printpiece=[PREFETCHT1,  ,  A]
Pattern id=396 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:9[0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:9[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3326 :PREFETCHT2 m8  is vexMode=0 & byte=0x0f; byte=0x18; ( mod != 0b11 & reg_opcode=3 ) ... & m8 { }
1: Constructor line ia.sinc:3326(id0.397) printpiece=[PREFETCHT2,  ,  A]
Pattern id=397 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:18:9[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3214 :NOP^"/reserved" rm16 is vexMode=0 & mandover & opsize=0 & byte=0x0f; byte=0x18; rm16 & reg_opcode_hb=1 ...    { }
0: Constructor line ia.sinc:3214(id0.333) printpiece=[NOP/reserved,  ,  B]
Pattern id=333 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:18:[xx1x]X:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
1: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3215 :NOP^"/reserved" rm32 is vexMode=0 & mandover & opsize=1 & byte=0x0f; byte=0x18; rm32 & reg_opcode_hb=1 ...    { }
0: Constructor line ia.sinc:3215(id0.334) printpiece=[NOP/reserved,  ,  B]
Pattern id=334 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:18:[xx1x]X:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
1: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line mpx.sinc:141 :BNDCL bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_lb & Rmr32 {
#   if (reg < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:141(id0.2100) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2100 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:149 :BNDCL bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_lb) ... & Mem {
#   if (LEA(mem) < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:149(id0.2101) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2101 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:157 :BNDCU bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
2: Constructor line mpx.sinc:157(id0.2102) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2102 pattern=cmb:(ctx:X[xx00]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:165 :BNDCU bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
3: Constructor line mpx.sinc:165(id0.2103) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2103 pattern=cmb:(ctx:X[xx00]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:214 :BNDMOV bnd1, bnd2      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd2 {
	bnd1 = bnd2;
}
4: Constructor line mpx.sinc:214(id0.2109) printpiece=[BNDMOV,  ,  A, ,,  ,  B]
Pattern id=2109 pattern=cmb:(ctx:X[xx00]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:207 :BNDMOV bnd1, m64      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	tmp:8 = m64;
	bnd1_lb = zext(tmp:4);
    tmp2:4 = tmp(4);
    bnd1_ub = zext(tmp2);
}
5: Constructor line mpx.sinc:207(id0.2108) printpiece=[BNDMOV,  ,  A, ,,  ,  D]
Pattern id=2108 pattern=cmb:(ctx:X[xx00]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:190 :BNDLDX bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndldx_status( Mem, BNDCFGS, BNDCFGU );
#	bnd1      = bndldx( Mem, BNDCFGS, BNDCFGU );
	
# core implementation
   tmp:8 = *:8 Mem;
   bnd1_lb = zext(tmp:4);
   tmp2:4 = tmp(4);
   bnd1_ub = zext(tmp2);
}
6: Constructor line mpx.sinc:190(id0.2106) printpiece=[BNDLDX,  ,  A, ,,  ,  D]
Pattern id=2106 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
7: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line mpx.sinc:141 :BNDCL bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_lb & Rmr32 {
#   if (reg < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:141(id0.2100) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2100 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:149 :BNDCL bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_lb) ... & Mem {
#   if (LEA(mem) < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:149(id0.2101) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2101 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:157 :BNDCU bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
2: Constructor line mpx.sinc:157(id0.2102) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2102 pattern=cmb:(ctx:X[xx01]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:165 :BNDCU bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
3: Constructor line mpx.sinc:165(id0.2103) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2103 pattern=cmb:(ctx:X[xx01]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:214 :BNDMOV bnd1, bnd2      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd2 {
	bnd1 = bnd2;
}
4: Constructor line mpx.sinc:214(id0.2109) printpiece=[BNDMOV,  ,  A, ,,  ,  B]
Pattern id=2109 pattern=cmb:(ctx:X[xx01]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:207 :BNDMOV bnd1, m64      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	tmp:8 = m64;
	bnd1_lb = zext(tmp:4);
    tmp2:4 = tmp(4);
    bnd1_ub = zext(tmp2);
}
5: Constructor line mpx.sinc:207(id0.2108) printpiece=[BNDMOV,  ,  A, ,,  ,  D]
Pattern id=2108 pattern=cmb:(ctx:X[xx01]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:190 :BNDLDX bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndldx_status( Mem, BNDCFGS, BNDCFGU );
#	bnd1      = bndldx( Mem, BNDCFGS, BNDCFGU );
	
# core implementation
   tmp:8 = *:8 Mem;
   bnd1_lb = zext(tmp:4);
   tmp2:4 = tmp(4);
   bnd1_ub = zext(tmp2);
}
6: Constructor line mpx.sinc:190(id0.2106) printpiece=[BNDLDX,  ,  A, ,,  ,  D]
Pattern id=2106 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
7: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line mpx.sinc:141 :BNDCL bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_lb & Rmr32 {
#   if (reg < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:141(id0.2100) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2100 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:149 :BNDCL bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_lb) ... & Mem {
#   if (LEA(mem) < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:149(id0.2101) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2101 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:157 :BNDCU bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
2: Constructor line mpx.sinc:157(id0.2102) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2102 pattern=cmb:(ctx:X[xx10]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:165 :BNDCU bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
3: Constructor line mpx.sinc:165(id0.2103) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2103 pattern=cmb:(ctx:X[xx10]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:214 :BNDMOV bnd1, bnd2      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd2 {
	bnd1 = bnd2;
}
4: Constructor line mpx.sinc:214(id0.2109) printpiece=[BNDMOV,  ,  A, ,,  ,  B]
Pattern id=2109 pattern=cmb:(ctx:X[xx10]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:207 :BNDMOV bnd1, m64      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	tmp:8 = m64;
	bnd1_lb = zext(tmp:4);
    tmp2:4 = tmp(4);
    bnd1_ub = zext(tmp2);
}
5: Constructor line mpx.sinc:207(id0.2108) printpiece=[BNDMOV,  ,  A, ,,  ,  D]
Pattern id=2108 pattern=cmb:(ctx:X[xx10]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:190 :BNDLDX bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndldx_status( Mem, BNDCFGS, BNDCFGU );
#	bnd1      = bndldx( Mem, BNDCFGS, BNDCFGU );
	
# core implementation
   tmp:8 = *:8 Mem;
   bnd1_lb = zext(tmp:4);
   tmp2:4 = tmp(4);
   bnd1_ub = zext(tmp2);
}
6: Constructor line mpx.sinc:190(id0.2106) printpiece=[BNDLDX,  ,  A, ,,  ,  D]
Pattern id=2106 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:141 :BNDCL bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_lb & Rmr32 {
#   if (reg < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:141(id0.2100) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2100 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:149 :BNDCL bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_lb) ... & Mem {
#   if (LEA(mem) < BND.LB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) < bnd1_lb) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:149(id0.2101) printpiece=[BNDCL,  ,  A, ,,  ,  C]
Pattern id=2101 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:157 :BNDCU bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
2: Constructor line mpx.sinc:157(id0.2102) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2102 pattern=cmb:(ctx:X[xx11]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:165 :BNDCU bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1A; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > ~(BND.UB)) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > ~bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
3: Constructor line mpx.sinc:165(id0.2103) printpiece=[BNDCU,  ,  A, ,,  ,  C]
Pattern id=2103 pattern=cmb:(ctx:X[xx11]:X[1xxx]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:214 :BNDMOV bnd1, bnd2      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; mod=3 & bnd1 & bnd2 {
	bnd1 = bnd2;
}
4: Constructor line mpx.sinc:214(id0.2109) printpiece=[BNDMOV,  ,  A, ,,  ,  B]
Pattern id=2109 pattern=cmb:(ctx:X[xx11]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:[11xx]X:XX)

Line mpx.sinc:207 :BNDMOV bnd1, m64      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	tmp:8 = m64;
	bnd1_lb = zext(tmp:4);
    tmp2:4 = tmp(4);
    bnd1_ub = zext(tmp2);
}
5: Constructor line mpx.sinc:207(id0.2108) printpiece=[BNDMOV,  ,  A, ,,  ,  D]
Pattern id=2108 pattern=cmb:(ctx:X[xx11]:X[xx1x]:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:190 :BNDLDX bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1A; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndldx_status( Mem, BNDCFGS, BNDCFGU );
#	bnd1      = bndldx( Mem, BNDCFGS, BNDCFGU );
	
# core implementation
   tmp:8 = *:8 Mem;
   bnd1_lb = zext(tmp:4);
   tmp2:4 = tmp(4);
   bnd1_ub = zext(tmp2);
}
6: Constructor line mpx.sinc:190(id0.2106) printpiece=[BNDLDX,  ,  A, ,,  ,  D]
Pattern id=2106 pattern=cmb:(ctx:X[xx11]:XX:X[0xxx]:XX,ins:0F:1A:XX:XX)

Line mpx.sinc:173 :BNDCN bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:173(id0.2104) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2104 pattern=cmb:(ctx:X[xx00]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:181 :BNDCN bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:181(id0.2105) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2105 pattern=cmb:(ctx:X[xx00]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:201 :BNDMK bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & ( bndmk_addr32 & Mem ) {
#   BND.LB and BND.UB set from m32
	bnd1_lb = zext(bndmk_addr32);
	bnd1_ub = zext(Mem);
}
2: Constructor line mpx.sinc:201(id0.2107) printpiece=[BNDMK,  ,  A, ,,  ,  E]
Pattern id=2107 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:222 :BNDMOV bnd2, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd2 {
	bnd2 = bnd1;
}
3: Constructor line mpx.sinc:222(id0.2111) printpiece=[BNDMOV,  ,  B, ,,  ,  A]
Pattern id=2111 pattern=cmb:(ctx:X[xx00]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:218 :BNDMOV m64, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	m64 = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
4: Constructor line mpx.sinc:218(id0.2110) printpiece=[BNDMOV,  ,  D, ,,  ,  A]
Pattern id=2110 pattern=cmb:(ctx:X[xx00]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:227 :BNDSTX Mem, bnd1      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndstx_status( bnd1, BNDCFGS, BNDCFGU );
#	Mem       = bndstx( bnd1, BNDCFGS, BNDCFGU );

# core implementation
   *:8 Mem = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
5: Constructor line mpx.sinc:227(id0.2112) printpiece=[BNDSTX,  ,  D, ,,  ,  A]
Pattern id=2112 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
6: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line mpx.sinc:173 :BNDCN bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:173(id0.2104) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2104 pattern=cmb:(ctx:X[xx01]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:181 :BNDCN bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:181(id0.2105) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2105 pattern=cmb:(ctx:X[xx01]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:201 :BNDMK bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & ( bndmk_addr32 & Mem ) {
#   BND.LB and BND.UB set from m32
	bnd1_lb = zext(bndmk_addr32);
	bnd1_ub = zext(Mem);
}
2: Constructor line mpx.sinc:201(id0.2107) printpiece=[BNDMK,  ,  A, ,,  ,  E]
Pattern id=2107 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:222 :BNDMOV bnd2, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd2 {
	bnd2 = bnd1;
}
3: Constructor line mpx.sinc:222(id0.2111) printpiece=[BNDMOV,  ,  B, ,,  ,  A]
Pattern id=2111 pattern=cmb:(ctx:X[xx01]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:218 :BNDMOV m64, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	m64 = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
4: Constructor line mpx.sinc:218(id0.2110) printpiece=[BNDMOV,  ,  D, ,,  ,  A]
Pattern id=2110 pattern=cmb:(ctx:X[xx01]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:227 :BNDSTX Mem, bnd1      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndstx_status( bnd1, BNDCFGS, BNDCFGU );
#	Mem       = bndstx( bnd1, BNDCFGS, BNDCFGU );

# core implementation
   *:8 Mem = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
5: Constructor line mpx.sinc:227(id0.2112) printpiece=[BNDSTX,  ,  D, ,,  ,  A]
Pattern id=2112 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
6: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line mpx.sinc:173 :BNDCN bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:173(id0.2104) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2104 pattern=cmb:(ctx:X[xx10]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:181 :BNDCN bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:181(id0.2105) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2105 pattern=cmb:(ctx:X[xx10]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:201 :BNDMK bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & ( bndmk_addr32 & Mem ) {
#   BND.LB and BND.UB set from m32
	bnd1_lb = zext(bndmk_addr32);
	bnd1_ub = zext(Mem);
}
2: Constructor line mpx.sinc:201(id0.2107) printpiece=[BNDMK,  ,  A, ,,  ,  E]
Pattern id=2107 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:222 :BNDMOV bnd2, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd2 {
	bnd2 = bnd1;
}
3: Constructor line mpx.sinc:222(id0.2111) printpiece=[BNDMOV,  ,  B, ,,  ,  A]
Pattern id=2111 pattern=cmb:(ctx:X[xx10]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:218 :BNDMOV m64, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	m64 = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
4: Constructor line mpx.sinc:218(id0.2110) printpiece=[BNDMOV,  ,  D, ,,  ,  A]
Pattern id=2110 pattern=cmb:(ctx:X[xx10]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:227 :BNDSTX Mem, bnd1      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndstx_status( bnd1, BNDCFGS, BNDCFGU );
#	Mem       = bndstx( bnd1, BNDCFGS, BNDCFGU );

# core implementation
   *:8 Mem = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
5: Constructor line mpx.sinc:227(id0.2112) printpiece=[BNDSTX,  ,  D, ,,  ,  A]
Pattern id=2112 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:173 :BNDCN bnd1, Rmr32      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd1_ub & Rmr32 {
#   if (reg > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Rmr32) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
0: Constructor line mpx.sinc:173(id0.2104) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2104 pattern=cmb:(ctx:X[xx11]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:181 :BNDCN bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x1B; (bnd1 & bnd1_ub) ... & Mem {
#   if (LEA(mem) > BND.UB) then BNDSTATUS = 01H; AND BOUND EXCEPTION
   if !(zext(Mem) > bnd1_ub) goto <done>;
      BNDSTATUS = 0x01;
      br_exception();
 <done>
}
1: Constructor line mpx.sinc:181(id0.2105) printpiece=[BNDCN,  ,  A, ,,  ,  C]
Pattern id=2105 pattern=cmb:(ctx:X[xx11]:X[1xxx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:201 :BNDMK bnd1, Mem      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & ( bndmk_addr32 & Mem ) {
#   BND.LB and BND.UB set from m32
	bnd1_lb = zext(bndmk_addr32);
	bnd1_ub = zext(Mem);
}
2: Constructor line mpx.sinc:201(id0.2107) printpiece=[BNDMK,  ,  A, ,,  ,  E]
Pattern id=2107 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:222 :BNDMOV bnd2, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; mod=3 & bnd1 & bnd2 {
	bnd2 = bnd1;
}
3: Constructor line mpx.sinc:222(id0.2111) printpiece=[BNDMOV,  ,  B, ,,  ,  A]
Pattern id=2111 pattern=cmb:(ctx:X[xx11]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:[11xx]X:XX)

Line mpx.sinc:218 :BNDMOV m64, bnd1      is $(LONGMODE_OFF) & vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & m64 {
	m64 = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
4: Constructor line mpx.sinc:218(id0.2110) printpiece=[BNDMOV,  ,  D, ,,  ,  A]
Pattern id=2110 pattern=cmb:(ctx:X[xx11]:X[xx1x]:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line mpx.sinc:227 :BNDSTX Mem, bnd1      is $(LONGMODE_OFF) & vexMode=0 & byte=0x0F; byte=0x1B; ( bnd1 & bnd1_lb & bnd1_ub ) ... & Mem {
#	BNDSTATUS = bndstx_status( bnd1, BNDCFGS, BNDCFGU );
#	Mem       = bndstx( bnd1, BNDCFGS, BNDCFGU );

# core implementation
   *:8 Mem = (zext(bnd1_ub:4) << 32) | zext(bnd1_lb:4);
}
5: Constructor line mpx.sinc:227(id0.2112) printpiece=[BNDSTX,  ,  D, ,,  ,  A]
Pattern id=2112 pattern=cmb:(ctx:X[xx11]:XX:X[0xxx]:XX,ins:0F:1B:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
0: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
0: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line cet.sinc:24 :RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
    r32 = SSP:4;
}
0: Constructor line cet.sinc:24(id0.2139) printpiece=[RDSSPD,  ,  A]
Pattern id=2139 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:C[1xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
1: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line cet.sinc:79 :ENDBR32  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; byte=0xfb {}
0: Constructor line cet.sinc:79(id0.2146) printpiece=[ENDBR32]
Pattern id=2146 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:FB:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
1: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line cet.sinc:24 :RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
    r32 = SSP:4;
}
0: Constructor line cet.sinc:24(id0.2139) printpiece=[RDSSPD,  ,  A]
Pattern id=2139 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:C[1xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
1: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line cet.sinc:79 :ENDBR32  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; byte=0xfb {}
0: Constructor line cet.sinc:79(id0.2146) printpiece=[ENDBR32]
Pattern id=2146 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:FB:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
1: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line cet.sinc:24 :RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
    r32 = SSP:4;
}
0: Constructor line cet.sinc:24(id0.2139) printpiece=[RDSSPD,  ,  A]
Pattern id=2139 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:C[1xxx]:XX)

Line cet.sinc:79 :ENDBR32  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; byte=0xfb {}
0: Constructor line cet.sinc:79(id0.2146) printpiece=[ENDBR32]
Pattern id=2146 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:FB:XX)

Line cet.sinc:24 :RDSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; mod=3 & reg_opcode=1 & r32 {
    r32 = SSP:4;
}
0: Constructor line cet.sinc:24(id0.2139) printpiece=[RDSSPD,  ,  A]
Pattern id=2139 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:C[1xxx]:XX)

Line cet.sinc:79 :ENDBR32  is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0x1e; byte=0xfb {}
0: Constructor line cet.sinc:79(id0.2146) printpiece=[ENDBR32]
Pattern id=2146 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:1E:FB:XX)

Line ia.sinc:3216 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; byte=0x1f; rm16 & reg_opcode=0 ... { }
0: Constructor line ia.sinc:3216(id0.335) printpiece=[NOP,  ,  B]
Pattern id=335 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1F:[xx00][0xxx]:XX)

Line ia.sinc:3212 :NOP rm16       is vexMode=0 & mandover & opsize=0 & byte=0x0f; high5=3; rm16  ...    { }
1: Constructor line ia.sinc:3212(id0.331) printpiece=[NOP,  ,  B]
Pattern id=331 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line ia.sinc:3217 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; byte=0x1f; rm32 & reg_opcode=0 ... { }
0: Constructor line ia.sinc:3217(id0.336) printpiece=[NOP,  ,  B]
Pattern id=336 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1F:[xx00][0xxx]:XX)

Line ia.sinc:3213 :NOP rm32       is vexMode=0 & mandover & opsize=1 & byte=0x0f; high5=3; rm32  ...    { }
1: Constructor line ia.sinc:3213(id0.332) printpiece=[NOP,  ,  B]
Pattern id=332 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:1[1xxx]:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3104 :MOV Rmr32, creg_x      is vexMode=0 &           rexRprefix=1 & byte=0xf; byte=0x20; Rmr32 & creg_x     { Rmr32 = creg_x:4; }
0: Constructor line ia.sinc:3104(id0.300) printpiece=[MOV,  ,  A, ,,  ,  B]
Pattern id=300 pattern=cmb:(ctx:SS:SS:[1xxx][0xxx]:XX:XX:XX,ins:0F:20:XX:XX)

Line ia.sinc:3097 :MOV Rmr32, creg        is vexMode=0 &           byte=0xf; byte=0x20; Rmr32 & creg      {
@ifdef IA64
    Rmr32 = creg:4;
@else
    Rmr32 = creg;
@endif
}
1: Constructor line ia.sinc:3097(id0.299) printpiece=[MOV,  ,  A, ,,  ,  B]
Pattern id=299 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:20:XX:XX)

Line ia.sinc:3116 :MOV Rmr32, debugreg_x  is vexMode=0 &           rexRprefix=1 & byte=0xf; byte=0x21; Rmr32 & debugreg_x     { Rmr32 = debugreg_x:4; }
0: Constructor line ia.sinc:3116(id0.302) printpiece=[MOV,  ,  A, ,,  ,  B]
Pattern id=302 pattern=cmb:(ctx:SS:SS:[1xxx][0xxx]:XX:XX:XX,ins:0F:21:XX:XX)

Line ia.sinc:3109 :MOV Rmr32, debugreg    is vexMode=0 &           byte=0xf; byte=0x21; Rmr32 & debugreg      {
@ifdef IA64
    Rmr32 = debugreg:4;
@else
    Rmr32 = debugreg;
@endif
}
1: Constructor line ia.sinc:3109(id0.301) printpiece=[MOV,  ,  A, ,,  ,  B]
Pattern id=301 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:21:XX:XX)

Line ia.sinc:3085 :MOV creg, Rmr32        is vexMode=0 &           byte=0xf; byte=0x22; Rmr32 & creg      {
@ifdef IA64
    creg=zext(Rmr32);
@else
    creg=Rmr32;
@endif
}
0: Constructor line ia.sinc:3085(id0.298) printpiece=[MOV,  ,  B, ,,  ,  A]
Pattern id=298 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:22:XX:XX)

Line ia.sinc:3121 :MOV debugreg, Rmr32    is vexMode=0 &           byte=0xf; byte=0x23; Rmr32 & debugreg      {
@ifdef IA64
    debugreg = zext(Rmr32);
@else
    debugreg = Rmr32;
@endif
}
0: Constructor line ia.sinc:3121(id0.303) printpiece=[MOV,  ,  B, ,,  ,  A]
Pattern id=303 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:23:XX:XX)

Line ia.sinc:5684 :MOVAPS       XmmReg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x28; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg2[96,32];
}
0: Constructor line ia.sinc:5684(id0.933) printpiece=[MOVAPS,  ,  A, ,,  ,  B]
Pattern id=933 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:28:[11xx]X:XX)

Line ia.sinc:5675 :MOVAPS       XmmReg, m128        is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x28; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = m[0,32];
    XmmReg[32,32] = m[32,32];
    XmmReg[64,32] = m[64,32];
    XmmReg[96,32] = m[96,32];
}
1: Constructor line ia.sinc:5675(id0.932) printpiece=[MOVAPS,  ,  B, ,,  ,  A]
Pattern id=932 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:28:XX:XX)

Line ia.sinc:5658 :MOVAPD       XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x28; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg2[64,64];
}
0: Constructor line ia.sinc:5658(id0.929) printpiece=[MOVAPD,  ,  A, ,,  ,  B]
Pattern id=929 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:28:[11xx]X:XX)

Line ia.sinc:5651 :MOVAPD       XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x28; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = m[0,64];
    XmmReg[64,64] = m[64,64];
}
1: Constructor line ia.sinc:5651(id0.928) printpiece=[MOVAPD,  ,  B, ,,  ,  A]
Pattern id=928 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:28:XX:XX)

Line ia.sinc:5697 :MOVAPS       XmmReg2, XmmReg1    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x29; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,32] = XmmReg1[0,32];
    XmmReg2[32,32] = XmmReg1[32,32];
    XmmReg2[64,32] = XmmReg1[64,32];
    XmmReg2[96,32] = XmmReg1[96,32];
}
0: Constructor line ia.sinc:5697(id0.935) printpiece=[MOVAPS,  ,  B, ,,  ,  A]
Pattern id=935 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:29:[11xx]X:XX)

Line ia.sinc:5692 :MOVAPS       m128, XmmReg        is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x29; m128 & XmmReg ...
{
    m128 = XmmReg;
}
1: Constructor line ia.sinc:5692(id0.934) printpiece=[MOVAPS,  ,  A, ,,  ,  B]
Pattern id=934 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:29:XX:XX)

Line ia.sinc:5669 :MOVAPD       XmmReg2, XmmReg1    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x29; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg2[0,64] = XmmReg1[0,64];
    XmmReg2[64,64] = XmmReg1[64,64];
}
0: Constructor line ia.sinc:5669(id0.931) printpiece=[MOVAPD,  ,  B, ,,  ,  A]
Pattern id=931 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:29:[11xx]X:XX)

Line ia.sinc:5664 :MOVAPD       m128, XmmReg        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x29; m128 & XmmReg ...
{
    m128 = XmmReg;
}
1: Constructor line ia.sinc:5664(id0.930) printpiece=[MOVAPD,  ,  A, ,,  ,  B]
Pattern id=930 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:29:XX:XX)

Line ia.sinc:5236 :CVTPI2PS     XmmReg1, mmxreg2  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2A; xmmmod=3 & XmmReg1 & mmxreg2
{
  XmmReg1[0,32] = int2float(mmxreg2[0,32]);
  XmmReg1[32,32] = int2float(mmxreg2[32,32]);
}
0: Constructor line ia.sinc:5236(id0.864) printpiece=[CVTPI2PS,  ,  A, ,,  ,  B]
Pattern id=864 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2A:[11xx]X:XX)

Line ia.sinc:5229 :CVTPI2PS     XmmReg, m64       is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2A; m64 & XmmReg ...
{
  local m:8 = m64;
  XmmReg[0,32] = int2float(m[0,32]);
  XmmReg[32,32] = int2float(m[32,32]);
}
1: Constructor line ia.sinc:5229(id0.863) printpiece=[CVTPI2PS,  ,  B, ,,  ,  A]
Pattern id=863 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5331 :CVTSI2SS     XmmReg, rm32    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x2A; rm32 & XmmReg ...
{
  XmmReg[0,32] = int2float(rm32);
}
0: Constructor line ia.sinc:5331(id0.876) printpiece=[CVTSI2SS,  ,  B, ,,  ,  A]
Pattern id=876 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5319 :CVTSI2SD     XmmReg, rm32    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x2A; rm32 & XmmReg ...
{
  XmmReg[0,64] = int2float(rm32);
}
0: Constructor line ia.sinc:5319(id0.875) printpiece=[CVTSI2SD,  ,  B, ,,  ,  A]
Pattern id=875 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5331 :CVTSI2SS     XmmReg, rm32    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x2A; rm32 & XmmReg ...
{
  XmmReg[0,32] = int2float(rm32);
}
1: Constructor line ia.sinc:5331(id0.876) printpiece=[CVTSI2SS,  ,  B, ,,  ,  A]
Pattern id=876 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5223 :CVTPI2PD     XmmReg1, mmxreg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2A; xmmmod=3 & XmmReg1 & mmxreg2
{
  XmmReg1[0,64] = int2float(mmxreg2[0,32]);
  XmmReg1[64,64] = int2float(mmxreg2[32,32]);
}
0: Constructor line ia.sinc:5223(id0.862) printpiece=[CVTPI2PD,  ,  A, ,,  ,  B]
Pattern id=862 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2A:[11xx]X:XX)

Line ia.sinc:5216 :CVTPI2PD     XmmReg, m64       is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2A; m64 & XmmReg ...
{
  local m:8 = m64;
  XmmReg[0,64] =  int2float(m[0,32]);
  XmmReg[64,64] =  int2float(m[32,32]);
}
1: Constructor line ia.sinc:5216(id0.861) printpiece=[CVTPI2PD,  ,  B, ,,  ,  A]
Pattern id=861 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5319 :CVTSI2SD     XmmReg, rm32    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x2A; rm32 & XmmReg ...
{
  XmmReg[0,64] = int2float(rm32);
}
2: Constructor line ia.sinc:5319(id0.875) printpiece=[CVTSI2SD,  ,  B, ,,  ,  A]
Pattern id=875 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5331 :CVTSI2SS     XmmReg, rm32    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x2A; rm32 & XmmReg ...
{
  XmmReg[0,32] = int2float(rm32);
}
3: Constructor line ia.sinc:5331(id0.876) printpiece=[CVTSI2SS,  ,  B, ,,  ,  A]
Pattern id=876 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2A:XX:XX)

Line ia.sinc:5809 :MOVNTPS      m128, XmmReg     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2B; XmmReg ... & m128 { m128 = XmmReg; }
0: Constructor line ia.sinc:5809(id0.970) printpiece=[MOVNTPS,  ,  B, ,,  ,  A]
Pattern id=970 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2B:XX:XX)

Line ia.sinc:5807 :MOVNTPD      m128, XmmReg     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2B; XmmReg ... & m128  { m128 = XmmReg; }
0: Constructor line ia.sinc:5807(id0.969) printpiece=[MOVNTPD,  ,  B, ,,  ,  A]
Pattern id=969 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2B:XX:XX)

Line ia.sinc:5432 :CVTTPS2PI    mmxreg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2C; xmmmod=3 & mmxreg1 & XmmReg2
{
  mmxreg1[0,32] = trunc(XmmReg2[0,32]);
  mmxreg1[32,32] = trunc(XmmReg2[32,32]);
  FPUTagWord = 0x0000;         
}
0: Constructor line ia.sinc:5432(id0.888) printpiece=[CVTTPS2PI,  ,  A, ,,  ,  B]
Pattern id=888 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5424 :CVTTPS2PI    mmxreg, m64         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2C; mmxreg ... & m64
{
  local m:8 = m64;
  mmxreg[0,32] = trunc(m[0,32]);
  mmxreg[32,32] = trunc(m[32,32]);
  FPUTagWord = 0x0000;         
}
1: Constructor line ia.sinc:5424(id0.887) printpiece=[CVTTPS2PI,  ,  A, ,,  ,  B]
Pattern id=887 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5383 :CVTTPD2PI    mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; xmmmod=3 & mmxreg1 & XmmReg2
{
  mmxreg1[0,32] = trunc(XmmReg2[0,64]);
  mmxreg1[32,32] = trunc(XmmReg2[64,64]);
  FPUTagWord = 0x0000;         
}
0: Constructor line ia.sinc:5383(id0.882) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=882 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5375 :CVTTPD2PI    mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; mmxreg ... & m128
{
  local m:16 = m128;
  mmxreg[0,32] = trunc(m[0,64]);
  mmxreg[32,32] = trunc(m[64,64]);
  FPUTagWord = 0x0000;         
}
1: Constructor line ia.sinc:5375(id0.881) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=881 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5383 :CVTTPD2PI    mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; xmmmod=3 & mmxreg1 & XmmReg2
{
  mmxreg1[0,32] = trunc(XmmReg2[0,64]);
  mmxreg1[32,32] = trunc(XmmReg2[64,64]);
  FPUTagWord = 0x0000;         
}
0: Constructor line ia.sinc:5383(id0.882) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=882 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5375 :CVTTPD2PI    mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; mmxreg ... & m128
{
  local m:16 = m128;
  mmxreg[0,32] = trunc(m[0,64]);
  mmxreg[32,32] = trunc(m[64,64]);
  FPUTagWord = 0x0000;         
}
1: Constructor line ia.sinc:5375(id0.881) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=881 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5466 :CVTTSS2SI    Reg32, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2C; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = trunc(XmmReg2[0,32]);
}
2: Constructor line ia.sinc:5466(id0.892) printpiece=[CVTTSS2SI,  ,  A, ,,  ,  B]
Pattern id=892 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5461 :CVTTSS2SI    Reg32, m32  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2C; Reg32 ... & m32
{
  Reg32 = trunc(m32);
}
3: Constructor line ia.sinc:5461(id0.891) printpiece=[CVTTSS2SI,  ,  A, ,,  ,  B]
Pattern id=891 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5383 :CVTTPD2PI    mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; xmmmod=3 & mmxreg1 & XmmReg2
{
  mmxreg1[0,32] = trunc(XmmReg2[0,64]);
  mmxreg1[32,32] = trunc(XmmReg2[64,64]);
  FPUTagWord = 0x0000;         
}
0: Constructor line ia.sinc:5383(id0.882) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=882 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5375 :CVTTPD2PI    mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2C; mmxreg ... & m128
{
  local m:16 = m128;
  mmxreg[0,32] = trunc(m[0,64]);
  mmxreg[32,32] = trunc(m[64,64]);
  FPUTagWord = 0x0000;         
}
1: Constructor line ia.sinc:5375(id0.881) printpiece=[CVTTPD2PI,  ,  A, ,,  ,  B]
Pattern id=881 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5444 :CVTTSD2SI    Reg32, XmmReg2  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x2C; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = trunc(XmmReg2[0,64]);
}
2: Constructor line ia.sinc:5444(id0.890) printpiece=[CVTTSD2SI,  ,  A, ,,  ,  B]
Pattern id=890 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5439 :CVTTSD2SI    Reg32, m64  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x2C; Reg32 ... & m64
{
  Reg32 = trunc(m64);
}
3: Constructor line ia.sinc:5439(id0.889) printpiece=[CVTTSD2SI,  ,  A, ,,  ,  B]
Pattern id=889 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5466 :CVTTSS2SI    Reg32, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2C; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = trunc(XmmReg2[0,32]);
}
4: Constructor line ia.sinc:5466(id0.892) printpiece=[CVTTSS2SI,  ,  A, ,,  ,  B]
Pattern id=892 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2C:[11xx]X:XX)

Line ia.sinc:5461 :CVTTSS2SI    Reg32, m32  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2C; Reg32 ... & m32
{
  Reg32 = trunc(m32);
}
5: Constructor line ia.sinc:5461(id0.891) printpiece=[CVTTSS2SI,  ,  A, ,,  ,  B]
Pattern id=891 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2C:XX:XX)

Line ia.sinc:5280 :CVTPS2PI     mmxreg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2D; xmmmod=3 & mmxreg1 & XmmReg2
{
  mmxreg1[0,32] = round(XmmReg2[0,32]);
  mmxreg1[32,32] = round(XmmReg2[32,32]);
  FPUTagWord = 0x0000;         
}
0: Constructor line ia.sinc:5280(id0.870) printpiece=[CVTPS2PI,  ,  A, ,,  ,  B]
Pattern id=870 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5272 :CVTPS2PI     mmxreg, m64         is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2D; mmxreg ... & m64
{
  local m:8 = m64;
  mmxreg[0,32] = round(m[0,32]);
  mmxreg[32,32] = round(m[32,32]);
  FPUTagWord = 0x0000;         
}
1: Constructor line ia.sinc:5272(id0.869) printpiece=[CVTPS2PI,  ,  A, ,,  ,  B]
Pattern id=869 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5193 :CVTPD2PI     mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; xmmmod=3 & mmxreg1 & XmmReg2
{
    mmxreg1[0,32] = trunc( XmmReg2[0,64] );
    mmxreg1[32,32] = trunc( XmmReg2[64,64] );
}
0: Constructor line ia.sinc:5193(id0.858) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=858 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5186 :CVTPD2PI     mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; mmxreg ... & m128
{
    local m:16 = m128;
    mmxreg[0,32] = trunc( m[0,64] );
    mmxreg[32,32] = trunc( m[64,64] );
}
1: Constructor line ia.sinc:5186(id0.857) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=857 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5193 :CVTPD2PI     mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; xmmmod=3 & mmxreg1 & XmmReg2
{
    mmxreg1[0,32] = trunc( XmmReg2[0,64] );
    mmxreg1[32,32] = trunc( XmmReg2[64,64] );
}
0: Constructor line ia.sinc:5193(id0.858) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=858 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5186 :CVTPD2PI     mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; mmxreg ... & m128
{
    local m:16 = m128;
    mmxreg[0,32] = trunc( m[0,64] );
    mmxreg[32,32] = trunc( m[64,64] );
}
1: Constructor line ia.sinc:5186(id0.857) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=857 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5358 :CVTSS2SI     Reg32, XmmReg2 is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2D; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = round(XmmReg2[0,32]);
}
2: Constructor line ia.sinc:5358(id0.880) printpiece=[CVTSS2SI,  ,  A, ,,  ,  B]
Pattern id=880 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5353 :CVTSS2SI     Reg32, m32    is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2D; Reg32 ... & m32
{
  Reg32 = round(m32);
}
3: Constructor line ia.sinc:5353(id0.879) printpiece=[CVTSS2SI,  ,  A, ,,  ,  B]
Pattern id=879 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5193 :CVTPD2PI     mmxreg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; xmmmod=3 & mmxreg1 & XmmReg2
{
    mmxreg1[0,32] = trunc( XmmReg2[0,64] );
    mmxreg1[32,32] = trunc( XmmReg2[64,64] );
}
0: Constructor line ia.sinc:5193(id0.858) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=858 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5186 :CVTPD2PI     mmxreg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2D; mmxreg ... & m128
{
    local m:16 = m128;
    mmxreg[0,32] = trunc( m[0,64] );
    mmxreg[32,32] = trunc( m[64,64] );
}
1: Constructor line ia.sinc:5186(id0.857) printpiece=[CVTPD2PI,  ,  A, ,,  ,  B]
Pattern id=857 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5292 :CVTSD2SI     Reg32, XmmReg2 is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x2D; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = trunc(round(XmmReg2[0,64]));
}
2: Constructor line ia.sinc:5292(id0.872) printpiece=[CVTSD2SI,  ,  A, ,,  ,  B]
Pattern id=872 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5287 :CVTSD2SI     Reg32, m64    is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x2D; Reg32 ... & m64
{
  Reg32 = trunc(round(m64));
}
3: Constructor line ia.sinc:5287(id0.871) printpiece=[CVTSD2SI,  ,  A, ,,  ,  B]
Pattern id=871 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:5358 :CVTSS2SI     Reg32, XmmReg2 is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2D; xmmmod=3 & Reg32 & XmmReg2
{
  Reg32 = round(XmmReg2[0,32]);
}
4: Constructor line ia.sinc:5358(id0.880) printpiece=[CVTSS2SI,  ,  A, ,,  ,  B]
Pattern id=880 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2D:[11xx]X:XX)

Line ia.sinc:5353 :CVTSS2SI     Reg32, m32    is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x2D; Reg32 ... & m32
{
  Reg32 = round(m32);
}
5: Constructor line ia.sinc:5353(id0.879) printpiece=[CVTSS2SI,  ,  A, ,,  ,  B]
Pattern id=879 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:2D:XX:XX)

Line ia.sinc:8167 :UCOMISS         XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x2E; xmmmod=3 & XmmReg1 & XmmReg2
{
    fucompe(XmmReg1[0,32], XmmReg2[0,32]);
}
0: Constructor line ia.sinc:8167(id0.1363) printpiece=[UCOMISS,  ,  A, ,,  ,  B]
Pattern id=1363 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2E:[11xx]X:XX)

Line ia.sinc:8162 :UCOMISS         XmmReg, m32      is vexMode=0 & mandover=0 & byte=0x0F; byte=0x2E; m32 & XmmReg ...
{
    fucompe(XmmReg[0,32], m32);
}
1: Constructor line ia.sinc:8162(id0.1362) printpiece=[UCOMISS,  ,  B, ,,  ,  A]
Pattern id=1362 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2E:XX:XX)

Line ia.sinc:8147 :UCOMISD         XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x2E; xmmmod=3 & XmmReg1 & XmmReg2
{
	fucompe(XmmReg1[0,64], XmmReg2[0,64]);
}
0: Constructor line ia.sinc:8147(id0.1361) printpiece=[UCOMISD,  ,  A, ,,  ,  B]
Pattern id=1361 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2E:[11xx]X:XX)

Line ia.sinc:8142 :UCOMISD         XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x2E; m64 & XmmReg ...
{
	fucompe(XmmReg[0,64], m64);
}
1: Constructor line ia.sinc:8142(id0.1360) printpiece=[UCOMISD,  ,  B, ,,  ,  A]
Pattern id=1360 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2E:XX:XX)

Line ia.sinc:5134 :COMISS       XmmReg1, XmmReg2  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2F; xmmmod=3 & XmmReg1 & XmmReg2
{
  fucompe(XmmReg1[0,32], XmmReg2[0,32]);
}
0: Constructor line ia.sinc:5134(id0.850) printpiece=[COMISS,  ,  A, ,,  ,  B]
Pattern id=850 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2F:[11xx]X:XX)

Line ia.sinc:5129 :COMISS       XmmReg, m32       is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x2F; m32 & XmmReg ...
{
  fucompe(XmmReg[0,32], m32);
}
1: Constructor line ia.sinc:5129(id0.849) printpiece=[COMISS,  ,  B, ,,  ,  A]
Pattern id=849 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:2F:XX:XX)

Line ia.sinc:5124 :COMISD       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2F; xmmmod=3 & XmmReg1 & XmmReg2
{
  fucompe(XmmReg1[0,64], XmmReg2[0,64]);
}
0: Constructor line ia.sinc:5124(id0.848) printpiece=[COMISD,  ,  A, ,,  ,  B]
Pattern id=848 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2F:[11xx]X:XX)

Line ia.sinc:5119 :COMISD       XmmReg, m64   is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x2F; m64 & XmmReg ...
{
  fucompe(XmmReg[0,64], m64);
}
1: Constructor line ia.sinc:5119(id0.847) printpiece=[COMISD,  ,  B, ,,  ,  A]
Pattern id=847 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:2F:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3942 :WRMSR is vexMode=0 & byte=0xf; byte=0x30 { tmp:8 = (zext(EDX) << 32) | zext(EAX); wrmsr(ECX,tmp); }
0: Constructor line ia.sinc:3942(id0.621) printpiece=[WRMSR]
Pattern id=621 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:30:XX:XX)

Line ia.sinc:3465 :RDTSC          is vexMode=0 & byte=0xf; byte=0x31                  { tmp:8 = rdtsc(); EDX = tmp(4); EAX = tmp(0); }
0: Constructor line ia.sinc:3465(id0.458) printpiece=[RDTSC]
Pattern id=458 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:31:XX:XX)

Line ia.sinc:3446 :RDMSR          is vexMode=0 & byte=0xf; byte=0x32 & check_EAX_dest & check_EDX_dest {
	tmp:8 = rdmsr(ECX);
	EDX = tmp(4); build check_EDX_dest;
	EAX = tmp(0); build check_EAX_dest;
}
0: Constructor line ia.sinc:3446(id0.454) printpiece=[RDMSR]
Pattern id=454 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:32:XX:XX)

Line ia.sinc:3462 :RDPMC          is vexMode=0 & byte=0xf; byte=0x33 { tmp:8 = rdpmc(ECX); EDX = tmp(4); EAX = tmp:4; }
0: Constructor line ia.sinc:3462(id0.457) printpiece=[RDPMC]
Pattern id=457 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:33:XX:XX)

Line ia.sinc:3813 :SYSENTER           is vexMode=0 & byte=0x0f; byte=0x34                     { sysenter(); }
0: Constructor line ia.sinc:3813(id0.582) printpiece=[SYSENTER]
Pattern id=582 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:34:XX:XX)

Line ia.sinc:3814 :SYSEXIT            is vexMode=0 & byte=0x0f; byte=0x35                     { sysexit();
@ifdef IA64
                                                                  RIP=RCX; return [RIP];
@endif
                                                                }
0: Constructor line ia.sinc:3814(id0.583) printpiece=[SYSEXIT]
Pattern id=583 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:35:XX:XX)

Line smx.sinc:14 :GETSEC          is vexMode=0 & byte=0x0f; byte=0x37  {

	if ( EAX != 0x0 ) goto <leaf_1>;
	    EAX = 0;
	    if ( EBX != 0x0 ) goto <done>;
		EAX = getsec_capabilities( EBX );
		goto <done>;
		
	<leaf_1>
	if ( EAX != 0x2 ) goto <leaf_2>;
		getsec_enteraccs( EBX, ECX );
		goto <done>;

	<leaf_2>
	if ( EAX != 0x3 ) goto <leaf_3>;
@ifdef IA64
	    getsec_exitac( RBX, EDX );
@else
	    getsec_exitac( EBX, EDX );
@endif
		goto <done>;

	<leaf_3>
	if ( EAX != 0x4 ) goto <leaf_4>;
	    getsec_senter( EBX, ECX, EDX);
		goto <done>;

	<leaf_4>
	if ( EAX != 0x5 ) goto <leaf_5>;
	    getsec_sexit();
		goto <done>;

	<leaf_5>
	if ( EAX != 0x6 ) goto <leaf_6>;
	    EAX = getsec_parameters_EAX( EBX );
	    ECX = getsec_parameters_ECX( EBX );
	    EBX = getsec_parameters_EBX( EBX );
		goto <done>;

	<leaf_6>
	if ( EAX != 0x7 ) goto <leaf_7>;
	    getsec_smctrl(EBX);
		goto <done>;

	<leaf_7>
	if ( EAX != 0x8 ) goto <unknown>;
	    getsec_wakeup();
		goto <done>;

	<unknown>
		getsec_unknown();

	<done>		
}
0: Constructor line smx.sinc:14(id0.2137) printpiece=[GETSEC]
Pattern id=2137 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:37:XX:XX)

Line ia.sinc:7178 :PSHUFB         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x00; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=pshufb(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:7178(id0.1195) printpiece=[PSHUFB,  ,  A, ,,  ,  B]
Pattern id=1195 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:00:[11xx]X)

Line ia.sinc:7177 :PSHUFB         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x00; mmxreg ... & m64                          { mmxreg=pshufb(mmxreg,m64); }
1: Constructor line ia.sinc:7177(id0.1194) printpiece=[PSHUFB,  ,  A, ,,  ,  B]
Pattern id=1194 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:00:XX)

Line ia.sinc:7180 :PSHUFB         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x00; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pshufb(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:7180(id0.1197) printpiece=[PSHUFB,  ,  A, ,,  ,  B]
Pattern id=1197 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:00:[11xx]X)

Line ia.sinc:7179 :PSHUFB         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x00; XmmReg ... & m128              { XmmReg=pshufb(XmmReg,m128); }
1: Constructor line ia.sinc:7179(id0.1196) printpiece=[PSHUFB,  ,  A, ,,  ,  B]
Pattern id=1196 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:00:XX)

Line ia.sinc:6838 :PHADDW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x01; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phaddw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6838(id0.1117) printpiece=[PHADDW,  ,  A, ,,  ,  B]
Pattern id=1117 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:01:[11xx]X)

Line ia.sinc:6837 :PHADDW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x01; mmxreg ... & m64                          { mmxreg=phaddw(mmxreg,m64); }
1: Constructor line ia.sinc:6837(id0.1116) printpiece=[PHADDW,  ,  A, ,,  ,  B]
Pattern id=1116 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:01:XX)

Line ia.sinc:6840 :PHADDW        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x01; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phaddw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6840(id0.1119) printpiece=[PHADDW,  ,  A, ,,  ,  B]
Pattern id=1119 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:01:[11xx]X)

Line ia.sinc:6839 :PHADDW        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x01; XmmReg ... & m128              { XmmReg=phaddw(XmmReg,m128); }
1: Constructor line ia.sinc:6839(id0.1118) printpiece=[PHADDW,  ,  A, ,,  ,  B]
Pattern id=1118 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:01:XX)

Line ia.sinc:6832 :PHADDD        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x02; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phaddd(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6832(id0.1113) printpiece=[PHADDD,  ,  A, ,,  ,  B]
Pattern id=1113 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:02:[11xx]X)

Line ia.sinc:6831 :PHADDD        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x02; mmxreg ... & m64                          { mmxreg=phaddd(mmxreg,m64); }
1: Constructor line ia.sinc:6831(id0.1112) printpiece=[PHADDD,  ,  A, ,,  ,  B]
Pattern id=1112 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:02:XX)

Line ia.sinc:6834 :PHADDD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x02; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phaddd(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6834(id0.1115) printpiece=[PHADDD,  ,  A, ,,  ,  B]
Pattern id=1115 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:02:[11xx]X)

Line ia.sinc:6833 :PHADDD        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x02; XmmReg ... & m128              { XmmReg=phaddd(XmmReg,m128); }
1: Constructor line ia.sinc:6833(id0.1114) printpiece=[PHADDD,  ,  A, ,,  ,  B]
Pattern id=1114 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:02:XX)

Line ia.sinc:6844 :PHADDSW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x03; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phaddsw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6844(id0.1121) printpiece=[PHADDSW,  ,  A, ,,  ,  B]
Pattern id=1121 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:03:[11xx]X)

Line ia.sinc:6843 :PHADDSW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x03; mmxreg ... & m64                          { mmxreg=phaddsw(mmxreg,m64); }
1: Constructor line ia.sinc:6843(id0.1120) printpiece=[PHADDSW,  ,  A, ,,  ,  B]
Pattern id=1120 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:03:XX)

Line ia.sinc:6846 :PHADDSW       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x03; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phaddsw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6846(id0.1123) printpiece=[PHADDSW,  ,  A, ,,  ,  B]
Pattern id=1123 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:03:[11xx]X)

Line ia.sinc:6845 :PHADDSW       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x03; XmmReg ... & m128              { XmmReg=phaddsw(XmmReg,m128); }
1: Constructor line ia.sinc:6845(id0.1122) printpiece=[PHADDSW,  ,  A, ,,  ,  B]
Pattern id=1122 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:03:XX)

Line ia.sinc:6874 :PMADDUBSW     mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x04; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=pmaddubsw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6874(id0.1141) printpiece=[PMADDUBSW,  ,  A, ,,  ,  B]
Pattern id=1141 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:04:[11xx]X)

Line ia.sinc:6873 :PMADDUBSW     mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x04; mmxreg ... & m64                          { mmxreg=pmaddubsw(mmxreg,m64); }
1: Constructor line ia.sinc:6873(id0.1140) printpiece=[PMADDUBSW,  ,  A, ,,  ,  B]
Pattern id=1140 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:04:XX)

Line ia.sinc:6876 :PMADDUBSW     XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x04; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pmaddubsw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6876(id0.1143) printpiece=[PMADDUBSW,  ,  A, ,,  ,  B]
Pattern id=1143 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:04:[11xx]X)

Line ia.sinc:6875 :PMADDUBSW     XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x04; XmmReg ... & m128              { XmmReg=pmaddubsw(XmmReg,m128); }
1: Constructor line ia.sinc:6875(id0.1142) printpiece=[PMADDUBSW,  ,  A, ,,  ,  B]
Pattern id=1142 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:04:XX)

Line ia.sinc:6856 :PHSUBW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x05; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phsubw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6856(id0.1129) printpiece=[PHSUBW,  ,  A, ,,  ,  B]
Pattern id=1129 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:05:[11xx]X)

Line ia.sinc:6855 :PHSUBW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x05; mmxreg ... & m64                          { mmxreg=phsubw(mmxreg,m64); }
1: Constructor line ia.sinc:6855(id0.1128) printpiece=[PHSUBW,  ,  A, ,,  ,  B]
Pattern id=1128 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:05:XX)

Line ia.sinc:6858 :PHSUBW        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x05; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phsubw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6858(id0.1131) printpiece=[PHSUBW,  ,  A, ,,  ,  B]
Pattern id=1131 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:05:[11xx]X)

Line ia.sinc:6857 :PHSUBW        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x05; XmmReg ... & m128              { XmmReg=phsubw(XmmReg,m128); }
1: Constructor line ia.sinc:6857(id0.1130) printpiece=[PHSUBW,  ,  A, ,,  ,  B]
Pattern id=1130 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:05:XX)

Line ia.sinc:6850 :PHSUBD        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x06; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phsubd(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6850(id0.1125) printpiece=[PHSUBD,  ,  A, ,,  ,  B]
Pattern id=1125 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:06:[11xx]X)

Line ia.sinc:6849 :PHSUBD        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x06; mmxreg ... & m64                          { mmxreg=phsubd(mmxreg,m64); }
1: Constructor line ia.sinc:6849(id0.1124) printpiece=[PHSUBD,  ,  A, ,,  ,  B]
Pattern id=1124 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:06:XX)

Line ia.sinc:6852 :PHSUBD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x06; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phsubd(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6852(id0.1127) printpiece=[PHSUBD,  ,  A, ,,  ,  B]
Pattern id=1127 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:06:[11xx]X)

Line ia.sinc:6851 :PHSUBD        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x06; XmmReg ... & m128              { XmmReg=phsubd(XmmReg,m128); }
1: Constructor line ia.sinc:6851(id0.1126) printpiece=[PHSUBD,  ,  A, ,,  ,  B]
Pattern id=1126 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:06:XX)

Line ia.sinc:6862 :PHSUBSW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x07; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=phsubsw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6862(id0.1133) printpiece=[PHSUBSW,  ,  A, ,,  ,  B]
Pattern id=1133 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:07:[11xx]X)

Line ia.sinc:6861 :PHSUBSW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x07; mmxreg ... & m64                          { mmxreg=phsubsw(mmxreg,m64); }
1: Constructor line ia.sinc:6861(id0.1132) printpiece=[PHSUBSW,  ,  A, ,,  ,  B]
Pattern id=1132 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:07:XX)

Line ia.sinc:6864 :PHSUBSW       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x07; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=phsubsw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6864(id0.1135) printpiece=[PHSUBSW,  ,  A, ,,  ,  B]
Pattern id=1135 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:07:[11xx]X)

Line ia.sinc:6863 :PHSUBSW       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x07; XmmReg ... & m128              { XmmReg=phsubsw(XmmReg,m128); }
1: Constructor line ia.sinc:6863(id0.1134) printpiece=[PHSUBSW,  ,  A, ,,  ,  B]
Pattern id=1134 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:07:XX)

Line ia.sinc:7232 :PSIGNB         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x08; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=psignb(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:7232(id0.1207) printpiece=[PSIGNB,  ,  A, ,,  ,  B]
Pattern id=1207 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:08:[11xx]X)

Line ia.sinc:7231 :PSIGNB         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x08; mmxreg ... & m64                          { mmxreg=psignb(mmxreg,m64); }
1: Constructor line ia.sinc:7231(id0.1206) printpiece=[PSIGNB,  ,  A, ,,  ,  B]
Pattern id=1206 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:08:XX)

Line ia.sinc:7234 :PSIGNB         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x08; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=psignb(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:7234(id0.1209) printpiece=[PSIGNB,  ,  A, ,,  ,  B]
Pattern id=1209 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:08:[11xx]X)

Line ia.sinc:7233 :PSIGNB         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x08; XmmReg ... & m128              { XmmReg=psignb(XmmReg,m128); }
1: Constructor line ia.sinc:7233(id0.1208) printpiece=[PSIGNB,  ,  A, ,,  ,  B]
Pattern id=1208 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:08:XX)

Line ia.sinc:7238 :PSIGNW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x09; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=psignw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:7238(id0.1211) printpiece=[PSIGNW,  ,  A, ,,  ,  B]
Pattern id=1211 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:09:[11xx]X)

Line ia.sinc:7237 :PSIGNW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x09; mmxreg ... & m64                          { mmxreg=psignw(mmxreg,m64); }
1: Constructor line ia.sinc:7237(id0.1210) printpiece=[PSIGNW,  ,  A, ,,  ,  B]
Pattern id=1210 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:09:XX)

Line ia.sinc:7240 :PSIGNW         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x09; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=psignw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:7240(id0.1213) printpiece=[PSIGNW,  ,  A, ,,  ,  B]
Pattern id=1213 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:09:[11xx]X)

Line ia.sinc:7239 :PSIGNW         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x09; XmmReg ... & m128              { XmmReg=psignw(XmmReg,m128); }
1: Constructor line ia.sinc:7239(id0.1212) printpiece=[PSIGNW,  ,  A, ,,  ,  B]
Pattern id=1212 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:09:XX)

Line ia.sinc:7244 :PSIGND         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x0a; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=psignd(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:7244(id0.1215) printpiece=[PSIGND,  ,  A, ,,  ,  B]
Pattern id=1215 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:0A:[11xx]X)

Line ia.sinc:7243 :PSIGND         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x0a; mmxreg ... & m64                          { mmxreg=psignd(mmxreg,m64); }
1: Constructor line ia.sinc:7243(id0.1214) printpiece=[PSIGND,  ,  A, ,,  ,  B]
Pattern id=1214 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:0A:XX)

Line ia.sinc:7246 :PSIGND         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x0a; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=psignd(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:7246(id0.1217) printpiece=[PSIGND,  ,  A, ,,  ,  B]
Pattern id=1217 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:0A:[11xx]X)

Line ia.sinc:7245 :PSIGND         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x0a; XmmReg ... & m128              { XmmReg=psignd(XmmReg,m128); }
1: Constructor line ia.sinc:7245(id0.1216) printpiece=[PSIGND,  ,  A, ,,  ,  B]
Pattern id=1216 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:0A:XX)

Line ia.sinc:7076 :PMULHRSW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x0B; mmxmod = 3 & mmxreg1 & mmxreg2            { mmxreg1=pmulhrsw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:7076(id0.1167) printpiece=[PMULHRSW,  ,  A, ,,  ,  B]
Pattern id=1167 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:0B:[11xx]X)

Line ia.sinc:7075 :PMULHRSW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x0B; mmxreg ... & m64                          { mmxreg=pmulhrsw(mmxreg,m64); }
1: Constructor line ia.sinc:7075(id0.1166) printpiece=[PMULHRSW,  ,  A, ,,  ,  B]
Pattern id=1166 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:0B:XX)

Line ia.sinc:7078 :PMULHRSW       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x0B; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pmulhrsw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:7078(id0.1169) printpiece=[PMULHRSW,  ,  A, ,,  ,  B]
Pattern id=1169 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:0B:[11xx]X)

Line ia.sinc:7077 :PMULHRSW       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x0B; XmmReg ... & m128              { XmmReg=pmulhrsw(XmmReg,m128); }
1: Constructor line ia.sinc:7077(id0.1168) printpiece=[PMULHRSW,  ,  A, ,,  ,  B]
Pattern id=1168 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:0B:XX)

Line ia.sinc:8366 :PBLENDVB XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x10; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pblendvb(XmmReg1, XmmReg2, XMM0); }
0: Constructor line ia.sinc:8366(id0.1407) printpiece=[PBLENDVB,  ,  A, ,,  ,  B]
Pattern id=1407 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:10:[11xx]X)

Line ia.sinc:8365 :PBLENDVB XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x10; XmmReg ... & m128 { XmmReg = pblendvb(XmmReg, m128, XMM0); }
1: Constructor line ia.sinc:8365(id0.1406) printpiece=[PBLENDVB,  ,  A, ,,  ,  B]
Pattern id=1406 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:10:XX)

Line ia.sinc:8358 :BLENDVPS XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x14; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = blendvps(XmmReg1, XmmReg2, XMM0); }
0: Constructor line ia.sinc:8358(id0.1403) printpiece=[BLENDVPS,  ,  A, ,,  ,  B]
Pattern id=1403 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:14:[11xx]X)

Line ia.sinc:8357 :BLENDVPS XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x14; XmmReg ... & m128 { XmmReg = blendvps(XmmReg, m128, XMM0); }
1: Constructor line ia.sinc:8357(id0.1402) printpiece=[BLENDVPS,  ,  A, ,,  ,  B]
Pattern id=1402 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:14:XX)

Line ia.sinc:8362 :BLENDVPD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x15; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = blendvpd(XmmReg1, XmmReg2, XMM0); }
0: Constructor line ia.sinc:8362(id0.1405) printpiece=[BLENDVPD,  ,  A, ,,  ,  B]
Pattern id=1405 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:15:[11xx]X)

Line ia.sinc:8361 :BLENDVPD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x15; XmmReg ... & m128 { XmmReg = blendvpd(XmmReg, m128, XMM0); }
1: Constructor line ia.sinc:8361(id0.1404) printpiece=[BLENDVPD,  ,  A, ,,  ,  B]
Pattern id=1404 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:15:XX)

Line ia.sinc:8574 :PTEST XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x17; xmmmod=3 & XmmReg1 & XmmReg2 {
    local tmp = XmmReg2 & XmmReg1;
    ZF = tmp == 0;
    local tmp2 = XmmReg2 & ~XmmReg1;
    CF = tmp2 == 0;
    AF = 0;
    OF = 0;
    PF = 0;
    SF = 0;
}
0: Constructor line ia.sinc:8574(id0.1466) printpiece=[PTEST,  ,  A, ,,  ,  B]
Pattern id=1466 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:17:[11xx]X)

Line ia.sinc:8563 :PTEST XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x17; XmmReg ... & m128 {
    local tmp = m128 & XmmReg;
    ZF = tmp == 0;
    local tmp2 = m128 & ~XmmReg;
    CF = tmp2 == 0;
    AF = 0;
    OF = 0;
    PF = 0;
    SF = 0;
}
1: Constructor line ia.sinc:8563(id0.1465) printpiece=[PTEST,  ,  A, ,,  ,  B]
Pattern id=1465 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:17:XX)

Line ia.sinc:6156 :PABSB         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1c; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1=pabsb(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6156(id0.1021) printpiece=[PABSB,  ,  A, ,,  ,  B]
Pattern id=1021 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1C:[11xx]X)

Line ia.sinc:6155 :PABSB         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1c; mmxreg ... & m64					{ mmxreg=pabsb(mmxreg,m64); }
1: Constructor line ia.sinc:6155(id0.1020) printpiece=[PABSB,  ,  A, ,,  ,  B]
Pattern id=1020 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1C:XX)

Line ia.sinc:6158 :PABSB         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1c; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pabsb(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6158(id0.1023) printpiece=[PABSB,  ,  A, ,,  ,  B]
Pattern id=1023 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1C:[11xx]X)

Line ia.sinc:6157 :PABSB         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1c; XmmReg ... & m128              { XmmReg=pabsb(XmmReg,m128); }
1: Constructor line ia.sinc:6157(id0.1022) printpiece=[PABSB,  ,  A, ,,  ,  B]
Pattern id=1022 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1C:XX)

Line ia.sinc:6162 :PABSW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1d; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1=pabsw(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6162(id0.1025) printpiece=[PABSW,  ,  A, ,,  ,  B]
Pattern id=1025 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1D:[11xx]X)

Line ia.sinc:6161 :PABSW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1d; mmxreg ... & m64					{ mmxreg=pabsw(mmxreg,m64); }
1: Constructor line ia.sinc:6161(id0.1024) printpiece=[PABSW,  ,  A, ,,  ,  B]
Pattern id=1024 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1D:XX)

Line ia.sinc:6164 :PABSW         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1d; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pabsw(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6164(id0.1027) printpiece=[PABSW,  ,  A, ,,  ,  B]
Pattern id=1027 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1D:[11xx]X)

Line ia.sinc:6163 :PABSW         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1d; XmmReg ... & m128              { XmmReg=pabsw(XmmReg,m128); }
1: Constructor line ia.sinc:6163(id0.1026) printpiece=[PABSW,  ,  A, ,,  ,  B]
Pattern id=1026 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1D:XX)

Line ia.sinc:6168 :PABSD         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1e; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1=pabsd(mmxreg1,mmxreg2); }
0: Constructor line ia.sinc:6168(id0.1029) printpiece=[PABSD,  ,  A, ,,  ,  B]
Pattern id=1029 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1E:[11xx]X)

Line ia.sinc:6167 :PABSD         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x38; byte=0x1e; mmxreg ... & m64					{ mmxreg=pabsd(mmxreg,m64); }
1: Constructor line ia.sinc:6167(id0.1028) printpiece=[PABSD,  ,  A, ,,  ,  B]
Pattern id=1028 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:38:1E:XX)

Line ia.sinc:6170 :PABSD         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1e; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1=pabsd(XmmReg1,XmmReg2); }
0: Constructor line ia.sinc:6170(id0.1031) printpiece=[PABSD,  ,  A, ,,  ,  B]
Pattern id=1031 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1E:[11xx]X)

Line ia.sinc:6169 :PABSD         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x38; byte=0x1e; XmmReg ... & m128              { XmmReg=pabsd(XmmReg,m128); }
1: Constructor line ia.sinc:6169(id0.1030) printpiece=[PABSD,  ,  A, ,,  ,  B]
Pattern id=1030 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:1E:XX)

Line ia.sinc:8517 :PMOVSXBW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x20; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxbw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8517(id0.1442) printpiece=[PMOVSXBW,  ,  A, ,,  ,  B]
Pattern id=1442 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:20:[11xx]X)

Line ia.sinc:8516 :PMOVSXBW XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x20; XmmReg ... & m64 { XmmReg = pmovsxbw(XmmReg, m64); }
1: Constructor line ia.sinc:8516(id0.1441) printpiece=[PMOVSXBW,  ,  A, ,,  ,  B]
Pattern id=1441 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:20:XX)

Line ia.sinc:8521 :PMOVSXBD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x21; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxbd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8521(id0.1444) printpiece=[PMOVSXBD,  ,  A, ,,  ,  B]
Pattern id=1444 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:21:[11xx]X)

Line ia.sinc:8520 :PMOVSXBD XmmReg, m32      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x21; XmmReg ... & m32 { XmmReg = pmovsxbd(XmmReg, m32); }
1: Constructor line ia.sinc:8520(id0.1443) printpiece=[PMOVSXBD,  ,  A, ,,  ,  B]
Pattern id=1443 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:21:XX)

Line ia.sinc:8525 :PMOVSXBQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x22; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxbq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8525(id0.1446) printpiece=[PMOVSXBQ,  ,  A, ,,  ,  B]
Pattern id=1446 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:22:[11xx]X)

Line ia.sinc:8524 :PMOVSXBQ XmmReg, m16      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x22; XmmReg ... & m16 { XmmReg = pmovsxbq(XmmReg, m16); }
1: Constructor line ia.sinc:8524(id0.1445) printpiece=[PMOVSXBQ,  ,  A, ,,  ,  B]
Pattern id=1445 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:22:XX)

Line ia.sinc:8529 :PMOVSXWD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x23; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxwd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8529(id0.1448) printpiece=[PMOVSXWD,  ,  A, ,,  ,  B]
Pattern id=1448 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:23:[11xx]X)

Line ia.sinc:8528 :PMOVSXWD XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x23; XmmReg ... & m64 { XmmReg = pmovsxwd(XmmReg, m64); }
1: Constructor line ia.sinc:8528(id0.1447) printpiece=[PMOVSXWD,  ,  A, ,,  ,  B]
Pattern id=1447 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:23:XX)

Line ia.sinc:8533 :PMOVSXWQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x24; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxwq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8533(id0.1450) printpiece=[PMOVSXWQ,  ,  A, ,,  ,  B]
Pattern id=1450 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:24:[11xx]X)

Line ia.sinc:8532 :PMOVSXWQ XmmReg, m32      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x24; XmmReg ... & m32 { XmmReg = pmovsxwq(XmmReg, m32); }
1: Constructor line ia.sinc:8532(id0.1449) printpiece=[PMOVSXWQ,  ,  A, ,,  ,  B]
Pattern id=1449 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:24:XX)

Line ia.sinc:8537 :PMOVSXDQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x25; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovsxdq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8537(id0.1452) printpiece=[PMOVSXDQ,  ,  A, ,,  ,  B]
Pattern id=1452 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:25:[11xx]X)

Line ia.sinc:8536 :PMOVSXDQ XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x25; XmmReg ... & m64 { XmmReg = pmovsxdq(XmmReg, m64); }
1: Constructor line ia.sinc:8536(id0.1451) printpiece=[PMOVSXDQ,  ,  A, ,,  ,  B]
Pattern id=1451 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:25:XX)

Line ia.sinc:8334 :PMULDQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x28; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmuldq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8334(id0.1391) printpiece=[PMULDQ,  ,  A, ,,  ,  B]
Pattern id=1391 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:28:[11xx]X)

Line ia.sinc:8333 :PMULDQ XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x28; XmmReg ... & m128 { XmmReg = pmuldq(XmmReg, m128); }
1: Constructor line ia.sinc:8333(id0.1390) printpiece=[PMULDQ,  ,  A, ,,  ,  B]
Pattern id=1390 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:28:XX)

Line ia.sinc:8590 :PCMPEQQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x29; xmmmod=3 & XmmReg1 & XmmReg2 
{ 
	XmmReg1[0,64] = zext(XmmReg1[0,64] == XmmReg2[0,64]) * 0xffffffffffffffff:8;
	XmmReg1[64,64] = zext(XmmReg1[64,64] == XmmReg2[64,64]) * 0xffffffffffffffff:8;
}
0: Constructor line ia.sinc:8590(id0.1468) printpiece=[PCMPEQQ,  ,  A, ,,  ,  B]
Pattern id=1468 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:29:[11xx]X)

Line ia.sinc:8585 :PCMPEQQ XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x29; XmmReg ... & m128 
{ 
	XmmReg[0,64] = zext(XmmReg[0,64] == m128[0,64]) * 0xffffffffffffffff:8;
	XmmReg[64,64] = zext(XmmReg[64,64] == m128[64,64]) * 0xffffffffffffffff:8;
}
1: Constructor line ia.sinc:8585(id0.1467) printpiece=[PCMPEQQ,  ,  A, ,,  ,  B]
Pattern id=1467 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:29:XX)

Line ia.sinc:8601 :MOVNTDQA XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x2A; XmmReg ... & m128 { XmmReg = movntdqa(XmmReg, m128); }
0: Constructor line ia.sinc:8601(id0.1471) printpiece=[MOVNTDQA,  ,  A, ,,  ,  B]
Pattern id=1471 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:2A:XX)

Line ia.sinc:8598 :PACKUSDW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x2B; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = packusdw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8598(id0.1470) printpiece=[PACKUSDW,  ,  A, ,,  ,  B]
Pattern id=1470 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:2B:[11xx]X)

Line ia.sinc:8597 :PACKUSDW XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x2B; XmmReg ... & m128 { XmmReg = packusdw(XmmReg, m128); }
1: Constructor line ia.sinc:8597(id0.1469) printpiece=[PACKUSDW,  ,  A, ,,  ,  B]
Pattern id=1469 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:2B:XX)

Line ia.sinc:8541 :PMOVZXBW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x30; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxbw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8541(id0.1454) printpiece=[PMOVZXBW,  ,  A, ,,  ,  B]
Pattern id=1454 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:30:[11xx]X)

Line ia.sinc:8540 :PMOVZXBW XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x30; XmmReg ... & m64 { XmmReg = pmovzxbw(XmmReg, m64); }
1: Constructor line ia.sinc:8540(id0.1453) printpiece=[PMOVZXBW,  ,  A, ,,  ,  B]
Pattern id=1453 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:30:XX)

Line ia.sinc:8545 :PMOVZXBD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x31; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxbd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8545(id0.1456) printpiece=[PMOVZXBD,  ,  A, ,,  ,  B]
Pattern id=1456 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:31:[11xx]X)

Line ia.sinc:8544 :PMOVZXBD XmmReg, m32      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x31; XmmReg ... & m32 { XmmReg = pmovzxbd(XmmReg, m32); }
1: Constructor line ia.sinc:8544(id0.1455) printpiece=[PMOVZXBD,  ,  A, ,,  ,  B]
Pattern id=1455 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:31:XX)

Line ia.sinc:8549 :PMOVZXBQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x32; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxbq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8549(id0.1458) printpiece=[PMOVZXBQ,  ,  A, ,,  ,  B]
Pattern id=1458 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:32:[11xx]X)

Line ia.sinc:8548 :PMOVZXBQ XmmReg, m16      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x32; XmmReg ... & m16 { XmmReg = pmovzxbq(XmmReg, m16); }
1: Constructor line ia.sinc:8548(id0.1457) printpiece=[PMOVZXBQ,  ,  A, ,,  ,  B]
Pattern id=1457 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:32:XX)

Line ia.sinc:8553 :PMOVZXWD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x33; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxwd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8553(id0.1460) printpiece=[PMOVZXWD,  ,  A, ,,  ,  B]
Pattern id=1460 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:33:[11xx]X)

Line ia.sinc:8552 :PMOVZXWD XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x33; XmmReg ... & m64 { XmmReg = pmovzxwd(XmmReg, m64); }
1: Constructor line ia.sinc:8552(id0.1459) printpiece=[PMOVZXWD,  ,  A, ,,  ,  B]
Pattern id=1459 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:33:XX)

Line ia.sinc:8557 :PMOVZXWQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x34; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxwq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8557(id0.1462) printpiece=[PMOVZXWQ,  ,  A, ,,  ,  B]
Pattern id=1462 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:34:[11xx]X)

Line ia.sinc:8556 :PMOVZXWQ XmmReg, m32      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x34; XmmReg ... & m32 { XmmReg = pmovzxwq(XmmReg, m32); }
1: Constructor line ia.sinc:8556(id0.1461) printpiece=[PMOVZXWQ,  ,  A, ,,  ,  B]
Pattern id=1461 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:34:XX)

Line ia.sinc:8561 :PMOVZXDQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x35; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmovzxdq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8561(id0.1464) printpiece=[PMOVZXDQ,  ,  A, ,,  ,  B]
Pattern id=1464 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:35:[11xx]X)

Line ia.sinc:8560 :PMOVZXDQ XmmReg, m64      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x35; XmmReg ... & m64 { XmmReg = pmovzxdq(XmmReg, m64); }
1: Constructor line ia.sinc:8560(id0.1463) printpiece=[PMOVZXDQ,  ,  A, ,,  ,  B]
Pattern id=1463 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:35:XX)

Line ia.sinc:8635 :PCMPGTQ XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x37; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pcmpgtq(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8635(id0.1484) printpiece=[PCMPGTQ,  ,  A, ,,  ,  B]
Pattern id=1484 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:37:[11xx]X)

Line ia.sinc:8634 :PCMPGTQ XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x37; XmmReg ... & m128 { XmmReg = pcmpgtq(XmmReg, m128); }
1: Constructor line ia.sinc:8634(id0.1483) printpiece=[PCMPGTQ,  ,  A, ,,  ,  B]
Pattern id=1483 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:37:XX)

Line ia.sinc:8374 :PMINSB XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x38; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pminsb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8374(id0.1411) printpiece=[PMINSB,  ,  A, ,,  ,  B]
Pattern id=1411 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:38:[11xx]X)

Line ia.sinc:8373 :PMINSB XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x38; XmmReg ... & m128 { XmmReg = pminsb(XmmReg, m128); }
1: Constructor line ia.sinc:8373(id0.1410) printpiece=[PMINSB,  ,  A, ,,  ,  B]
Pattern id=1410 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:38:XX)

Line ia.sinc:8416 :PMINSD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x39; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pminsd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8416(id0.1417) printpiece=[PMINSD,  ,  A, ,,  ,  B]
Pattern id=1417 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:39:[11xx]X)

Line ia.sinc:8415 :PMINSD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x39; XmmReg ... & m128 { XmmReg = pminsd(XmmReg, m128); }
1: Constructor line ia.sinc:8415(id0.1416) printpiece=[PMINSD,  ,  A, ,,  ,  B]
Pattern id=1416 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:39:XX)

Line ia.sinc:8387 :PMINUW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3A; xmmmod=3 & XmmReg1 & XmmReg2 
{ 
    assignUnsignedLesser(XmmReg1[0,16],XmmReg1[0,16],XmmReg2[0,16]);
	assignUnsignedLesser(XmmReg1[16,16],XmmReg1[16,16],XmmReg2[16,16]);
	assignUnsignedLesser(XmmReg1[32,16],XmmReg1[32,16],XmmReg2[32,16]);
	assignUnsignedLesser(XmmReg1[48,16],XmmReg1[48,16],XmmReg2[48,16]);
	assignUnsignedLesser(XmmReg1[64,16],XmmReg1[64,16],XmmReg2[64,16]);
	assignUnsignedLesser(XmmReg1[80,16],XmmReg1[80,16],XmmReg2[80,16]);
	assignUnsignedLesser(XmmReg1[96,16],XmmReg1[96,16],XmmReg2[96,16]);
	assignUnsignedLesser(XmmReg1[112,16],XmmReg1[112,16],XmmReg2[112,16]);
}
0: Constructor line ia.sinc:8387(id0.1413) printpiece=[PMINUW,  ,  A, ,,  ,  B]
Pattern id=1413 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3A:[11xx]X)

Line ia.sinc:8376 :PMINUW XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3A; XmmReg ... & m128 
{ 
    assignUnsignedLesser(XmmReg[0,16],XmmReg[0,16],m128[0,16]);
	assignUnsignedLesser(XmmReg[16,16],XmmReg[16,16],m128[16,16]);
	assignUnsignedLesser(XmmReg[32,16],XmmReg[32,16],m128[32,16]);
	assignUnsignedLesser(XmmReg[48,16],XmmReg[48,16],m128[48,16]);
	assignUnsignedLesser(XmmReg[64,16],XmmReg[64,16],m128[64,16]);
	assignUnsignedLesser(XmmReg[80,16],XmmReg[80,16],m128[80,16]);
	assignUnsignedLesser(XmmReg[96,16],XmmReg[96,16],m128[96,16]);
	assignUnsignedLesser(XmmReg[112,16],XmmReg[112,16],m128[112,16]);	
}
1: Constructor line ia.sinc:8376(id0.1412) printpiece=[PMINUW,  ,  A, ,,  ,  B]
Pattern id=1412 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3A:XX)

Line ia.sinc:8406 :PMINUD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3B; xmmmod=3 & XmmReg1 & XmmReg2 
{ 
	assignUnsignedLesser(XmmReg1[0,32],XmmReg1[0,32],XmmReg2[0,32]);
	assignUnsignedLesser(XmmReg1[32,32],XmmReg1[32,32],XmmReg2[32,32]);
	assignUnsignedLesser(XmmReg1[64,32],XmmReg1[64,32],XmmReg2[64,32]);
	assignUnsignedLesser(XmmReg1[96,32],XmmReg1[96,32],XmmReg2[96,32]);
}
0: Constructor line ia.sinc:8406(id0.1415) printpiece=[PMINUD,  ,  A, ,,  ,  B]
Pattern id=1415 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3B:[11xx]X)

Line ia.sinc:8399 :PMINUD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3B; XmmReg ... & m128 
{ 
	assignUnsignedLesser(XmmReg[0,32],XmmReg[0,32],m128[0,32]);
	assignUnsignedLesser(XmmReg[32,32],XmmReg[32,32],m128[32,32]);
	assignUnsignedLesser(XmmReg[64,32],XmmReg[64,32],m128[64,32]);
	assignUnsignedLesser(XmmReg[96,32],XmmReg[96,32],m128[96,32]);
}
1: Constructor line ia.sinc:8399(id0.1414) printpiece=[PMINUD,  ,  A, ,,  ,  B]
Pattern id=1414 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3B:XX)

Line ia.sinc:8420 :PMAXSB XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3C; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmaxsb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8420(id0.1419) printpiece=[PMAXSB,  ,  A, ,,  ,  B]
Pattern id=1419 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3C:[11xx]X)

Line ia.sinc:8419 :PMAXSB XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3C; XmmReg ... & m128 { XmmReg = pmaxsb(XmmReg, m128); }
1: Constructor line ia.sinc:8419(id0.1418) printpiece=[PMAXSB,  ,  A, ,,  ,  B]
Pattern id=1418 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3C:XX)

Line ia.sinc:8465 :PMAXSD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3D; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmaxsd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8465(id0.1425) printpiece=[PMAXSD,  ,  A, ,,  ,  B]
Pattern id=1425 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3D:[11xx]X)

Line ia.sinc:8464 :PMAXSD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3D; XmmReg ... & m128 { XmmReg = pmaxsd(XmmReg, m128); }
1: Constructor line ia.sinc:8464(id0.1424) printpiece=[PMAXSD,  ,  A, ,,  ,  B]
Pattern id=1424 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3D:XX)

Line ia.sinc:8435 :PMAXUW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3E; xmmmod=3 & XmmReg1 & XmmReg2 
{ 
	assignUnsignedGreater(XmmReg1[0,16],XmmReg1[0,16],XmmReg2[0,16]);
	assignUnsignedGreater(XmmReg1[16,16],XmmReg1[16,16],XmmReg2[16,16]);
	assignUnsignedGreater(XmmReg1[32,16],XmmReg1[32,16],XmmReg2[32,16]);
	assignUnsignedGreater(XmmReg1[48,16],XmmReg1[48,16],XmmReg2[48,16]);
	assignUnsignedGreater(XmmReg1[64,16],XmmReg1[64,16],XmmReg2[64,16]);
	assignUnsignedGreater(XmmReg1[80,16],XmmReg1[80,16],XmmReg2[80,16]);
	assignUnsignedGreater(XmmReg1[96,16],XmmReg1[96,16],XmmReg2[96,16]);
	assignUnsignedGreater(XmmReg1[112,16],XmmReg1[112,16],XmmReg2[112,16]);
}
0: Constructor line ia.sinc:8435(id0.1421) printpiece=[PMAXUW,  ,  A, ,,  ,  B]
Pattern id=1421 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3E:[11xx]X)

Line ia.sinc:8423 :PMAXUW XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3E; XmmReg ... & m128 
{ 
	assignUnsignedGreater(XmmReg[0,16],XmmReg[0,16],m128[0,16]);
	assignUnsignedGreater(XmmReg[16,16],XmmReg[16,16],m128[16,16]);
	assignUnsignedGreater(XmmReg[32,16],XmmReg[32,16],m128[32,16]);
	assignUnsignedGreater(XmmReg[48,16],XmmReg[48,16],m128[48,16]);
	assignUnsignedGreater(XmmReg[64,16],XmmReg[64,16],m128[64,16]);
	assignUnsignedGreater(XmmReg[80,16],XmmReg[80,16],m128[80,16]);
	assignUnsignedGreater(XmmReg[96,16],XmmReg[96,16],m128[96,16]);
	assignUnsignedGreater(XmmReg[112,16],XmmReg[112,16],m128[112,16]);
}
1: Constructor line ia.sinc:8423(id0.1420) printpiece=[PMAXUW,  ,  A, ,,  ,  B]
Pattern id=1420 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3E:XX)

Line ia.sinc:8455 :PMAXUD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3F; xmmmod=3 & XmmReg1 & XmmReg2 
{ 
	assignUnsignedGreater(XmmReg1[0,32],XmmReg1[0,32],XmmReg2[0,32]);
	assignUnsignedGreater(XmmReg1[32,32],XmmReg1[32,32],XmmReg2[32,32]);
	assignUnsignedGreater(XmmReg1[64,32],XmmReg1[64,32],XmmReg2[64,32]);
	assignUnsignedGreater(XmmReg1[96,32],XmmReg1[96,32],XmmReg2[96,32]);
}
0: Constructor line ia.sinc:8455(id0.1423) printpiece=[PMAXUD,  ,  A, ,,  ,  B]
Pattern id=1423 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3F:[11xx]X)

Line ia.sinc:8447 :PMAXUD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x3F; XmmReg ... & m128 
{ 
	assignUnsignedGreater(XmmReg[0,32],XmmReg[0,32],m128[0,32]);
	assignUnsignedGreater(XmmReg[32,32],XmmReg[32,32],m128[32,32]);
	assignUnsignedGreater(XmmReg[64,32],XmmReg[64,32],m128[64,32]);
	assignUnsignedGreater(XmmReg[96,32],XmmReg[96,32],m128[96,32]);
}
1: Constructor line ia.sinc:8447(id0.1422) printpiece=[PMAXUD,  ,  A, ,,  ,  B]
Pattern id=1422 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:3F:XX)

Line ia.sinc:8338 :PMULLD XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x40; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = pmulld(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8338(id0.1393) printpiece=[PMULLD,  ,  A, ,,  ,  B]
Pattern id=1393 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:40:[11xx]X)

Line ia.sinc:8337 :PMULLD XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x40; XmmReg ... & m128 { XmmReg = pmulld(XmmReg, m128); }
1: Constructor line ia.sinc:8337(id0.1392) printpiece=[PMULLD,  ,  A, ,,  ,  B]
Pattern id=1392 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:40:XX)

Line ia.sinc:8330 :PHMINPOSUW XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x41; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = phminposuw(XmmReg2); }
0: Constructor line ia.sinc:8330(id0.1389) printpiece=[PHMINPOSUW,  ,  A, ,,  ,  B]
Pattern id=1389 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:41:[11xx]X)

Line ia.sinc:8329 :PHMINPOSUW XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x41; XmmReg ... & m128 { XmmReg = phminposuw(m128); }
1: Constructor line ia.sinc:8329(id0.1388) printpiece=[PHMINPOSUW,  ,  A, ,,  ,  B]
Pattern id=1388 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:41:XX)

Line ia.sinc:3888 :INVEPT Reg32, m128  is vexMode=0 & bit64=0 & $(PRE_66) & byte=0x0f; byte=0x38; byte=0x80; Reg32 ... & m128 { invept(Reg32, m128); }
0: Constructor line ia.sinc:3888(id0.606) printpiece=[INVEPT,  ,  A, ,,  ,  B]
Pattern id=606 pattern=cmb:(ctx:X[0xxx]:X[xx1x]:X[0xxx]:XX,ins:0F:38:80:XX)

Line ia.sinc:3892 :INVVPID Reg32, m128 is vexMode=0 & bit64=0 & $(PRE_66) & byte=0x0f; byte=0x38; byte=0x81; Reg32 ... & m128 { invvpid(Reg32, m128); }
0: Constructor line ia.sinc:3892(id0.607) printpiece=[INVVPID,  ,  A, ,,  ,  B]
Pattern id=607 pattern=cmb:(ctx:X[0xxx]:X[xx1x]:X[0xxx]:XX,ins:0F:38:81:XX)

Line ia.sinc:2816 :INVPCID r32, m128     is vexMode=0 & addrsize=1 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0x82; r32 ... & m128    { invpcid(r32, m128); }
0: Constructor line ia.sinc:2816(id0.215) printpiece=[INVPCID,  ,  A, ,,  ,  B]
Pattern id=215 pattern=cmb:(ctx:X[x1xx]:X[xx1x]:X[0xxx]:XX,ins:0F:38:82:XX)

Line sha.sinc:14 :SHA1NEXTE XmmReg1, XmmReg2_m128 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xC8; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1 = sha1nexte_sha( XmmReg1, XmmReg2_m128 );
}
0: Constructor line sha.sinc:14(id0.2131) printpiece=[SHA1NEXTE,  ,  A, ,,  ,  C]
Pattern id=2131 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:C8:XX)

Line sha.sinc:21 :SHA1MSG1 XmmReg1, XmmReg2_m128 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xC9; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1 = sha1msg1_sha( XmmReg1, XmmReg2_m128 );
}
0: Constructor line sha.sinc:21(id0.2132) printpiece=[SHA1MSG1,  ,  A, ,,  ,  C]
Pattern id=2132 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:C9:XX)

Line sha.sinc:28 :SHA1MSG2 XmmReg1, XmmReg2_m128 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xCA; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1 = sha1msg2_sha( XmmReg1, XmmReg2_m128 );
}
0: Constructor line sha.sinc:28(id0.2133) printpiece=[SHA1MSG2,  ,  A, ,,  ,  C]
Pattern id=2133 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:CA:XX)

Line sha.sinc:35 :SHA256RNDS2 XmmReg1, XmmReg2_m128, XMM0 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xCB; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 & XMM0
{
	XmmReg1 = sha256rnds2_sha( XmmReg1, XmmReg2_m128, XMM0 );
}
0: Constructor line sha.sinc:35(id0.2134) printpiece=[SHA256RNDS2,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2134 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:CB:XX)

Line sha.sinc:42 :SHA256MSG1 XmmReg1, XmmReg2_m128 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xCC; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1 = sha256msg1_sha( XmmReg1, XmmReg2_m128 );
}
0: Constructor line sha.sinc:42(id0.2135) printpiece=[SHA256MSG1,  ,  A, ,,  ,  C]
Pattern id=2135 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:CC:XX)

Line sha.sinc:49 :SHA256MSG2 XmmReg1, XmmReg2_m128 is vexMode=0 & byte=0x0F; byte=0x38; byte=0xCD; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1 = sha256msg2_sha( XmmReg1, XmmReg2_m128 );
}
0: Constructor line sha.sinc:49(id0.2136) printpiece=[SHA256MSG2,  ,  A, ,,  ,  C]
Pattern id=2136 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:CD:XX)

Line ia.sinc:8692 :AESIMC XmmReg1, XmmReg2_m128  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xdb; XmmReg1 ... & XmmReg2_m128 {
	XmmReg1 = aesimc(XmmReg2_m128);
}
0: Constructor line ia.sinc:8692(id0.1495) printpiece=[AESIMC,  ,  A, ,,  ,  B]
Pattern id=1495 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:DB:XX)

Line ia.sinc:8674 :AESENC XmmReg1, XmmReg2_m128 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xdc; XmmReg1 ... & XmmReg2_m128 {
	XmmReg1 = aesenc(XmmReg1, XmmReg2_m128);
}
0: Constructor line ia.sinc:8674(id0.1491) printpiece=[AESENC,  ,  A, ,,  ,  B]
Pattern id=1491 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:DC:XX)

Line ia.sinc:8683 :AESENCLAST  XmmReg1, XmmReg2_m128 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xdd; XmmReg1 ... & XmmReg2_m128 {
	XmmReg1 = aesenclast(XmmReg1, XmmReg2_m128);
}
0: Constructor line ia.sinc:8683(id0.1493) printpiece=[AESENCLAST,  ,  A, ,,  ,  B]
Pattern id=1493 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:DD:XX)

Line ia.sinc:8656 :AESDEC XmmReg1, XmmReg2_m128 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xde; XmmReg1 ... & XmmReg2_m128 {
	XmmReg1 = aesdec(XmmReg1, XmmReg2_m128);
}
0: Constructor line ia.sinc:8656(id0.1487) printpiece=[AESDEC,  ,  A, ,,  ,  B]
Pattern id=1487 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:DE:XX)

Line ia.sinc:8665 :AESDECLAST  XmmReg1, XmmReg2_m128 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xdf; XmmReg1 ... & XmmReg2_m128 {
	XmmReg1 = aesdeclast(XmmReg1, XmmReg2_m128);
}
0: Constructor line ia.sinc:8665(id0.1489) printpiece=[AESDECLAST,  ,  A, ,,  ,  B]
Pattern id=1489 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:DF:XX)

Line ia.sinc:3143 :MOVBE Reg16, m16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x38; byte=0xf0; Reg16 ... & m16  { Reg16 = swap_bytes( m16 ); }
0: Constructor line ia.sinc:3143(id0.304) printpiece=[MOVBE,  ,  A, ,,  ,  B]
Pattern id=304 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:38:F0:XX)

Line ia.sinc:8608 :CRC32 Reg32, rm8  is vexMode=0 &            $(PRE_F2) &            byte=0x0F; byte=0x38; byte=0xF0; Reg32 ... & check_Reg32_dest ... & rm8  { Reg32 = crc32(Reg32, rm8);  build check_Reg32_dest; }
1: Constructor line ia.sinc:8608(id0.1472) printpiece=[CRC32,  ,  A, ,,  ,  C]
Pattern id=1472 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:38:F0:XX)

Line ia.sinc:3144 :MOVBE Reg32, m32       is vexMode=0 & opsize=1 & mandover=0 & byte=0xf; byte=0x38; byte=0xf0; Reg32 ... & m32  { Reg32 = swap_bytes( m32 ); }
0: Constructor line ia.sinc:3144(id0.305) printpiece=[MOVBE,  ,  A, ,,  ,  B]
Pattern id=305 pattern=cmb:(ctx:X[xx01]:X[000x]:X[0xxx]:XX,ins:0F:38:F0:XX)

Line ia.sinc:8608 :CRC32 Reg32, rm8  is vexMode=0 &            $(PRE_F2) &            byte=0x0F; byte=0x38; byte=0xF0; Reg32 ... & check_Reg32_dest ... & rm8  { Reg32 = crc32(Reg32, rm8);  build check_Reg32_dest; }
0: Constructor line ia.sinc:8608(id0.1472) printpiece=[CRC32,  ,  A, ,,  ,  C]
Pattern id=1472 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:38:F0:XX)

Line ia.sinc:8609 :CRC32 Reg32, rm16 is vexMode=0 & opsize=0 & $(PRE_F2) &            byte=0x0F; byte=0x38; byte=0xF1; Reg32 ... & check_Reg32_dest ... & rm16 { Reg32 = crc32(Reg32, rm16); build check_Reg32_dest; }
0: Constructor line ia.sinc:8609(id0.1473) printpiece=[CRC32,  ,  A, ,,  ,  C]
Pattern id=1473 pattern=cmb:(ctx:X[xx00]:X[1xxx]:X[0xxx]:XX,ins:0F:38:F1:XX)

Line ia.sinc:3145 :MOVBE m16, Reg16       is vexMode=0 & opsize=0 & byte=0xf; byte=0x38; byte=0xf1; Reg16 ... & m16  { m16 = swap_bytes( Reg16 ); }
1: Constructor line ia.sinc:3145(id0.306) printpiece=[MOVBE,  ,  B, ,,  ,  A]
Pattern id=306 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:38:F1:XX)

Line ia.sinc:3146 :MOVBE m32, Reg32       is vexMode=0 & opsize=1 & mandover=0 & byte=0xf; byte=0x38; byte=0xf1; Reg32 ... & m32  { m32 = swap_bytes( Reg32 ); }
0: Constructor line ia.sinc:3146(id0.307) printpiece=[MOVBE,  ,  B, ,,  ,  A]
Pattern id=307 pattern=cmb:(ctx:X[xx01]:X[000x]:X[0xxx]:XX,ins:0F:38:F1:XX)

Line ia.sinc:8610 :CRC32 Reg32, rm32 is vexMode=0 & opsize=1 & $(PRE_F2) &            byte=0x0F; byte=0x38; byte=0xF1; Reg32 ... & check_Reg32_dest ... & rm32 { Reg32 = crc32(Reg32, rm32); build check_Reg32_dest; }
0: Constructor line ia.sinc:8610(id0.1474) printpiece=[CRC32,  ,  A, ,,  ,  C]
Pattern id=1474 pattern=cmb:(ctx:X[xx01]:X[1xxx]:X[0xxx]:XX,ins:0F:38:F1:XX)

Line cet.sinc:58 :WRUSSD rm32,Reg32 is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x38; byte=0xf5; rm32 & Reg32 ... { 
    writeToUserShadowStack(rm32, Reg32);
}
0: Constructor line cet.sinc:58(id0.2143) printpiece=[WRUSSD,  ,  A, ,,  B]
Pattern id=2143 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:F5:XX)

Line adx.sinc:1 :ADCX Reg32, rm32      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x38; byte=0xF6; rm32 & Reg32 ... & check_Reg32_dest ... {
	tmp:5 = zext(Reg32) + zext(rm32) + zext(CF);
	tmpCF:1 = tmp(4); # just the carry byte 
	CF = tmpCF != 0;
	Reg32 = tmp:4;
	build check_Reg32_dest;
}
0: Constructor line adx.sinc:1(id0.2085) printpiece=[ADCX,  ,  B, ,,  ,  A]
Pattern id=2085 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:38:F6:XX)

Line adx.sinc:18 :ADOX Reg32, rm32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x38; byte=0xF6; rm32 & Reg32 ... & check_Reg32_dest ... {
	tmp:5 = zext(Reg32) + zext(rm32) + zext(OF);
	tmpOF:1 = tmp(4); # just the carry byte 
	OF = tmpOF != 0;
	Reg32 = tmp:4;
	build check_Reg32_dest;
}
1: Constructor line adx.sinc:18(id0.2086) printpiece=[ADOX,  ,  B, ,,  ,  A]
Pattern id=2086 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:38:F6:XX)

Line cet.sinc:49 :WRSSD rm32,Reg32 is vexMode=0 & byte=0x0f; byte=0x38; byte=0xf6; rm32 & Reg32 ... { 
    writeToShadowStack(rm32, Reg32);
}
2: Constructor line cet.sinc:49(id0.2142) printpiece=[WRSSD,  ,  A, ,,  B]
Pattern id=2142 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:38:F6:XX)

Line ia.sinc:8469 :ROUNDPS XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x08; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = roundps(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8469(id0.1427) printpiece=[ROUNDPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1427 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:08:[11xx]X)

Line ia.sinc:8468 :ROUNDPS XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x08; XmmReg ... & m128; imm8 { XmmReg = roundps(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8468(id0.1426) printpiece=[ROUNDPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1426 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:08:XX)

Line ia.sinc:8477 :ROUNDPD XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x09; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = roundpd(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8477(id0.1431) printpiece=[ROUNDPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1431 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:09:[11xx]X)

Line ia.sinc:8476 :ROUNDPD XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x09; XmmReg ... & m128; imm8 { XmmReg = roundpd(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8476(id0.1430) printpiece=[ROUNDPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1430 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:09:XX)

Line ia.sinc:8473 :ROUNDSS XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0A; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = roundss(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8473(id0.1429) printpiece=[ROUNDSS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1429 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0A:[11xx]X)

Line ia.sinc:8472 :ROUNDSS XmmReg, m32, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0A; XmmReg ... & m32; imm8 { XmmReg = roundss(XmmReg, m32, imm8:8); }
1: Constructor line ia.sinc:8472(id0.1428) printpiece=[ROUNDSS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1428 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0A:XX)

Line ia.sinc:8481 :ROUNDSD XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0B; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = roundsd(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8481(id0.1433) printpiece=[ROUNDSD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1433 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0B:[11xx]X)

Line ia.sinc:8480 :ROUNDSD XmmReg, m64, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0B; XmmReg ... & m64; imm8 { XmmReg = roundsd(XmmReg, m64, imm8:8); }
1: Constructor line ia.sinc:8480(id0.1432) printpiece=[ROUNDSD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1432 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0B:XX)

Line ia.sinc:8350 :BLENDPS XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0C; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = blendps(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8350(id0.1399) printpiece=[BLENDPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1399 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0C:[11xx]X)

Line ia.sinc:8349 :BLENDPS XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0C; XmmReg ... & m128; imm8 { XmmReg = blendps(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8349(id0.1398) printpiece=[BLENDPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1398 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0C:XX)

Line ia.sinc:8354 :BLENDPD XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0D; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = blendpd(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8354(id0.1401) printpiece=[BLENDPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1401 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0D:[11xx]X)

Line ia.sinc:8353 :BLENDPD XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0D; XmmReg ... & m128; imm8 { XmmReg = blendpd(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8353(id0.1400) printpiece=[BLENDPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1400 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0D:XX)

Line ia.sinc:8370 :PBLENDW XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0E; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = pblendw(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8370(id0.1409) printpiece=[PBLENDW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1409 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0E:[11xx]X)

Line ia.sinc:8369 :PBLENDW XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0E; XmmReg ... & m128; imm8 { XmmReg = pblendw(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8369(id0.1408) printpiece=[PBLENDW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1408 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0E:XX)

Line ia.sinc:6387 :PALIGNR        mmxreg1, mmxreg2, imm8  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x3A; byte=0x0F; mmxmod = 3 & mmxreg1 & mmxreg2; imm8
{
    temp:16 = ( ( zext(mmxreg1) << 64 ) | zext( mmxreg2 ) ) >> ( imm8 * 8 );
    mmxreg1 = temp:8;
}
0: Constructor line ia.sinc:6387(id0.1065) printpiece=[PALIGNR,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1065 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:3A:0F:[11xx]X)

Line ia.sinc:6381 :PALIGNR        mmxreg, m64, imm8       is vexMode=0 & mandover=0 & byte=0x0F; byte=0x3A; byte=0x0F; m64 & mmxreg ...; imm8
{
    temp:16 = ( ( zext(mmxreg) << 64 ) | zext( m64 ) ) >> ( imm8 * 8 );
    mmxreg = temp:8;
}
1: Constructor line ia.sinc:6381(id0.1064) printpiece=[PALIGNR,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1064 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:3A:0F:XX)

Line ia.sinc:6399 :PALIGNR        XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0F; xmmmod=3 & XmmReg1 & XmmReg2; imm8
{
    temp:32 = ( ( zext(XmmReg1) << 128 ) | zext( XmmReg2 ) ) >> ( imm8 * 8 );
    XmmReg1 = temp:16;
}
0: Constructor line ia.sinc:6399(id0.1067) printpiece=[PALIGNR,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1067 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0F:[11xx]X)

Line ia.sinc:6393 :PALIGNR        XmmReg1, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x0F; m128 & XmmReg1 ...; imm8
{
    temp:32 = ( ( zext(XmmReg1) << 128 ) | zext( m128 ) ) >> ( imm8 * 8 );
    XmmReg1 = temp:16;
}
1: Constructor line ia.sinc:6393(id0.1066) printpiece=[PALIGNR,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1066 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:0F:XX)

Line ia.sinc:8505 :PEXTRB rm8, XmmReg, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x14; XmmReg ... & rm8; imm8 { rm8 = pextrb(XmmReg, imm8:8); }
0: Constructor line ia.sinc:8505(id0.1439) printpiece=[PEXTRB,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1439 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:14:XX)

Line ia.sinc:6817 :PEXTRW        Rmr32, XmmReg1, imm8 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x15; (mod = 3 & Rmr32 & check_Rmr32_dest) & XmmReg1 ; imm8
{
    temp:16 = XmmReg1 >> ( (imm8 & 0x07) * 16 );
    Rmr32 = zext(temp:2);
    build check_Rmr32_dest;
}
0: Constructor line ia.sinc:6817(id0.1110) printpiece=[PEXTRW,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1110 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:15:[11xx]X)

Line ia.sinc:6824 :PEXTRW        m16, XmmReg1, imm8 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x15; XmmReg1 ... & m16; imm8
{
    temp:16 = XmmReg1 >> ( (imm8 & 0x07) * 16 );
    m16 = temp:2;
}
1: Constructor line ia.sinc:6824(id0.1111) printpiece=[PEXTRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1111 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:15:XX)

Line ia.sinc:8508 :PEXTRD rm32, XmmReg, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x16; XmmReg ... & rm32 & check_rm32_dest ...; imm8 { rm32 = pextrd(XmmReg, imm8:8); build check_rm32_dest; }
0: Constructor line ia.sinc:8508(id0.1440) printpiece=[PEXTRD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1440 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:16:XX)

Line ia.sinc:8502 :EXTRACTPS rm32, XmmReg, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x17; XmmReg ... & rm32 & check_rm32_dest ...; imm8 { rm32 = extractps(XmmReg, imm8:8); build check_rm32_dest; }
0: Constructor line ia.sinc:8502(id0.1438) printpiece=[EXTRACTPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1438 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:17:XX)

Line ia.sinc:8488 :PINSRB XmmReg, rm8, imm8       is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x20; XmmReg ... & rm8; imm8 { XmmReg = pinsrb(XmmReg, rm8, imm8:8); }
0: Constructor line ia.sinc:8488(id0.1436) printpiece=[PINSRB,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1436 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:20:XX)

Line ia.sinc:8485 :INSERTPS XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x21; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = insertps(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8485(id0.1435) printpiece=[INSERTPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1435 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:21:[11xx]X)

Line ia.sinc:8484 :INSERTPS XmmReg, m32, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x21; XmmReg ... & m32; imm8 { XmmReg = insertps(XmmReg, m32, imm8:8); }
1: Constructor line ia.sinc:8484(id0.1434) printpiece=[INSERTPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1434 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:21:XX)

Line ia.sinc:8491 :PINSRD XmmReg, rm32, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x22; XmmReg ... & rm32; imm8 { XmmReg = pinsrd(XmmReg, rm32, imm8:8); }
0: Constructor line ia.sinc:8491(id0.1437) printpiece=[PINSRD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1437 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:22:XX)

Line ia.sinc:8342 :DPPS XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x40; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = dpps(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8342(id0.1395) printpiece=[DPPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1395 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:40:[11xx]X)

Line ia.sinc:8341 :DPPS XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x40; XmmReg ... & m128; imm8 { XmmReg = dpps(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8341(id0.1394) printpiece=[DPPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1394 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:40:XX)

Line ia.sinc:8346 :DPPD XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x41; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = dppd(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8346(id0.1397) printpiece=[DPPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1397 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:41:[11xx]X)

Line ia.sinc:8345 :DPPD XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x41; XmmReg ... & m128; imm8 { XmmReg = dppd(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8345(id0.1396) printpiece=[DPPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1396 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:41:XX)

Line ia.sinc:8326 :MPSADBW XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x42; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = mpsadbw(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8326(id0.1387) printpiece=[MPSADBW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1387 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:42:[11xx]X)

Line ia.sinc:8325 :MPSADBW XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x42; XmmReg ... & m128; imm8 { XmmReg = mpsadbw(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8325(id0.1386) printpiece=[MPSADBW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1386 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:42:XX)

Line pclmulqdq.sinc:19 :PCLMULLQLQDQ XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; byte=0x00
{
    local src1:16 = zext(XmmReg1[0,64]);
    local src2:16 = zext(XmmReg2[0,64]);
    pclmul(src1,src2,XmmReg1);
}
0: Constructor line pclmulqdq.sinc:19(id0.2088) printpiece=[PCLMULLQLQDQ,  ,  A, ,,  ,  B]
Pattern id=2088 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X:00:XX:XX:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
1: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
2: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:26 :PCLMULHQLQDQ XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; byte=0x01
{
    local src1:16 = zext(XmmReg1[64,64]);
    local src2:16 = zext(XmmReg2[0,64]);
    pclmul(src1,src2,XmmReg1);
}
0: Constructor line pclmulqdq.sinc:26(id0.2089) printpiece=[PCLMULHQLQDQ,  ,  A, ,,  ,  B]
Pattern id=2089 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X:01:XX:XX:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
1: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
2: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:33 :PCLMULLQHQDQ XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; byte=0x10
{
    local src1:16 = zext(XmmReg1[0,64]);
    local src2:16 = zext(XmmReg2[64,64]);
    pclmul(src1,src2,XmmReg1);
}
0: Constructor line pclmulqdq.sinc:33(id0.2090) printpiece=[PCLMULLQHQDQ,  ,  A, ,,  ,  B]
Pattern id=2090 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X:10:XX:XX:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
1: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
2: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:40 :PCLMULHQHQDQ XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; byte=0x11
{
    local src1:16 = zext(XmmReg1[64,64]);
    local src2:16 = zext(XmmReg2[64,64]);
    pclmul(src1,src2,XmmReg1);
}
0: Constructor line pclmulqdq.sinc:40(id0.2091) printpiece=[PCLMULHQHQDQ,  ,  A, ,,  ,  B]
Pattern id=2091 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X:11:XX:XX:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
1: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
2: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line pclmulqdq.sinc:47 :PCLMULQDQ XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg1[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg1[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1); 
}
0: Constructor line pclmulqdq.sinc:47(id0.2092) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:[11xx]X)

Line pclmulqdq.sinc:70 :PCLMULQDQ XmmReg, m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0f; byte=0x3a; byte=0x44; XmmReg ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(XmmReg[64,64]);
	
	<done1>
        local m:16 = m128;		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
     pclmul(src1,src2,XmmReg);
}
1: Constructor line pclmulqdq.sinc:70(id0.2093) printpiece=[PCLMULQDQ,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=2093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:44:XX)

Line sha.sinc:7 :SHA1RNDS4 XmmReg1, XmmReg2_m128, imm8 is vexMode=0 & byte=0x0F; byte=0x3A; byte=0xCC; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	XmmReg1 = sha1rnds4_sha( XmmReg1, XmmReg2_m128, imm8:1 );
}
0: Constructor line sha.sinc:7(id0.2130) printpiece=[SHA1RNDS4,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2130 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:3A:CC:XX)

Line ia.sinc:8701 :AESKEYGENASSIST XmmReg1, XmmReg2_m128, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0xdf; XmmReg1 ... & XmmReg2_m128; imm8 {
	XmmReg1 = aeskeygenassist(XmmReg2_m128, imm8:1);
}
0: Constructor line ia.sinc:8701(id0.1497) printpiece=[AESKEYGENASSIST,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1497 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:DF:XX)

Line ia.sinc:8623 :PCMPESTRM XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x60; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XMM0 = pcmpestrm(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8623(id0.1478) printpiece=[PCMPESTRM,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1478 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:60:[11xx]X)

Line ia.sinc:8622 :PCMPESTRM XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x60; XmmReg ... & m128; imm8 { XMM0 = pcmpestrm(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8622(id0.1477) printpiece=[PCMPESTRM,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1477 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:60:XX)

Line ia.sinc:8619 :PCMPESTRI XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x61; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { ECX = pcmpestri(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8619(id0.1476) printpiece=[PCMPESTRI,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1476 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:61:[11xx]X)

Line ia.sinc:8618 :PCMPESTRI XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x61; XmmReg ... & m128; imm8 { ECX = pcmpestri(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8618(id0.1475) printpiece=[PCMPESTRI,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1475 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:61:XX)

Line ia.sinc:8631 :PCMPISTRM XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x62; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XMM0 = pcmpistrm(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8631(id0.1482) printpiece=[PCMPISTRM,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1482 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:62:[11xx]X)

Line ia.sinc:8630 :PCMPISTRM XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x62; XmmReg ... & m128; imm8 { XMM0 = pcmpistrm(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8630(id0.1481) printpiece=[PCMPISTRM,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1481 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:62:XX)

Line ia.sinc:8627 :PCMPISTRI XmmReg1, XmmReg2, imm8 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x63; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { ECX = pcmpistri(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8627(id0.1480) printpiece=[PCMPISTRI,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1480 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:63:[11xx]X)

Line ia.sinc:8626 :PCMPISTRI XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x3A; byte=0x63; XmmReg ... & m128; imm8 { ECX = pcmpistri(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8626(id0.1479) printpiece=[PCMPISTRI,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1479 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:3A:63:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2191 :CMOV^cc Reg16,rm16 is vexMode=0 & opsize=0 & byte=0xf; row=4 & cc; rm16 & Reg16 ...    { if (!cc) goto inst_next; Reg16 = rm16; }
0: Constructor line ia.sinc:2191(id0.132) printpiece=[CMOV,  A,  ,  C, ,,  B]
Pattern id=132 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:4X:XX:XX)

Line ia.sinc:2192 :CMOV^cc Reg32,rm32 is vexMode=0 & opsize=1 & byte=0xf; row=4 & cc; rm32 & Reg32 ... & check_Reg32_dest ...   { build check_Reg32_dest; if (!cc) goto inst_next; Reg32 = rm32;}
0: Constructor line ia.sinc:2192(id0.133) printpiece=[CMOV,  A,  ,  C, ,,  B]
Pattern id=133 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:4X:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:5801 :MOVMSKPS     Reg32, XmmReg2      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x50; XmmReg2 & Reg32 { Reg32 = movmskps(Reg32, XmmReg2); }
0: Constructor line ia.sinc:5801(id0.966) printpiece=[MOVMSKPS,  ,  B, ,,  ,  A]
Pattern id=966 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:50:XX:XX)

Line ia.sinc:5798 :MOVMSKPD     Reg32, XmmReg2      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x50; XmmReg2 & Reg32 { Reg32 = movmskpd(Reg32, XmmReg2); }
0: Constructor line ia.sinc:5798(id0.965) printpiece=[MOVMSKPD,  ,  B, ,,  ,  A]
Pattern id=965 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:50:XX:XX)

Line ia.sinc:8088 :SQRTPS          XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = sqrtps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8088(id0.1347) printpiece=[SQRTPS,  ,  A, ,,  ,  B]
Pattern id=1347 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8087 :SQRTPS          XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x51; XmmReg ... & m128 { XmmReg = sqrtps(XmmReg, m128); }
1: Constructor line ia.sinc:8087(id0.1346) printpiece=[SQRTPS,  ,  A, ,,  ,  B]
Pattern id=1346 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8084 :SQRTPD          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = sqrtpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8084(id0.1345) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1345 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8083 :SQRTPD          XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; XmmReg ... & m128 { XmmReg = sqrtpd(XmmReg, m128); }
1: Constructor line ia.sinc:8083(id0.1344) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1344 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8084 :SQRTPD          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = sqrtpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8084(id0.1345) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1345 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8083 :SQRTPD          XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; XmmReg ... & m128 { XmmReg = sqrtpd(XmmReg, m128); }
1: Constructor line ia.sinc:8083(id0.1344) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1344 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8094 :SQRTSS          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,32] = sqrt(XmmReg2[0,32]); }
2: Constructor line ia.sinc:8094(id0.1351) printpiece=[SQRTSS,  ,  A, ,,  ,  B]
Pattern id=1351 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8093 :SQRTSS          XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x51; XmmReg ... & m32 { XmmReg[0,32] = sqrt(m32); }
3: Constructor line ia.sinc:8093(id0.1350) printpiece=[SQRTSS,  ,  A, ,,  ,  B]
Pattern id=1350 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8084 :SQRTPD          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = sqrtpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8084(id0.1345) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1345 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8083 :SQRTPD          XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x51; XmmReg ... & m128 { XmmReg = sqrtpd(XmmReg, m128); }
1: Constructor line ia.sinc:8083(id0.1344) printpiece=[SQRTPD,  ,  A, ,,  ,  B]
Pattern id=1344 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8091 :SQRTSD          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,64] = sqrt(XmmReg2[0,64]); }
2: Constructor line ia.sinc:8091(id0.1349) printpiece=[SQRTSD,  ,  A, ,,  ,  B]
Pattern id=1349 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8090 :SQRTSD          XmmReg, m64      is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x51; XmmReg ... & m64 { XmmReg[0,64] = sqrt(m64); }
3: Constructor line ia.sinc:8090(id0.1348) printpiece=[SQRTSD,  ,  A, ,,  ,  B]
Pattern id=1348 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8094 :SQRTSS          XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x51; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,32] = sqrt(XmmReg2[0,32]); }
4: Constructor line ia.sinc:8094(id0.1351) printpiece=[SQRTSS,  ,  A, ,,  ,  B]
Pattern id=1351 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:51:[11xx]X:XX)

Line ia.sinc:8093 :SQRTSS          XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x51; XmmReg ... & m32 { XmmReg[0,32] = sqrt(m32); }
5: Constructor line ia.sinc:8093(id0.1350) printpiece=[SQRTSS,  ,  A, ,,  ,  B]
Pattern id=1350 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:51:XX:XX)

Line ia.sinc:8036 :RSQRTPS         XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x52; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = rsqrtps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8036(id0.1337) printpiece=[RSQRTPS,  ,  A, ,,  ,  B]
Pattern id=1337 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:52:[11xx]X:XX)

Line ia.sinc:8035 :RSQRTPS         XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x52; XmmReg ... & m128 { XmmReg = rsqrtps(XmmReg, m128); }
1: Constructor line ia.sinc:8035(id0.1336) printpiece=[RSQRTPS,  ,  A, ,,  ,  B]
Pattern id=1336 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:52:XX:XX)

Line ia.sinc:8040 :RSQRTSS         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x52; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = rsqrtss(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8040(id0.1339) printpiece=[RSQRTSS,  ,  A, ,,  ,  B]
Pattern id=1339 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:52:[11xx]X:XX)

Line ia.sinc:8039 :RSQRTSS         XmmReg, m32      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x52; XmmReg ... & m32 { XmmReg = rsqrtss(XmmReg, m32); }
1: Constructor line ia.sinc:8039(id0.1338) printpiece=[RSQRTSS,  ,  A, ,,  ,  B]
Pattern id=1338 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:52:XX:XX)

Line ia.sinc:8028 :RCPPS           XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x53; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = rcpps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8028(id0.1333) printpiece=[RCPPS,  ,  A, ,,  ,  B]
Pattern id=1333 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:53:[11xx]X:XX)

Line ia.sinc:8027 :RCPPS           XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x53; XmmReg ... & m128 { XmmReg = rcpps(XmmReg, m128); }
1: Constructor line ia.sinc:8027(id0.1332) printpiece=[RCPPS,  ,  A, ,,  ,  B]
Pattern id=1332 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:53:XX:XX)

Line ia.sinc:8032 :RCPSS           XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x53; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = rcpss(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:8032(id0.1335) printpiece=[RCPSS,  ,  A, ,,  ,  B]
Pattern id=1335 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:53:[11xx]X:XX)

Line ia.sinc:8031 :RCPSS           XmmReg, m32      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x53; XmmReg ... & m32 { XmmReg = rcpss(XmmReg, m32); }
1: Constructor line ia.sinc:8031(id0.1334) printpiece=[RCPSS,  ,  A, ,,  ,  B]
Pattern id=1334 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:53:XX:XX)

Line ia.sinc:4763 :ANDPS        XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x54; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] & XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] & XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] & XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] & XmmReg2[96,32];
}
0: Constructor line ia.sinc:4763(id0.834) printpiece=[ANDPS,  ,  A, ,,  ,  B]
Pattern id=834 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:54:[11xx]X:XX)

Line ia.sinc:4753 :ANDPS        XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x54; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] & m[0,32];
    XmmReg[32,32] = XmmReg[32,32] & m[32,32];
    XmmReg[64,32] = XmmReg[64,32] & m[64,32];
    XmmReg[96,32] = XmmReg[96,32] & m[96,32];
}
1: Constructor line ia.sinc:4753(id0.833) printpiece=[ANDPS,  ,  B, ,,  ,  A]
Pattern id=833 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:54:XX:XX)

Line ia.sinc:4746 :ANDPD  XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x54; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] & XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] & XmmReg2[64,64];
}
0: Constructor line ia.sinc:4746(id0.832) printpiece=[ANDPD,  ,  A, ,,  ,  B]
Pattern id=832 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:54:[11xx]X:XX)

Line ia.sinc:4738 :ANDPD  XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x54; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] & m[0,64];
    XmmReg[64,64] = XmmReg[64,64] & m[64,64];
}
1: Constructor line ia.sinc:4738(id0.831) printpiece=[ANDPD,  ,  B, ,,  ,  A]
Pattern id=831 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:54:XX:XX)

Line ia.sinc:4795 :ANDNPS       XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x55; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = ~XmmReg1[0,32] & XmmReg2[0,32];
    XmmReg1[32,32] = ~XmmReg1[32,32] & XmmReg2[32,32];
    XmmReg1[64,32] = ~XmmReg1[64,32] & XmmReg2[64,32];
    XmmReg1[96,32] = ~XmmReg1[96,32] & XmmReg2[96,32];
}
0: Constructor line ia.sinc:4795(id0.838) printpiece=[ANDNPS,  ,  A, ,,  ,  B]
Pattern id=838 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:55:[11xx]X:XX)

Line ia.sinc:4786 :ANDNPS       XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x55; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = ~XmmReg[0,32] & m[0,32];
    XmmReg[32,32] = ~XmmReg[32,32] & m[32,32];
    XmmReg[64,32] = ~XmmReg[64,32] & m[64,32];
    XmmReg[96,32] = ~XmmReg[96,32] & m[96,32];
}
1: Constructor line ia.sinc:4786(id0.837) printpiece=[ANDNPS,  ,  B, ,,  ,  A]
Pattern id=837 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:55:XX:XX)

Line ia.sinc:4779 :ANDNPD       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x55; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = ~XmmReg1[0,64] & XmmReg2[0,64];
    XmmReg1[64,64] = ~XmmReg1[64,64] & XmmReg2[64,64];
}
0: Constructor line ia.sinc:4779(id0.836) printpiece=[ANDNPD,  ,  A, ,,  ,  B]
Pattern id=836 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:55:[11xx]X:XX)

Line ia.sinc:4772 :ANDNPD       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x55; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = ~XmmReg[0,64] & m[0,64];
    XmmReg[64,64] = ~XmmReg[64,64] & m[64,64];
}
1: Constructor line ia.sinc:4772(id0.835) printpiece=[ANDNPD,  ,  B, ,,  ,  A]
Pattern id=835 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:55:XX:XX)

Line ia.sinc:6004 :ORPS          XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x56; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = XmmReg1 | XmmReg2; }
0: Constructor line ia.sinc:6004(id0.1007) printpiece=[ORPS,  ,  A, ,,  ,  B]
Pattern id=1007 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:56:[11xx]X:XX)

Line ia.sinc:6003 :ORPS          XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x56; XmmReg ... & m128 { XmmReg = XmmReg | m128; }
1: Constructor line ia.sinc:6003(id0.1006) printpiece=[ORPS,  ,  A, ,,  ,  B]
Pattern id=1006 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:56:XX:XX)

Line ia.sinc:6001 :ORPD          XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x56; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = XmmReg1 | XmmReg2; }
0: Constructor line ia.sinc:6001(id0.1005) printpiece=[ORPD,  ,  A, ,,  ,  B]
Pattern id=1005 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:56:[11xx]X:XX)

Line ia.sinc:6000 :ORPD          XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x56; XmmReg ... & m128 { XmmReg = XmmReg | m128; }
1: Constructor line ia.sinc:6000(id0.1004) printpiece=[ORPD,  ,  A, ,,  ,  B]
Pattern id=1004 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:56:XX:XX)

Line ia.sinc:8252 :XORPS           XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x57; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = ( XmmReg1[0,32] ^ XmmReg2[0,32] );
    XmmReg1[32,32] = ( XmmReg1[32,32] ^ XmmReg2[32,32] );
    XmmReg1[64,32] = ( XmmReg1[64,32] ^ XmmReg2[64,32] );
    XmmReg1[96,32] = ( XmmReg1[96,32] ^ XmmReg2[96,32] );
}
0: Constructor line ia.sinc:8252(id0.1375) printpiece=[XORPS,  ,  A, ,,  ,  B]
Pattern id=1375 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:57:[11xx]X:XX)

Line ia.sinc:8243 :XORPS           XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x57; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = ( XmmReg[0,32] ^ m[0,32] );
    XmmReg[32,32] = ( XmmReg[32,32] ^ m[32,32] );
    XmmReg[64,32] = ( XmmReg[64,32] ^ m[64,32] );
    XmmReg[96,32] = ( XmmReg[96,32] ^ m[96,32] );
}
1: Constructor line ia.sinc:8243(id0.1374) printpiece=[XORPS,  ,  B, ,,  ,  A]
Pattern id=1374 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:57:XX:XX)

Line ia.sinc:8237 :XORPD           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x57; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = ( XmmReg1[0,64] ^ XmmReg2[0,64] );
    XmmReg1[64,64] = ( XmmReg1[64,64] ^ XmmReg2[64,64] );
}
0: Constructor line ia.sinc:8237(id0.1373) printpiece=[XORPD,  ,  A, ,,  ,  B]
Pattern id=1373 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:57:[11xx]X:XX)

Line ia.sinc:8230 :XORPD           XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x57; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = ( XmmReg[0,64] ^ m[0,64] );
    XmmReg[64,64] = ( XmmReg[64,64] ^ m[64,64] );
}
1: Constructor line ia.sinc:8230(id0.1372) printpiece=[XORPD,  ,  B, ,,  ,  A]
Pattern id=1372 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:57:XX:XX)

Line ia.sinc:4679 :ADDPS        XmmReg1, XmmReg2 is vexMode=0 & mandover=0 & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f+ XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] f+ XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] f+ XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] f+ XmmReg2[96,32];
}
0: Constructor line ia.sinc:4679(id0.822) printpiece=[ADDPS,  ,  A, ,,  ,  B]
Pattern id=822 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4670 :ADDPS        XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x58; m128 & XmmReg ...
{
    local m:16 = m128;	# Guarantee value is in a fixed location
    XmmReg[0,32] = XmmReg[0,32] f+ m[0,32];
    XmmReg[32,32] = XmmReg[32,32] f+ m[32,32];
    XmmReg[64,32] = XmmReg[64,32] f+ m[64,32];
    XmmReg[96,32] = XmmReg[96,32] f+ m[96,32];
}
1: Constructor line ia.sinc:4670(id0.821) printpiece=[ADDPS,  ,  B, ,,  ,  A]
Pattern id=821 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4664 :ADDPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64]  = XmmReg1[0,64]  f+ XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f+ XmmReg2[64,64];
}
0: Constructor line ia.sinc:4664(id0.820) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=820 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4658 :ADDPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; XmmReg ... & m128
{
    XmmReg[0,64]  = XmmReg[0,64]  f+ m128[0,64];
    XmmReg[64,64] = XmmReg[64,64] f+ m128[64,64];
}
1: Constructor line ia.sinc:4658(id0.819) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=819 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4664 :ADDPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64]  = XmmReg1[0,64]  f+ XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f+ XmmReg2[64,64];
}
0: Constructor line ia.sinc:4664(id0.820) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=820 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4658 :ADDPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; XmmReg ... & m128
{
    XmmReg[0,64]  = XmmReg[0,64]  f+ m128[0,64];
    XmmReg[64,64] = XmmReg[64,64] f+ m128[64,64];
}
1: Constructor line ia.sinc:4658(id0.819) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=819 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4702 :ADDSS        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f+ XmmReg2[0,32];
}
2: Constructor line ia.sinc:4702(id0.826) printpiece=[ADDSS,  ,  A, ,,  ,  B]
Pattern id=826 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4697 :ADDSS        XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x58; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f+ m32;
}
3: Constructor line ia.sinc:4697(id0.825) printpiece=[ADDSS,  ,  B, ,,  ,  A]
Pattern id=825 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4664 :ADDPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64]  = XmmReg1[0,64]  f+ XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f+ XmmReg2[64,64];
}
0: Constructor line ia.sinc:4664(id0.820) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=820 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4658 :ADDPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x58; XmmReg ... & m128
{
    XmmReg[0,64]  = XmmReg[0,64]  f+ m128[0,64];
    XmmReg[64,64] = XmmReg[64,64] f+ m128[64,64];
}
1: Constructor line ia.sinc:4658(id0.819) printpiece=[ADDPD,  ,  A, ,,  ,  B]
Pattern id=819 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4692 :ADDSD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f+ XmmReg2[0,64];
}
2: Constructor line ia.sinc:4692(id0.824) printpiece=[ADDSD,  ,  A, ,,  ,  B]
Pattern id=824 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4687 :ADDSD        XmmReg, m64      is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x58; m64 & XmmReg ...
{
    XmmReg[0,64] = XmmReg[0,64] f+ m64;
}
3: Constructor line ia.sinc:4687(id0.823) printpiece=[ADDSD,  ,  B, ,,  ,  A]
Pattern id=823 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:4702 :ADDSS        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x58; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f+ XmmReg2[0,32];
}
4: Constructor line ia.sinc:4702(id0.826) printpiece=[ADDSS,  ,  A, ,,  ,  B]
Pattern id=826 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:58:[11xx]X:XX)

Line ia.sinc:4697 :ADDSS        XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x58; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f+ m32;
}
5: Constructor line ia.sinc:4697(id0.825) printpiece=[ADDSS,  ,  B, ,,  ,  A]
Pattern id=825 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:58:XX:XX)

Line ia.sinc:5972 :MULPS        XmmReg1, XmmReg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f* XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] f* XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] f* XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] f* XmmReg2[96,32];
}
0: Constructor line ia.sinc:5972(id0.999) printpiece=[MULPS,  ,  A, ,,  ,  B]
Pattern id=999 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5963 :MULPS        XmmReg, m128     is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x59; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] f* m[0,32];
    XmmReg[32,32] = XmmReg[32,32] f* m[32,32];
    XmmReg[64,32] = XmmReg[64,32] f* m[64,32];
    XmmReg[96,32] = XmmReg[96,32] f* m[96,32];
}
1: Constructor line ia.sinc:5963(id0.998) printpiece=[MULPS,  ,  B, ,,  ,  A]
Pattern id=998 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5957 :MULPD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f* XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f* XmmReg2[64,64];
}
0: Constructor line ia.sinc:5957(id0.997) printpiece=[MULPD,  ,  A, ,,  ,  B]
Pattern id=997 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5950 :MULPD        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f* m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f* m[64,64];
}
1: Constructor line ia.sinc:5950(id0.996) printpiece=[MULPD,  ,  B, ,,  ,  A]
Pattern id=996 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5957 :MULPD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f* XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f* XmmReg2[64,64];
}
0: Constructor line ia.sinc:5957(id0.997) printpiece=[MULPD,  ,  A, ,,  ,  B]
Pattern id=997 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5950 :MULPD        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f* m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f* m[64,64];
}
1: Constructor line ia.sinc:5950(id0.996) printpiece=[MULPD,  ,  B, ,,  ,  A]
Pattern id=996 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5995 :MULSS        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f* XmmReg2[0,32];
}
2: Constructor line ia.sinc:5995(id0.1003) printpiece=[MULSS,  ,  A, ,,  ,  B]
Pattern id=1003 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5990 :MULSS        XmmReg, m32      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x59; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f* m32;
}
3: Constructor line ia.sinc:5990(id0.1002) printpiece=[MULSS,  ,  B, ,,  ,  A]
Pattern id=1002 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5957 :MULPD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f* XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f* XmmReg2[64,64];
}
0: Constructor line ia.sinc:5957(id0.997) printpiece=[MULPD,  ,  A, ,,  ,  B]
Pattern id=997 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5950 :MULPD        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x59; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f* m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f* m[64,64];
}
1: Constructor line ia.sinc:5950(id0.996) printpiece=[MULPD,  ,  B, ,,  ,  A]
Pattern id=996 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5985 :MULSD        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f* XmmReg2[0,64];
}
2: Constructor line ia.sinc:5985(id0.1001) printpiece=[MULSD,  ,  A, ,,  ,  B]
Pattern id=1001 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5980 :MULSD        XmmReg, m64      is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x59;  m64 & XmmReg ...
{
    XmmReg[0,64] = XmmReg[0,64] f* m64;
}
3: Constructor line ia.sinc:5980(id0.1000) printpiece=[MULSD,  ,  B, ,,  ,  A]
Pattern id=1000 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5995 :MULSS        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x59; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f* XmmReg2[0,32];
}
4: Constructor line ia.sinc:5995(id0.1003) printpiece=[MULSS,  ,  A, ,,  ,  B]
Pattern id=1003 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:59:[11xx]X:XX)

Line ia.sinc:5990 :MULSS        XmmReg, m32      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x59; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f* m32;
}
5: Constructor line ia.sinc:5990(id0.1002) printpiece=[MULSS,  ,  B, ,,  ,  A]
Pattern id=1002 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:59:XX:XX)

Line ia.sinc:5266 :CVTPS2PD     XmmReg1, XmmReg2  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = float2float( XmmReg2[0,32] );
    XmmReg1[64,64] = float2float( XmmReg2[32,32] );
}
0: Constructor line ia.sinc:5266(id0.868) printpiece=[CVTPS2PD,  ,  A, ,,  ,  B]
Pattern id=868 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5259 :CVTPS2PD     XmmReg, m64       is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5A; m64 & XmmReg ...
{
    local m:8 = m64;
    XmmReg[0,64] = float2float( m[0,32] );
    XmmReg[64,64] = float2float( m[32,32] );
}
1: Constructor line ia.sinc:5259(id0.867) printpiece=[CVTPS2PD,  ,  B, ,,  ,  A]
Pattern id=867 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5208 :CVTPD2PS     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = float2float( XmmReg2[0,64] );
    XmmReg1[32,32] = float2float( XmmReg2[64,64] );
    XmmReg1[64,32] = 0;
    XmmReg1[96,32] = 0;
}
0: Constructor line ia.sinc:5208(id0.860) printpiece=[CVTPD2PS,  ,  A, ,,  ,  B]
Pattern id=860 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5199 :CVTPD2PS     XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = float2float( m[0,64] );
    XmmReg[32,32] = float2float( m[64,64] );
    XmmReg[64,32] = 0;
    XmmReg[96,32] = 0;
}
1: Constructor line ia.sinc:5199(id0.859) printpiece=[CVTPD2PS,  ,  B, ,,  ,  A]
Pattern id=859 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5208 :CVTPD2PS     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = float2float( XmmReg2[0,64] );
    XmmReg1[32,32] = float2float( XmmReg2[64,64] );
    XmmReg1[64,32] = 0;
    XmmReg1[96,32] = 0;
}
0: Constructor line ia.sinc:5208(id0.860) printpiece=[CVTPD2PS,  ,  A, ,,  ,  B]
Pattern id=860 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5199 :CVTPD2PS     XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = float2float( m[0,64] );
    XmmReg[32,32] = float2float( m[64,64] );
    XmmReg[64,32] = 0;
    XmmReg[96,32] = 0;
}
1: Constructor line ia.sinc:5199(id0.859) printpiece=[CVTPD2PS,  ,  B, ,,  ,  A]
Pattern id=859 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5348 :CVTSS2SD     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,64] = float2float(XmmReg2[0,32]);
}
2: Constructor line ia.sinc:5348(id0.878) printpiece=[CVTSS2SD,  ,  A, ,,  ,  B]
Pattern id=878 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5343 :CVTSS2SD     XmmReg, m32    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5A; m32 & XmmReg ...
{
  XmmReg[0,64] = float2float(m32);
}
3: Constructor line ia.sinc:5343(id0.877) printpiece=[CVTSS2SD,  ,  B, ,,  ,  A]
Pattern id=877 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5208 :CVTPD2PS     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = float2float( XmmReg2[0,64] );
    XmmReg1[32,32] = float2float( XmmReg2[64,64] );
    XmmReg1[64,32] = 0;
    XmmReg1[96,32] = 0;
}
0: Constructor line ia.sinc:5208(id0.860) printpiece=[CVTPD2PS,  ,  A, ,,  ,  B]
Pattern id=860 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5199 :CVTPD2PS     XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5A; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = float2float( m[0,64] );
    XmmReg[32,32] = float2float( m[64,64] );
    XmmReg[64,32] = 0;
    XmmReg[96,32] = 0;
}
1: Constructor line ia.sinc:5199(id0.859) printpiece=[CVTPD2PS,  ,  B, ,,  ,  A]
Pattern id=859 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5314 :CVTSD2SS     XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,32] = float2float(XmmReg2[0,64]);
}
2: Constructor line ia.sinc:5314(id0.874) printpiece=[CVTSD2SS,  ,  A, ,,  ,  B]
Pattern id=874 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5309 :CVTSD2SS     XmmReg, m64       is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5A; m64 & XmmReg ...
{
  XmmReg[0,32] = float2float(m64);
}
3: Constructor line ia.sinc:5309(id0.873) printpiece=[CVTSD2SS,  ,  B, ,,  ,  A]
Pattern id=873 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5348 :CVTSS2SD     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5A; xmmmod=3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,64] = float2float(XmmReg2[0,32]);
}
4: Constructor line ia.sinc:5348(id0.878) printpiece=[CVTSS2SD,  ,  A, ,,  ,  B]
Pattern id=878 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5A:[11xx]X:XX)

Line ia.sinc:5343 :CVTSS2SD     XmmReg, m32    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5A; m32 & XmmReg ...
{
  XmmReg[0,64] = float2float(m32);
}
5: Constructor line ia.sinc:5343(id0.877) printpiece=[CVTSS2SD,  ,  B, ,,  ,  A]
Pattern id=877 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5A:XX:XX)

Line ia.sinc:5161 :CVTDQ2PS     XmmReg1, XmmReg2  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5B; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = int2float( XmmReg2[0,32] );
    XmmReg1[32,32] = int2float( XmmReg2[32,32] );
    XmmReg1[64,32] = int2float( XmmReg2[64,32] );
    XmmReg1[96,32] = int2float( XmmReg2[96,32] );
}
0: Constructor line ia.sinc:5161(id0.854) printpiece=[CVTDQ2PS,  ,  A, ,,  ,  B]
Pattern id=854 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5B:[11xx]X:XX)

Line ia.sinc:5152 :CVTDQ2PS     XmmReg, m128      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5B; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = int2float( m[0,32] );
    XmmReg[32,32] = int2float( m[32,32] );
    XmmReg[64,32] = int2float( m[64,32] );
    XmmReg[96,32] = int2float( m[96,32] );
}
1: Constructor line ia.sinc:5152(id0.853) printpiece=[CVTDQ2PS,  ,  B, ,,  ,  A]
Pattern id=853 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5B:XX:XX)

Line ia.sinc:5251 :CVTPS2DQ      XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5B; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = trunc( XmmReg2[0,32] );
    XmmReg1[32,32] = trunc( XmmReg2[32,32] );
    XmmReg1[64,32] = trunc( XmmReg2[64,32] );
    XmmReg1[96,32] = trunc( XmmReg2[96,32] );
}
0: Constructor line ia.sinc:5251(id0.866) printpiece=[CVTPS2DQ,  ,  A, ,,  ,  B]
Pattern id=866 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5B:[11xx]X:XX)

Line ia.sinc:5242 :CVTPS2DQ      XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5B; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = trunc( m[0,32] );
    XmmReg[32,32] = trunc( m[32,32] );
    XmmReg[64,32] = trunc( m[64,32] );
    XmmReg[96,32] = trunc( m[96,32] );
}
1: Constructor line ia.sinc:5242(id0.865) printpiece=[CVTPS2DQ,  ,  B, ,,  ,  A]
Pattern id=865 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5B:XX:XX)

Line ia.sinc:5251 :CVTPS2DQ      XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5B; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = trunc( XmmReg2[0,32] );
    XmmReg1[32,32] = trunc( XmmReg2[32,32] );
    XmmReg1[64,32] = trunc( XmmReg2[64,32] );
    XmmReg1[96,32] = trunc( XmmReg2[96,32] );
}
0: Constructor line ia.sinc:5251(id0.866) printpiece=[CVTPS2DQ,  ,  A, ,,  ,  B]
Pattern id=866 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5B:[11xx]X:XX)

Line ia.sinc:5242 :CVTPS2DQ      XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5B; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = trunc( m[0,32] );
    XmmReg[32,32] = trunc( m[32,32] );
    XmmReg[64,32] = trunc( m[64,32] );
    XmmReg[96,32] = trunc( m[96,32] );
}
1: Constructor line ia.sinc:5242(id0.865) printpiece=[CVTPS2DQ,  ,  B, ,,  ,  A]
Pattern id=865 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5B:XX:XX)

Line ia.sinc:5416 :CVTTPS2DQ    XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5B; xmmmod=3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,32] = trunc(XmmReg2[0,32]);
  XmmReg1[32,32] = trunc(XmmReg2[32,32]);
  XmmReg1[64,32] = trunc(XmmReg2[64,32]);
  XmmReg1[96,32] = trunc(XmmReg2[96,32]);
}
2: Constructor line ia.sinc:5416(id0.886) printpiece=[CVTTPS2DQ,  ,  A, ,,  ,  B]
Pattern id=886 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5B:[11xx]X:XX)

Line ia.sinc:5407 :CVTTPS2DQ    XmmReg, m128        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5B; m128 & XmmReg ...
{
  local m:16 = m128;
  XmmReg[0,32] = trunc(m[0,32]);
  XmmReg[32,32] = trunc(m[32,32]);
  XmmReg[64,32] = trunc(m[64,32]);
  XmmReg[96,32] = trunc(m[96,32]);
}
3: Constructor line ia.sinc:5407(id0.885) printpiece=[CVTTPS2DQ,  ,  B, ,,  ,  A]
Pattern id=885 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5B:XX:XX)

Line ia.sinc:8118 :SUBPS           XmmReg1, XmmReg2  is vexMode=0 & mandover=0 & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f- XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] f- XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] f- XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] f- XmmReg2[96,32];
}
0: Constructor line ia.sinc:8118(id0.1355) printpiece=[SUBPS,  ,  A, ,,  ,  B]
Pattern id=1355 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8109 :SUBPS           XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x5C; XmmReg ... & m128
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] f- m[0,32];
    XmmReg[32,32] = XmmReg[32,32] f- m[32,32];
    XmmReg[64,32] = XmmReg[64,32] f- m[64,32];
    XmmReg[96,32] = XmmReg[96,32] f- m[96,32];
}
1: Constructor line ia.sinc:8109(id0.1354) printpiece=[SUBPS,  ,  A, ,,  ,  B]
Pattern id=1354 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8103 :SUBPD           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f- XmmReg2[64,64];
}
0: Constructor line ia.sinc:8103(id0.1353) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1353 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8096 :SUBPD           XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C;XmmReg ... & m128
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f- m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f- m[64,64];
}
1: Constructor line ia.sinc:8096(id0.1352) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1352 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8103 :SUBPD           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f- XmmReg2[64,64];
}
0: Constructor line ia.sinc:8103(id0.1353) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1353 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8096 :SUBPD           XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C;XmmReg ... & m128
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f- m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f- m[64,64];
}
1: Constructor line ia.sinc:8096(id0.1352) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1352 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8130 :SUBSS           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,32] = XmmReg1[0,32] f- XmmReg2[0,32]; }
2: Constructor line ia.sinc:8130(id0.1359) printpiece=[SUBSS,  ,  A, ,,  ,  B]
Pattern id=1359 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8129 :SUBSS           XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5C; XmmReg ...& m32 { XmmReg[0,32] = XmmReg[0,32] f- m32; }
3: Constructor line ia.sinc:8129(id0.1358) printpiece=[SUBSS,  ,  A, ,,  ,  B]
Pattern id=1358 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8103 :SUBPD           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f- XmmReg2[64,64];
}
0: Constructor line ia.sinc:8103(id0.1353) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1353 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8096 :SUBPD           XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5C;XmmReg ... & m128
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f- m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f- m[64,64];
}
1: Constructor line ia.sinc:8096(id0.1352) printpiece=[SUBPD,  ,  A, ,,  ,  B]
Pattern id=1352 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8127 :SUBSD           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg2[0,64]; }
2: Constructor line ia.sinc:8127(id0.1357) printpiece=[SUBSD,  ,  A, ,,  ,  B]
Pattern id=1357 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8126 :SUBSD           XmmReg, m64      is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5C; XmmReg ... & m64 { XmmReg[0,64] = XmmReg[0,64] f- m64; }
3: Constructor line ia.sinc:8126(id0.1356) printpiece=[SUBSD,  ,  A, ,,  ,  B]
Pattern id=1356 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:8130 :SUBSS           XmmReg1, XmmReg2  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5C; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1[0,32] = XmmReg1[0,32] f- XmmReg2[0,32]; }
4: Constructor line ia.sinc:8130(id0.1359) printpiece=[SUBSS,  ,  A, ,,  ,  B]
Pattern id=1359 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5C:[11xx]X:XX)

Line ia.sinc:8129 :SUBSS           XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5C; XmmReg ...& m32 { XmmReg[0,32] = XmmReg[0,32] f- m32; }
5: Constructor line ia.sinc:8129(id0.1358) printpiece=[SUBSS,  ,  A, ,,  ,  B]
Pattern id=1358 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5C:XX:XX)

Line ia.sinc:5623 :MINPS        XmmReg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = minps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5623(id0.923) printpiece=[MINPS,  ,  A, ,,  ,  B]
Pattern id=923 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5622 :MINPS        XmmReg, m128        is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5D; XmmReg ... & m128 { XmmReg = minps(XmmReg, m128); }
1: Constructor line ia.sinc:5622(id0.922) printpiece=[MINPS,  ,  A, ,,  ,  B]
Pattern id=922 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5619 :MINPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = minpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5619(id0.921) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=921 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5618 :MINPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; XmmReg ... & m128 { XmmReg = minpd(XmmReg, m128); }
1: Constructor line ia.sinc:5618(id0.920) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=920 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5619 :MINPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = minpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5619(id0.921) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=921 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5618 :MINPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; XmmReg ... & m128 { XmmReg = minpd(XmmReg, m128); }
1: Constructor line ia.sinc:5618(id0.920) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=920 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5645 :MINSS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg1[0,32] f< XmmReg2[0,32]) goto inst_next;
    XmmReg1[0,32] = XmmReg2[0,32];
}
2: Constructor line ia.sinc:5645(id0.927) printpiece=[MINSS,  ,  A, ,,  ,  B]
Pattern id=927 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5638 :MINSS        XmmReg, m32         is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5D; XmmReg ... & m32
{
    local tmp:4 = m32;
    if (XmmReg[0,32] f< tmp) goto inst_next;
    XmmReg[0,32] = tmp;
}
3: Constructor line ia.sinc:5638(id0.926) printpiece=[MINSS,  ,  A, ,,  ,  B]
Pattern id=926 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5619 :MINPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = minpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5619(id0.921) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=921 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5618 :MINPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5D; XmmReg ... & m128 { XmmReg = minpd(XmmReg, m128); }
1: Constructor line ia.sinc:5618(id0.920) printpiece=[MINPD,  ,  A, ,,  ,  B]
Pattern id=920 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5632 :MINSD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg1[0,64] f< XmmReg2[0,64]) goto inst_next;
    XmmReg1[0,64] = XmmReg2[0,64];
}
2: Constructor line ia.sinc:5632(id0.925) printpiece=[MINSD,  ,  A, ,,  ,  B]
Pattern id=925 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5625 :MINSD        XmmReg, m64         is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x5D; XmmReg ... & m64
{
    local tmp:8 = m64;
    if (XmmReg[0,64] f< tmp) goto inst_next;
    XmmReg[0,64] = tmp;
}
3: Constructor line ia.sinc:5625(id0.924) printpiece=[MINSD,  ,  A, ,,  ,  B]
Pattern id=924 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5645 :MINSS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5D; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg1[0,32] f< XmmReg2[0,32]) goto inst_next;
    XmmReg1[0,32] = XmmReg2[0,32];
}
4: Constructor line ia.sinc:5645(id0.927) printpiece=[MINSS,  ,  A, ,,  ,  B]
Pattern id=927 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5D:[11xx]X:XX)

Line ia.sinc:5638 :MINSS        XmmReg, m32         is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5D; XmmReg ... & m32
{
    local tmp:4 = m32;
    if (XmmReg[0,32] f< tmp) goto inst_next;
    XmmReg[0,32] = tmp;
}
5: Constructor line ia.sinc:5638(id0.926) printpiece=[MINSS,  ,  A, ,,  ,  B]
Pattern id=926 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5D:XX:XX)

Line ia.sinc:5489 :DIVPS        XmmReg1, XmmReg2 is vexMode=0 & mandover=0 & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = divps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5489(id0.896) printpiece=[DIVPS,  ,  A, ,,  ,  B]
Pattern id=896 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5488 :DIVPS        XmmReg, m128     is vexMode=0 & mandover=0 & byte=0x0F; byte=0x5E; XmmReg ... & m128 { XmmReg = divps(XmmReg, m128); }
1: Constructor line ia.sinc:5488(id0.895) printpiece=[DIVPS,  ,  A, ,,  ,  B]
Pattern id=895 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5485 :DIVPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = divpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5485(id0.894) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=894 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5484 :DIVPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; XmmReg ... & m128 { XmmReg = divpd(XmmReg, m128); }
1: Constructor line ia.sinc:5484(id0.893) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=893 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5485 :DIVPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = divpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5485(id0.894) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=894 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5484 :DIVPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; XmmReg ... & m128 { XmmReg = divpd(XmmReg, m128); }
1: Constructor line ia.sinc:5484(id0.893) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=893 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5506 :DIVSS        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f/ XmmReg2[0,32];
}
2: Constructor line ia.sinc:5506(id0.900) printpiece=[DIVSS,  ,  A, ,,  ,  B]
Pattern id=900 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5501 :DIVSS        XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5E; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f/ m32;
}
3: Constructor line ia.sinc:5501(id0.899) printpiece=[DIVSS,  ,  B, ,,  ,  A]
Pattern id=899 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5485 :DIVPD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = divpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5485(id0.894) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=894 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5484 :DIVPD        XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x5E; XmmReg ... & m128 { XmmReg = divpd(XmmReg, m128); }
1: Constructor line ia.sinc:5484(id0.893) printpiece=[DIVPD,  ,  A, ,,  ,  B]
Pattern id=893 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5496 :DIVSD        XmmReg1, XmmReg2 is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f/ XmmReg2[0,64];
}
2: Constructor line ia.sinc:5496(id0.898) printpiece=[DIVSD,  ,  A, ,,  ,  B]
Pattern id=898 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5491 :DIVSD        XmmReg, m64      is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x5E; m64 & XmmReg ...
{
    XmmReg[0,64] = XmmReg[0,64] f/ m64;
}
3: Constructor line ia.sinc:5491(id0.897) printpiece=[DIVSD,  ,  B, ,,  ,  A]
Pattern id=897 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5506 :DIVSS        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5E; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f/ XmmReg2[0,32];
}
4: Constructor line ia.sinc:5506(id0.900) printpiece=[DIVSS,  ,  A, ,,  ,  B]
Pattern id=900 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5E:[11xx]X:XX)

Line ia.sinc:5501 :DIVSS        XmmReg, m32      is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x5E; m32 & XmmReg ...
{
    XmmReg[0,32] = XmmReg[0,32] f/ m32;
}
5: Constructor line ia.sinc:5501(id0.899) printpiece=[DIVSS,  ,  B, ,,  ,  A]
Pattern id=899 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5E:XX:XX)

Line ia.sinc:5589 :MAXPS        XmmReg1, XmmReg2    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = maxps(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5589(id0.915) printpiece=[MAXPS,  ,  A, ,,  ,  B]
Pattern id=915 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5588 :MAXPS        XmmReg, m128        is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x5F; XmmReg ... & m128 { XmmReg = maxps(XmmReg, m128); }
1: Constructor line ia.sinc:5588(id0.914) printpiece=[MAXPS,  ,  A, ,,  ,  B]
Pattern id=914 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5585 :MAXPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = maxpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5585(id0.913) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=913 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5584 :MAXPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; XmmReg ... & m128 { XmmReg = maxpd(XmmReg, m128); }
1: Constructor line ia.sinc:5584(id0.912) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=912 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5585 :MAXPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = maxpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5585(id0.913) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=913 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5584 :MAXPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; XmmReg ... & m128 { XmmReg = maxpd(XmmReg, m128); }
1: Constructor line ia.sinc:5584(id0.912) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=912 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5611 :MAXSS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg2[0,32] f< XmmReg1[0,32]) goto inst_next;
    XmmReg1[0,32] = XmmReg2[0,32];
}
2: Constructor line ia.sinc:5611(id0.919) printpiece=[MAXSS,  ,  A, ,,  ,  B]
Pattern id=919 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5604 :MAXSS        XmmReg, m32         is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5F; XmmReg ... & m32
{
    local tmp:4 = m32;
    if (tmp f< XmmReg[0,32]) goto inst_next;
    XmmReg[0,32] = tmp;
}
3: Constructor line ia.sinc:5604(id0.918) printpiece=[MAXSS,  ,  A, ,,  ,  B]
Pattern id=918 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5585 :MAXPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = maxpd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5585(id0.913) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=913 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5584 :MAXPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x5F; XmmReg ... & m128 { XmmReg = maxpd(XmmReg, m128); }
1: Constructor line ia.sinc:5584(id0.912) printpiece=[MAXPD,  ,  A, ,,  ,  B]
Pattern id=912 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5598 :MAXSD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg2[0,64] f< XmmReg1[0,64]) goto inst_next;
    XmmReg1[0,64] = XmmReg2[0,64];
}
2: Constructor line ia.sinc:5598(id0.917) printpiece=[MAXSD,  ,  A, ,,  ,  B]
Pattern id=917 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5591 :MAXSD        XmmReg, m64         is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x5F; XmmReg ... & m64
{
    local tmp:8 = m64;
    if (tmp f< XmmReg[0,64]) goto inst_next;
    XmmReg[0,64] = tmp;
}
3: Constructor line ia.sinc:5591(id0.916) printpiece=[MAXSD,  ,  A, ,,  ,  B]
Pattern id=916 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line ia.sinc:5611 :MAXSS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5F; xmmmod=3 & XmmReg1 & XmmReg2
{
    if (XmmReg2[0,32] f< XmmReg1[0,32]) goto inst_next;
    XmmReg1[0,32] = XmmReg2[0,32];
}
4: Constructor line ia.sinc:5611(id0.919) printpiece=[MAXSS,  ,  A, ,,  ,  B]
Pattern id=919 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5F:[11xx]X:XX)

Line ia.sinc:5604 :MAXSS        XmmReg, m32         is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x5F; XmmReg ... & m32
{
    local tmp:4 = m32;
    if (tmp f< XmmReg[0,32]) goto inst_next;
    XmmReg[0,32] = tmp;
}
5: Constructor line ia.sinc:5604(id0.918) printpiece=[MAXSS,  ,  A, ,,  ,  B]
Pattern id=918 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:5F:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:7883 :PUNPCKLBW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x60; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[56,8] = mmxreg2[24,8];
    mmxreg1[48,8] = mmxreg1[24,8];
    mmxreg1[40,8] = mmxreg2[16,8];
    mmxreg1[32,8] = mmxreg1[16,8];
    mmxreg1[24,8] = mmxreg2[8,8];
    mmxreg1[16,8] = mmxreg1[8,8];
    mmxreg1[8,8] = mmxreg2[0,8];
#   mmxreg1[0,8] = mmxreg1[0,8]; superfluous
}
0: Constructor line ia.sinc:7883(id0.1315) printpiece=[PUNPCKLBW,  ,  A, ,,  ,  B]
Pattern id=1315 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:60:[11xx]X:XX)

Line ia.sinc:7870 :PUNPCKLBW       mmxreg, m32      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x60; mmxreg ... & m32
{
    local m:4 = m32;
    mmxreg[56,8] =    m[24,8];
    mmxreg[48,8] = mmxreg[24,8];
    mmxreg[40,8] =    m[16,8];
    mmxreg[32,8] = mmxreg[16,8];
    mmxreg[24,8] =    m[8,8];
    mmxreg[16,8] = mmxreg[8,8];
    mmxreg[8,8] =    m[0,8];
#   mmxreg[0,8] = mmxreg[0,8]; superfluous
}
1: Constructor line ia.sinc:7870(id0.1314) printpiece=[PUNPCKLBW,  ,  A, ,,  ,  B]
Pattern id=1314 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:60:XX:XX)

Line ia.sinc:7945 :PUNPCKLBW       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x60; xmmmod = 3 &
XmmReg1 & XmmReg2
{
    XmmReg1[120,8] = XmmReg2[56,8];
    XmmReg1[112,8] = XmmReg1[56,8];
    XmmReg1[104,8] = XmmReg2[48,8];
    XmmReg1[96,8] = XmmReg1[48,8];
    XmmReg1[88,8] = XmmReg2[40,8];
    XmmReg1[80,8] = XmmReg1[40,8];
    XmmReg1[72,8] = XmmReg2[32,8];
    XmmReg1[64,8] = XmmReg1[32,8];
    XmmReg1[56,8] = XmmReg2[24,8];
    XmmReg1[48,8] = XmmReg1[24,8];
    XmmReg1[40,8] = XmmReg2[16,8];
    XmmReg1[32,8] = XmmReg1[16,8];
    XmmReg1[24,8] = XmmReg2[8,8];
    XmmReg1[16,8] = XmmReg1[8,8];
    XmmReg1[8,8] = XmmReg2[0,8];
#   XmmReg1[0,8] = XmmReg1[0,8]; superfluous
}
0: Constructor line ia.sinc:7945(id0.1321) printpiece=[PUNPCKLBW,  ,  A, ,,  ,  B]
Pattern id=1321 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:60:[11xx]X:XX)

Line ia.sinc:7924 :PUNPCKLBW       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x60; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[120,8] =   m[56,8];
    XmmReg[112,8] = XmmReg[56,8];
    XmmReg[104,8] =   m[48,8];
    XmmReg[96,8] = XmmReg[48,8];
    XmmReg[88,8] =   m[40,8];
    XmmReg[80,8] = XmmReg[40,8];
    XmmReg[72,8] =   m[32,8];
    XmmReg[64,8] = XmmReg[32,8];
    XmmReg[56,8] =   m[24,8];
    XmmReg[48,8] = XmmReg[24,8];
    XmmReg[40,8] =   m[16,8];
    XmmReg[32,8] = XmmReg[16,8];
    XmmReg[24,8] =   m[8,8];
    XmmReg[16,8] = XmmReg[8,8];
    XmmReg[8,8] =   m[0,8];
#   XmmReg[0,8] = XmmReg[0,8]; superfluous
}
1: Constructor line ia.sinc:7924(id0.1320) printpiece=[PUNPCKLBW,  ,  B, ,,  ,  A]
Pattern id=1320 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:60:XX:XX)

Line ia.sinc:7904 :PUNPCKLWD       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x61; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[48,16] = mmxreg2[16,16];
    mmxreg1[32,16] = mmxreg1[16,16];
    mmxreg1[16,16] = mmxreg2[0,16];
#   mmxreg1[0,16] = mmxreg1[0,16]; superfluous
}
0: Constructor line ia.sinc:7904(id0.1317) printpiece=[PUNPCKLWD,  ,  A, ,,  ,  B]
Pattern id=1317 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:61:[11xx]X:XX)

Line ia.sinc:7895 :PUNPCKLWD       mmxreg, m32      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x61; mmxreg ... & m32
{
    local m:4 = m32;
    mmxreg[48,16] =    m[16,16];
    mmxreg[32,16] = mmxreg[16,16];
    mmxreg[16,16] =    m[0,16];
#   mmxreg[0,16] = mmxreg[0,16]; superfluous
}
1: Constructor line ia.sinc:7895(id0.1316) printpiece=[PUNPCKLWD,  ,  A, ,,  ,  B]
Pattern id=1316 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:61:XX:XX)

Line ia.sinc:7979 :PUNPCKLWD       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x61; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[112,16] = XmmReg2[48,16];
    XmmReg1[96,16] = XmmReg1[48,16];
    XmmReg1[80,16] = XmmReg2[32,16];
    XmmReg1[64,16] = XmmReg1[32,16];
    XmmReg1[48,16] = XmmReg2[16,16];
    XmmReg1[32,16] = XmmReg1[16,16];
    XmmReg1[16,16] = XmmReg2[0,16];
#   XmmReg1[0,16] = XmmReg1[0,16]; superfluous
}
0: Constructor line ia.sinc:7979(id0.1323) printpiece=[PUNPCKLWD,  ,  A, ,,  ,  B]
Pattern id=1323 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:61:[11xx]X:XX)

Line ia.sinc:7966 :PUNPCKLWD       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x61; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[112,16] =   m[48,16];
    XmmReg[96,16] = XmmReg[48,16];
    XmmReg[80,16] =   m[32,16];
    XmmReg[64,16] = XmmReg[32,16];
    XmmReg[48,16] =   m[16,16];
    XmmReg[32,16] = XmmReg[16,16];
    XmmReg[16,16] =   m[0,16];
#   XmmReg[0,16] = XmmReg[0,16]; superfluous
}
1: Constructor line ia.sinc:7966(id0.1322) printpiece=[PUNPCKLWD,  ,  B, ,,  ,  A]
Pattern id=1322 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:61:XX:XX)

Line ia.sinc:7918 :PUNPCKLDQ       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x62; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[32,32] = mmxreg2[0,32];
#   mmxreg1[0,32] = mmxreg1[0,32]; superfluous
}
0: Constructor line ia.sinc:7918(id0.1319) printpiece=[PUNPCKLDQ,  ,  A, ,,  ,  B]
Pattern id=1319 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:62:[11xx]X:XX)

Line ia.sinc:7912 :PUNPCKLDQ       mmxreg, m32      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x62; mmxreg ... & m32
{
    mmxreg[32,32] =    m32;
#   mmxreg[0,32] = mmxreg[0,32]; superfluous
}
1: Constructor line ia.sinc:7912(id0.1318) printpiece=[PUNPCKLDQ,  ,  A, ,,  ,  B]
Pattern id=1318 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:62:XX:XX)

Line ia.sinc:8000 :PUNPCKLDQ       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x62; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[96,32] = XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[32,32];
    XmmReg1[32,32] = XmmReg2[0,32];
#   XmmReg1[0,32] = XmmReg1[0,32]; superfluous
}
0: Constructor line ia.sinc:8000(id0.1325) printpiece=[PUNPCKLDQ,  ,  A, ,,  ,  B]
Pattern id=1325 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:62:[11xx]X:XX)

Line ia.sinc:7991 :PUNPCKLDQ       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x62; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[96,32] =   m[32,32];
    XmmReg[64,32] = XmmReg[32,32];
    XmmReg[32,32] =   m[0,32];
#   XmmReg[0,32] = XmmReg[0,32]; superfluous
}
1: Constructor line ia.sinc:7991(id0.1324) printpiece=[PUNPCKLDQ,  ,  B, ,,  ,  A]
Pattern id=1324 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:62:XX:XX)

Line ia.sinc:6009 :PACKSSWB      mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x63; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = packsswb(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6009(id0.1009) printpiece=[PACKSSWB,  ,  A, ,,  ,  B]
Pattern id=1009 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:63:[11xx]X:XX)

Line ia.sinc:6008 :PACKSSWB      mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x63; mmxreg ... & m64 { mmxreg = packsswb(mmxreg, m64); }
1: Constructor line ia.sinc:6008(id0.1008) printpiece=[PACKSSWB,  ,  A, ,,  ,  B]
Pattern id=1008 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:63:XX:XX)

Line ia.sinc:6016 :PACKSSWB      XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x63; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = packsswb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6016(id0.1013) printpiece=[PACKSSWB,  ,  A, ,,  ,  B]
Pattern id=1013 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:63:[11xx]X:XX)

Line ia.sinc:6015 :PACKSSWB      XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x63; XmmReg ... & m128 { XmmReg = packsswb(XmmReg, m128); }
1: Constructor line ia.sinc:6015(id0.1012) printpiece=[PACKSSWB,  ,  A, ,,  ,  B]
Pattern id=1012 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:63:XX:XX)

Line ia.sinc:6678 :PCMPGTB       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x64; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] = (mmxreg1[0,8] s> mmxreg2[0,8]) * 0xFF;
    mmxreg1[8,8] = (mmxreg1[8,8] s> mmxreg2[8,8]) * 0xFF;
    mmxreg1[16,8] = (mmxreg1[16,8] s> mmxreg2[16,8]) * 0xFF;
    mmxreg1[24,8] = (mmxreg1[24,8] s> mmxreg2[24,8]) * 0xFF;
    mmxreg1[32,8] = (mmxreg1[32,8] s> mmxreg2[32,8]) * 0xFF;
    mmxreg1[40,8] = (mmxreg1[40,8] s> mmxreg2[40,8]) * 0xFF;
    mmxreg1[48,8] = (mmxreg1[48,8] s> mmxreg2[48,8]) * 0xFF;
    mmxreg1[56,8] = (mmxreg1[56,8] s> mmxreg2[56,8]) * 0xFF;
}
0: Constructor line ia.sinc:6678(id0.1097) printpiece=[PCMPGTB,  ,  A, ,,  ,  B]
Pattern id=1097 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:64:[11xx]X:XX)

Line ia.sinc:6665 :PCMPGTB       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x64; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,8] = (mmxreg[0,8] s> m[0,8]) * 0xFF;
    mmxreg[8,8] = (mmxreg[8,8] s> m[8,8]) * 0xFF;
    mmxreg[16,8] = (mmxreg[16,8] s> m[16,8]) * 0xFF;
    mmxreg[24,8] = (mmxreg[24,8] s> m[24,8]) * 0xFF;
    mmxreg[32,8] = (mmxreg[32,8] s> m[32,8]) * 0xFF;
    mmxreg[40,8] = (mmxreg[40,8] s> m[40,8]) * 0xFF;
    mmxreg[48,8] = (mmxreg[48,8] s> m[48,8]) * 0xFF;
    mmxreg[56,8] = (mmxreg[56,8] s> m[56,8]) * 0xFF;
}
1: Constructor line ia.sinc:6665(id0.1096) printpiece=[PCMPGTB,  ,  A, ,,  ,  B]
Pattern id=1096 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:64:XX:XX)

Line ia.sinc:6742 :PCMPGTB       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x64; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8] = (XmmReg1[0,8] s> XmmReg2[0,8]) * 0xFF;
    XmmReg1[8,8] = (XmmReg1[8,8] s> XmmReg2[8,8]) * 0xFF;
    XmmReg1[16,8] = (XmmReg1[16,8] s> XmmReg2[16,8]) * 0xFF;
    XmmReg1[24,8] = (XmmReg1[24,8] s> XmmReg2[24,8]) * 0xFF;
    XmmReg1[32,8] = (XmmReg1[32,8] s> XmmReg2[32,8]) * 0xFF;
    XmmReg1[40,8] = (XmmReg1[40,8] s> XmmReg2[40,8]) * 0xFF;
    XmmReg1[48,8] = (XmmReg1[48,8] s> XmmReg2[48,8]) * 0xFF;
    XmmReg1[56,8] = (XmmReg1[56,8] s> XmmReg2[56,8]) * 0xFF;
    XmmReg1[64,8] = (XmmReg1[64,8] s> XmmReg2[64,8]) * 0xFF;
    XmmReg1[72,8] = (XmmReg1[72,8] s> XmmReg2[72,8]) * 0xFF;
    XmmReg1[80,8] = (XmmReg1[80,8] s> XmmReg2[80,8]) * 0xFF;
    XmmReg1[88,8] = (XmmReg1[88,8] s> XmmReg2[88,8]) * 0xFF;
    XmmReg1[96,8] = (XmmReg1[96,8] s> XmmReg2[96,8]) * 0xFF;
    XmmReg1[104,8] = (XmmReg1[104,8] s> XmmReg2[104,8]) * 0xFF;
    XmmReg1[112,8] = (XmmReg1[112,8] s> XmmReg2[112,8]) * 0xFF;
    XmmReg1[120,8] = (XmmReg1[120,8] s> XmmReg2[120,8]) * 0xFF;
}
0: Constructor line ia.sinc:6742(id0.1103) printpiece=[PCMPGTB,  ,  A, ,,  ,  B]
Pattern id=1103 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:64:[11xx]X:XX)

Line ia.sinc:6720 :PCMPGTB       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x64; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,8] = (XmmReg[0,8] s> m[0,8]) * 0xFF;
    XmmReg[8,8] = (XmmReg[8,8] s> m[8,8]) * 0xFF;
    XmmReg[16,8] = (XmmReg[16,8] s> m[16,8]) * 0xFF;
    XmmReg[24,8] = (XmmReg[24,8] s> m[24,8]) * 0xFF;
    XmmReg[32,8] = (XmmReg[32,8] s> m[32,8]) * 0xFF;
    XmmReg[40,8] = (XmmReg[40,8] s> m[40,8]) * 0xFF;
    XmmReg[48,8] = (XmmReg[48,8] s> m[48,8]) * 0xFF;
    XmmReg[56,8] = (XmmReg[56,8] s> m[56,8]) * 0xFF;
    XmmReg[64,8] = (XmmReg[64,8] s> m[64,8]) * 0xFF;
    XmmReg[72,8] = (XmmReg[72,8] s> m[72,8]) * 0xFF;
    XmmReg[80,8] = (XmmReg[80,8] s> m[80,8]) * 0xFF;
    XmmReg[88,8] = (XmmReg[88,8] s> m[88,8]) * 0xFF;
    XmmReg[96,8] = (XmmReg[96,8] s> m[96,8]) * 0xFF;
    XmmReg[104,8] = (XmmReg[104,8] s> m[104,8]) * 0xFF;
    XmmReg[112,8] = (XmmReg[112,8] s> m[112,8]) * 0xFF;
    XmmReg[120,8] = (XmmReg[120,8] s> m[120,8]) * 0xFF;
}
1: Constructor line ia.sinc:6720(id0.1102) printpiece=[PCMPGTB,  ,  B, ,,  ,  A]
Pattern id=1102 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:64:XX:XX)

Line ia.sinc:6699 :PCMPGTW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x65; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = zext(mmxreg1[0,16] s> mmxreg2[0,16]) * 0xFFFF;
    mmxreg1[16,16] = zext(mmxreg1[16,16] s> mmxreg2[16,16]) * 0xFFFF;
    mmxreg1[32,16] = zext(mmxreg1[32,16] s> mmxreg2[32,16]) * 0xFFFF;
    mmxreg1[48,16] = zext(mmxreg1[48,16] s> mmxreg2[48,16]) * 0xFFFF;
}
0: Constructor line ia.sinc:6699(id0.1099) printpiece=[PCMPGTW,  ,  A, ,,  ,  B]
Pattern id=1099 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:65:[11xx]X:XX)

Line ia.sinc:6690 :PCMPGTW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x65; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = zext(mmxreg[0,16] s> m[0,16]) * 0xFFFF;
    mmxreg[16,16] = zext(mmxreg[16,16] s> m[16,16]) * 0xFFFF;
    mmxreg[32,16] = zext(mmxreg[32,16] s> m[32,16]) * 0xFFFF;
    mmxreg[48,16] = zext(mmxreg[48,16] s> m[48,16]) * 0xFFFF;
}
1: Constructor line ia.sinc:6690(id0.1098) printpiece=[PCMPGTW,  ,  A, ,,  ,  B]
Pattern id=1098 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:65:XX:XX)

Line ia.sinc:6775 :PCMPGTW       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x65; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = zext(XmmReg1[0,16] s> XmmReg2[0,16]) * 0xFFFF;
    XmmReg1[16,16] = zext(XmmReg1[16,16] s> XmmReg2[16,16]) * 0xFFFF;
    XmmReg1[32,16] = zext(XmmReg1[32,16] s> XmmReg2[32,16]) * 0xFFFF;
    XmmReg1[48,16] = zext(XmmReg1[48,16] s> XmmReg2[48,16]) * 0xFFFF;
    XmmReg1[64,16] = zext(XmmReg1[64,16] s> XmmReg2[64,16]) * 0xFFFF;
    XmmReg1[80,16] = zext(XmmReg1[80,16] s> XmmReg2[80,16]) * 0xFFFF;
    XmmReg1[96,16] = zext(XmmReg1[96,16] s> XmmReg2[96,16]) * 0xFFFF;
    XmmReg1[112,16] = zext(XmmReg1[112,16] s> XmmReg2[112,16]) * 0xFFFF;
}
0: Constructor line ia.sinc:6775(id0.1105) printpiece=[PCMPGTW,  ,  A, ,,  ,  B]
Pattern id=1105 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:65:[11xx]X:XX)

Line ia.sinc:6762 :PCMPGTW       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x65; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = zext(XmmReg[0,16] s> m[0,16]) * 0xFFFF;
    XmmReg[16,16] = zext(XmmReg[16,16] s> m[16,16]) * 0xFFFF;
    XmmReg[32,16] = zext(XmmReg[32,16] s> m[32,16]) * 0xFFFF;
    XmmReg[48,16] = zext(XmmReg[48,16] s> m[48,16]) * 0xFFFF;
    XmmReg[64,16] = zext(XmmReg[64,16] s> m[64,16]) * 0xFFFF;
    XmmReg[80,16] = zext(XmmReg[80,16] s> m[80,16]) * 0xFFFF;
    XmmReg[96,16] = zext(XmmReg[96,16] s> m[96,16]) * 0xFFFF;
    XmmReg[112,16] = zext(XmmReg[112,16] s> m[112,16]) * 0xFFFF;
}
1: Constructor line ia.sinc:6762(id0.1104) printpiece=[PCMPGTW,  ,  B, ,,  ,  A]
Pattern id=1104 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:65:XX:XX)

Line ia.sinc:6714 :PCMPGTD       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x66; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,32] = zext(mmxreg1[0,32] s> mmxreg2[0,32]) * 0xFFFFFFFF;
    mmxreg1[32,32] = zext(mmxreg1[32,32] s> mmxreg2[32,32]) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:6714(id0.1101) printpiece=[PCMPGTD,  ,  A, ,,  ,  B]
Pattern id=1101 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:66:[11xx]X:XX)

Line ia.sinc:6707 :PCMPGTD       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x66; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,32] = zext(mmxreg[0,32] s> m[0,32]) * 0xFFFFFFFF;
    mmxreg[32,32] = zext(mmxreg[32,32] s> m[32,32]) * 0xFFFFFFFF;
}
1: Constructor line ia.sinc:6707(id0.1100) printpiece=[PCMPGTD,  ,  A, ,,  ,  B]
Pattern id=1100 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:66:XX:XX)

Line ia.sinc:6796 :PCMPGTD       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x66; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = zext(XmmReg1[0,32] s> XmmReg2[0,32]) * 0xFFFFFFFF;
    XmmReg1[32,32] = zext(XmmReg1[32,32] s> XmmReg2[32,32]) * 0xFFFFFFFF;
    XmmReg1[64,32] = zext(XmmReg1[64,32] s> XmmReg2[64,32]) * 0xFFFFFFFF;
    XmmReg1[96,32] = zext(XmmReg1[96,32] s> XmmReg2[96,32]) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:6796(id0.1107) printpiece=[PCMPGTD,  ,  A, ,,  ,  B]
Pattern id=1107 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:66:[11xx]X:XX)

Line ia.sinc:6787 :PCMPGTD       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x66; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = zext(XmmReg[0,32] s> m[0,32]) * 0xFFFFFFFF;
    XmmReg[32,32] = zext(XmmReg[32,32] s> m[32,32]) * 0xFFFFFFFF;
    XmmReg[64,32] = zext(XmmReg[64,32] s> m[64,32]) * 0xFFFFFFFF;
    XmmReg[96,32] = zext(XmmReg[96,32] s> m[96,32]) * 0xFFFFFFFF;
}
1: Constructor line ia.sinc:6787(id0.1106) printpiece=[PCMPGTD,  ,  B, ,,  ,  A]
Pattern id=1106 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:66:XX:XX)

Line ia.sinc:6051 :PACKUSWB      mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x67; mmxmod = 3 & mmxreg1 & mmxreg2
{
    local dest_copy:8 = mmxreg1;
    local src_copy:8 = mmxreg2;
    local ubyte:1 = 0;
    sswub(dest_copy[0,16],ubyte);
    mmxreg1[0,8] = ubyte;
    sswub(dest_copy[16,16],ubyte);
    mmxreg1[8,8] = ubyte;
    sswub(dest_copy[32,16],ubyte);
    mmxreg1[16,8] = ubyte;
    sswub(dest_copy[48,16],ubyte);
    mmxreg1[24,8] = ubyte;
    sswub(src_copy[0,16],ubyte);
    mmxreg1[32,8] = ubyte;
    sswub(src_copy[16,16],ubyte);
    mmxreg1[40,8] = ubyte;
    sswub(src_copy[32,16],ubyte);
    mmxreg1[48,8] = ubyte;
    sswub(src_copy[48,16],ubyte);
    mmxreg1[56,8] = ubyte;
}
0: Constructor line ia.sinc:6051(id0.1017) printpiece=[PACKUSWB,  ,  A, ,,  ,  B]
Pattern id=1017 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:67:[11xx]X:XX)

Line ia.sinc:6028 :PACKUSWB      mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x67; mmxreg ... & m64
{
    local dest_copy:8 = mmxreg;
    local src_copy:8 = m64;
    local ubyte:1 = 0;
    sswub(dest_copy[0,16],ubyte);
    mmxreg[0,8] = ubyte;
    sswub(dest_copy[16,16],ubyte);
    mmxreg[8,8] = ubyte;
    sswub(dest_copy[32,16],ubyte);
    mmxreg[16,8] = ubyte;
    sswub(dest_copy[48,16],ubyte);
    mmxreg[24,8] = ubyte;
    sswub(src_copy[0,16],ubyte);
    mmxreg[32,8] = ubyte;
    sswub(src_copy[16,16],ubyte);
    mmxreg[40,8] = ubyte;
    sswub(src_copy[32,16],ubyte);
    mmxreg[48,8] = ubyte;
    sswub(src_copy[48,16],ubyte);
    mmxreg[56,8] = ubyte;
}
1: Constructor line ia.sinc:6028(id0.1016) printpiece=[PACKUSWB,  ,  A, ,,  ,  B]
Pattern id=1016 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:67:XX:XX)

Line ia.sinc:6114 :PACKUSWB      XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x67; xmmmod = 3 & XmmReg1 & XmmReg2
{
    local dest_copy:16 = XmmReg1;
    local src_copy:16 = XmmReg2;
    local ubyte:1 = 0;
    sswub(dest_copy[0,16],ubyte);
    XmmReg1[0,8] = ubyte;
    sswub(dest_copy[16,16],ubyte);
    XmmReg1[8,8] = ubyte;
    sswub(dest_copy[32,16],ubyte);
    XmmReg1[16,8] = ubyte;
    sswub(dest_copy[48,16],ubyte);
    XmmReg1[24,8] = ubyte;
    sswub(dest_copy[64,16],ubyte);
    XmmReg1[32,8] = ubyte;
    sswub(dest_copy[80,16],ubyte);
    XmmReg1[40,8] = ubyte;
    sswub(dest_copy[96,16],ubyte);
    XmmReg1[48,8] = ubyte;
    sswub(dest_copy[112,16],ubyte);
    XmmReg1[56,8] = ubyte;

    sswub(src_copy[0,16],ubyte);
    XmmReg1[64,8] = ubyte;
    sswub(src_copy[16,16],ubyte);
    XmmReg1[72,8] = ubyte;
    sswub(src_copy[32,16],ubyte);
    XmmReg1[80,8] = ubyte;
    sswub(src_copy[48,16],ubyte);
    XmmReg1[88,8] = ubyte;
    sswub(src_copy[64,16],ubyte);
    XmmReg1[96,8] = ubyte;
    sswub(src_copy[80,16],ubyte);
    XmmReg1[104,8] = ubyte;
    sswub(src_copy[96,16],ubyte);
    XmmReg1[112,8] = ubyte;
    sswub(src_copy[112,16],ubyte);
    XmmReg1[120,8] = ubyte;
}
0: Constructor line ia.sinc:6114(id0.1019) printpiece=[PACKUSWB,  ,  A, ,,  ,  B]
Pattern id=1019 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:67:[11xx]X:XX)

Line ia.sinc:6074 :PACKUSWB      XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x67; XmmReg ... & m128
{
    local dest_copy:16 = XmmReg;
    local src_copy:16 = m128;
    local ubyte:1 = 0;
    sswub(dest_copy[0,16],ubyte);
    XmmReg[0,8] = ubyte;
    sswub(dest_copy[16,16],ubyte);
    XmmReg[8,8] = ubyte;
    sswub(dest_copy[32,16],ubyte);
    XmmReg[16,8] = ubyte;
    sswub(dest_copy[48,16],ubyte);
    XmmReg[24,8] = ubyte;
    sswub(dest_copy[64,16],ubyte);
    XmmReg[32,8] = ubyte;
    sswub(dest_copy[80,16],ubyte);
    XmmReg[40,8] = ubyte;
    sswub(dest_copy[96,16],ubyte);
    XmmReg[48,8] = ubyte;
    sswub(dest_copy[112,16],ubyte);
    XmmReg[56,8] = ubyte;

    sswub(src_copy[0,16],ubyte);
    XmmReg[64,8] = ubyte;
    sswub(src_copy[16,16],ubyte);
    XmmReg[72,8] = ubyte;
    sswub(src_copy[32,16],ubyte);
    XmmReg[80,8] = ubyte;
    sswub(src_copy[48,16],ubyte);
    XmmReg[88,8] = ubyte;
    sswub(src_copy[64,16],ubyte);
    XmmReg[96,8] = ubyte;
    sswub(src_copy[80,16],ubyte);
    XmmReg[104,8] = ubyte;
    sswub(src_copy[96,16],ubyte);
    XmmReg[112,8] = ubyte;
    sswub(src_copy[112,16],ubyte);
    XmmReg[120,8] = ubyte;
}
1: Constructor line ia.sinc:6074(id0.1018) printpiece=[PACKUSWB,  ,  A, ,,  ,  B]
Pattern id=1018 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:67:XX:XX)

Line ia.sinc:7733 :PUNPCKHBW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x68; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] = mmxreg1[32,8];
    mmxreg1[8,8] = mmxreg2[32,8];
    mmxreg1[16,8] = mmxreg1[40,8];
    mmxreg1[24,8] = mmxreg2[40,8];
    mmxreg1[32,8] = mmxreg1[48,8];
    mmxreg1[40,8] = mmxreg2[48,8];
    mmxreg1[48,8] = mmxreg1[56,8];
    mmxreg1[56,8] = mmxreg2[56,8];
}
0: Constructor line ia.sinc:7733(id0.1301) printpiece=[PUNPCKHBW,  ,  A, ,,  ,  B]
Pattern id=1301 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:68:[11xx]X:XX)

Line ia.sinc:7720 :PUNPCKHBW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x68; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,8] = mmxreg[32,8];
    mmxreg[8,8] =    m[32,8];
    mmxreg[16,8] = mmxreg[40,8];
    mmxreg[24,8] =    m[40,8];
    mmxreg[32,8] = mmxreg[48,8];
    mmxreg[40,8] =    m[48,8];
    mmxreg[48,8] = mmxreg[56,8];
    mmxreg[56,8] =    m[56,8];
}
1: Constructor line ia.sinc:7720(id0.1300) printpiece=[PUNPCKHBW,  ,  A, ,,  ,  B]
Pattern id=1300 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:68:XX:XX)

Line ia.sinc:7796 :PUNPCKHBW  XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x68; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8] = XmmReg1[64,8];
    XmmReg1[8,8] = XmmReg2[64,8];
    XmmReg1[16,8] = XmmReg1[72,8];
    XmmReg1[24,8] = XmmReg2[72,8];
    XmmReg1[32,8] = XmmReg1[80,8];
    XmmReg1[40,8] = XmmReg2[80,8];
    XmmReg1[48,8] = XmmReg1[88,8];
    XmmReg1[56,8] = XmmReg2[88,8];
    XmmReg1[64,8] = XmmReg1[96,8];
    XmmReg1[72,8] = XmmReg2[96,8];
    XmmReg1[80,8] = XmmReg1[104,8];
    XmmReg1[88,8] = XmmReg2[104,8];
    XmmReg1[96,8] = XmmReg1[112,8];
    XmmReg1[104,8] = XmmReg2[112,8];
    XmmReg1[112,8] = XmmReg1[120,8];
    XmmReg1[120,8] = XmmReg2[120,8];
}
0: Constructor line ia.sinc:7796(id0.1307) printpiece=[PUNPCKHBW,  ,  A, ,,  ,  B]
Pattern id=1307 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:68:[11xx]X:XX)

Line ia.sinc:7774 :PUNPCKHBW       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x68; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,8] = XmmReg[64,8];
    XmmReg[8,8] =   m[64,8];
    XmmReg[16,8] = XmmReg[72,8];
    XmmReg[24,8] =   m[72,8];
    XmmReg[32,8] = XmmReg[80,8];
    XmmReg[40,8] =   m[80,8];
    XmmReg[48,8] = XmmReg[88,8];
    XmmReg[56,8] =   m[88,8];
    XmmReg[64,8] = XmmReg[96,8];
    XmmReg[72,8] =   m[96,8];
    XmmReg[80,8] = XmmReg[104,8];
    XmmReg[88,8] =   m[104,8];
    XmmReg[96,8] = XmmReg[112,8];
    XmmReg[104,8] =   m[112,8];
    XmmReg[112,8] = XmmReg[120,8];
    XmmReg[120,8] =   m[120,8];
}
1: Constructor line ia.sinc:7774(id0.1306) printpiece=[PUNPCKHBW,  ,  B, ,,  ,  A]
Pattern id=1306 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:68:XX:XX)

Line ia.sinc:7754 :PUNPCKHWD       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x69; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = mmxreg1[32,16];
    mmxreg1[16,16] = mmxreg2[32,16];
    mmxreg1[32,16] = mmxreg1[48,16];
    mmxreg1[48,16] = mmxreg2[48,16];
}
0: Constructor line ia.sinc:7754(id0.1303) printpiece=[PUNPCKHWD,  ,  A, ,,  ,  B]
Pattern id=1303 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:69:[11xx]X:XX)

Line ia.sinc:7745 :PUNPCKHWD       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x69; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = mmxreg[32,16];
    mmxreg[16,16] =    m[32,16];
    mmxreg[32,16] = mmxreg[48,16];
    mmxreg[48,16] =    m[48,16];
}
1: Constructor line ia.sinc:7745(id0.1302) printpiece=[PUNPCKHWD,  ,  A, ,,  ,  B]
Pattern id=1302 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:69:XX:XX)

Line ia.sinc:7829 :PUNPCKHWD       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x69; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = XmmReg1[64,16];
    XmmReg1[16,16] = XmmReg2[64,16];
    XmmReg1[32,16] = XmmReg1[80,16];
    XmmReg1[48,16] = XmmReg2[80,16];
    XmmReg1[64,16] = XmmReg1[96,16];
    XmmReg1[80,16] = XmmReg2[96,16];
    XmmReg1[96,16] = XmmReg1[112,16];
    XmmReg1[112,16] = XmmReg2[112,16];
}
0: Constructor line ia.sinc:7829(id0.1309) printpiece=[PUNPCKHWD,  ,  A, ,,  ,  B]
Pattern id=1309 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:69:[11xx]X:XX)

Line ia.sinc:7816 :PUNPCKHWD       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x69; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = XmmReg[64,16];
    XmmReg[16,16] =   m[64,16];
    XmmReg[32,16] = XmmReg[80,16];
    XmmReg[48,16] =   m[80,16];
    XmmReg[64,16] = XmmReg[96,16];
    XmmReg[80,16] =   m[96,16];
    XmmReg[96,16] = XmmReg[112,16];
    XmmReg[112,16] =   m[112,16];
}
1: Constructor line ia.sinc:7816(id0.1308) printpiece=[PUNPCKHWD,  ,  B, ,,  ,  A]
Pattern id=1308 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:69:XX:XX)

Line ia.sinc:7768 :PUNPCKHDQ       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6A; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,32] = mmxreg1[32,32];
    mmxreg1[32,32] = mmxreg2[32,32];
}
0: Constructor line ia.sinc:7768(id0.1305) printpiece=[PUNPCKHDQ,  ,  A, ,,  ,  B]
Pattern id=1305 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6A:[11xx]X:XX)

Line ia.sinc:7762 :PUNPCKHDQ       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6A; mmxreg ... & m64
{
    mmxreg[0,32] = mmxreg[32,32];
    mmxreg[32,32] =    m64[32,32];
}
1: Constructor line ia.sinc:7762(id0.1304) printpiece=[PUNPCKHDQ,  ,  A, ,,  ,  B]
Pattern id=1304 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6A:XX:XX)

Line ia.sinc:7850 :PUNPCKHDQ       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6A; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[64,32];
    XmmReg1[32,32] = XmmReg2[64,32];
    XmmReg1[64,32] = XmmReg1[96,32];
    XmmReg1[96,32] = XmmReg2[96,32];
}
0: Constructor line ia.sinc:7850(id0.1311) printpiece=[PUNPCKHDQ,  ,  A, ,,  ,  B]
Pattern id=1311 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6A:[11xx]X:XX)

Line ia.sinc:7841 :PUNPCKHDQ       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6A; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[64,32];
    XmmReg[32,32] =   m[64,32];
    XmmReg[64,32] = XmmReg[96,32];
    XmmReg[96,32] =   m[96,32];
}
1: Constructor line ia.sinc:7841(id0.1310) printpiece=[PUNPCKHDQ,  ,  B, ,,  ,  A]
Pattern id=1310 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6A:XX:XX)

Line ia.sinc:6013 :PACKSSDW      mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6B; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = packssdw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6013(id0.1011) printpiece=[PACKSSDW,  ,  A, ,,  ,  B]
Pattern id=1011 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6B:[11xx]X:XX)

Line ia.sinc:6012 :PACKSSDW      mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6B; mmxreg ... & m64 { mmxreg = packssdw(mmxreg, m64); }
1: Constructor line ia.sinc:6012(id0.1010) printpiece=[PACKSSDW,  ,  A, ,,  ,  B]
Pattern id=1010 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6B:XX:XX)

Line ia.sinc:6018 :PACKSSDW      XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6B; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = packssdw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6018(id0.1015) printpiece=[PACKSSDW,  ,  A, ,,  ,  B]
Pattern id=1015 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6B:[11xx]X:XX)

Line ia.sinc:6017 :PACKSSDW      XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6B; XmmReg ... & m128 { XmmReg = packssdw(XmmReg, m128); }
1: Constructor line ia.sinc:6017(id0.1014) printpiece=[PACKSSDW,  ,  A, ,,  ,  B]
Pattern id=1014 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6B:XX:XX)

Line ia.sinc:8015 :PUNPCKLQDQ      XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6C; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[64,64] = XmmReg2[0,64];
#   XmmReg1[0,64] = XmmReg1[0,64]; superfluous
}
0: Constructor line ia.sinc:8015(id0.1327) printpiece=[PUNPCKLQDQ,  ,  A, ,,  ,  B]
Pattern id=1327 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6C:[11xx]X:XX)

Line ia.sinc:8009 :PUNPCKLQDQ      XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6C; m128 & XmmReg ...
{
    XmmReg[64,64] =   m128[0,64];
#   XmmReg[0,64] = XmmReg[0,64]; superfluous
}
1: Constructor line ia.sinc:8009(id0.1326) printpiece=[PUNPCKLQDQ,  ,  B, ,,  ,  A]
Pattern id=1326 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6C:XX:XX)

Line ia.sinc:7864 :PUNPCKHQDQ      XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6D; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[64,64];
    XmmReg1[64,64] = XmmReg2[64,64];
}
0: Constructor line ia.sinc:7864(id0.1313) printpiece=[PUNPCKHQDQ,  ,  A, ,,  ,  B]
Pattern id=1313 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6D:[11xx]X:XX)

Line ia.sinc:7858 :PUNPCKHQDQ      XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6D; m128 & XmmReg ...
{
    XmmReg[0,64] = XmmReg[64,64];
    XmmReg[64,64] =   m128[64,64];
}
1: Constructor line ia.sinc:7858(id0.1312) printpiece=[PUNPCKHQDQ,  ,  B, ,,  ,  A]
Pattern id=1312 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6D:XX:XX)

Line ia.sinc:5705 :MOVD         mmxreg, rm32   is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6E; rm32 & mmxreg ...                    { mmxreg = zext(rm32); }
0: Constructor line ia.sinc:5705(id0.936) printpiece=[MOVD,  ,  B, ,,  ,  A]
Pattern id=936 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6E:XX:XX)

Line ia.sinc:5707 :MOVD         XmmReg, rm32   is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6E; rm32 & XmmReg ...         { XmmReg = zext(rm32); }
0: Constructor line ia.sinc:5707(id0.938) printpiece=[MOVD,  ,  B, ,,  ,  A]
Pattern id=938 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6E:XX:XX)

Line ia.sinc:5812 :MOVQ         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6F; mmxmod = 3 & mmxreg1 & mmxreg2     { mmxreg1 = mmxreg2; }
0: Constructor line ia.sinc:5812(id0.972) printpiece=[MOVQ,  ,  A, ,,  ,  B]
Pattern id=972 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6F:[11xx]X:XX)

Line ia.sinc:5811 :MOVQ         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x6F; mmxreg ... & m64                   { mmxreg = m64; }
1: Constructor line ia.sinc:5811(id0.971) printpiece=[MOVQ,  ,  A, ,,  ,  B]
Pattern id=971 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:6F:XX:XX)

Line ia.sinc:5763 :MOVDQA       XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = XmmReg2; }
0: Constructor line ia.sinc:5763(id0.947) printpiece=[MOVDQA,  ,  A, ,,  ,  B]
Pattern id=947 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6F:[11xx]X:XX)

Line ia.sinc:5762 :MOVDQA       XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6F; XmmReg ... & m128            { XmmReg = m128; }  
1: Constructor line ia.sinc:5762(id0.946) printpiece=[MOVDQA,  ,  A, ,,  ,  B]
Pattern id=946 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6F:XX:XX)

Line ia.sinc:5763 :MOVDQA       XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = XmmReg2; }
0: Constructor line ia.sinc:5763(id0.947) printpiece=[MOVDQA,  ,  A, ,,  ,  B]
Pattern id=947 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6F:[11xx]X:XX)

Line ia.sinc:5762 :MOVDQA       XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x6F; XmmReg ... & m128            { XmmReg = m128; }  
1: Constructor line ia.sinc:5762(id0.946) printpiece=[MOVDQA,  ,  A, ,,  ,  B]
Pattern id=946 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:6F:XX:XX)

Line ia.sinc:5768 :MOVDQU       XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x6F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg1 = XmmReg2; }
2: Constructor line ia.sinc:5768(id0.951) printpiece=[MOVDQU,  ,  A, ,,  ,  B]
Pattern id=951 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:6F:[11xx]X:XX)

Line ia.sinc:5767 :MOVDQU       XmmReg, m128        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x6F; XmmReg ... & m128            { XmmReg = m128; }
3: Constructor line ia.sinc:5767(id0.950) printpiece=[MOVDQU,  ,  A, ,,  ,  B]
Pattern id=950 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:6F:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:7228 :PSHUFW         mmxreg1, mmxreg2, imm8  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x70; mmxmod = 3 & mmxreg1 & mmxreg2; imm8 { mmxreg1 = pshufw(mmxreg1, mmxreg2, imm8:8); }
0: Constructor line ia.sinc:7228(id0.1205) printpiece=[PSHUFW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1205 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7227 :PSHUFW         mmxreg, m64, imm8       is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x70; m64 & mmxreg ...; imm8 { mmxreg = pshufw(mmxreg, m64, imm8:8); }
1: Constructor line ia.sinc:7227(id0.1204) printpiece=[PSHUFW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1204 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7205 :PSHUFD         XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2 ; imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = XmmReg2[0,32];
    local c1 = XmmReg2[32,32];
    local c2 = XmmReg2[64,32];
    local c3 = XmmReg2[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
0: Constructor line ia.sinc:7205(id0.1199) printpiece=[PSHUFD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1199 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7192 :PSHUFD         XmmReg1, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; (m128 & XmmReg1 ...); imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = m128[0,32];
    local c1 = m128[32,32];
    local c2 = m128[64,32];
    local c3 = m128[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
1: Constructor line ia.sinc:7192(id0.1198) printpiece=[PSHUFD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1198 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7205 :PSHUFD         XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2 ; imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = XmmReg2[0,32];
    local c1 = XmmReg2[32,32];
    local c2 = XmmReg2[64,32];
    local c3 = XmmReg2[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
0: Constructor line ia.sinc:7205(id0.1199) printpiece=[PSHUFD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1199 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7192 :PSHUFD         XmmReg1, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; (m128 & XmmReg1 ...); imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = m128[0,32];
    local c1 = m128[32,32];
    local c2 = m128[64,32];
    local c3 = m128[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
1: Constructor line ia.sinc:7192(id0.1198) printpiece=[PSHUFD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1198 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7220 :PSHUFHW        XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = pshufhw(XmmReg1, XmmReg2, imm8:8); }
2: Constructor line ia.sinc:7220(id0.1201) printpiece=[PSHUFHW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1201 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7219 :PSHUFHW        XmmReg1, m128, imm8     is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x70; m128 & XmmReg1 ...; imm8 { XmmReg1 = pshufhw(XmmReg1, m128, imm8:8); }
3: Constructor line ia.sinc:7219(id0.1200) printpiece=[PSHUFHW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1200 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7205 :PSHUFD         XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2 ; imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = XmmReg2[0,32];
    local c1 = XmmReg2[32,32];
    local c2 = XmmReg2[64,32];
    local c3 = XmmReg2[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
0: Constructor line ia.sinc:7205(id0.1199) printpiece=[PSHUFD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1199 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7192 :PSHUFD         XmmReg1, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x70; (m128 & XmmReg1 ...); imm8 & Order0 & Order1 & Order2 & Order3
{
    local c0 = m128[0,32];
    local c1 = m128[32,32];
    local c2 = m128[64,32];
    local c3 = m128[96,32];

    shuffle_4(XmmReg1[0,32],Order0,c0,c1,c2,c3);
    shuffle_4(XmmReg1[32,32],Order1,c0,c1,c2,c3);
    shuffle_4(XmmReg1[64,32],Order2,c0,c1,c2,c3);
    shuffle_4(XmmReg1[96,32],Order3,c0,c1,c2,c3);
}
1: Constructor line ia.sinc:7192(id0.1198) printpiece=[PSHUFD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1198 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7220 :PSHUFHW        XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = pshufhw(XmmReg1, XmmReg2, imm8:8); }
2: Constructor line ia.sinc:7220(id0.1201) printpiece=[PSHUFHW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1201 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7219 :PSHUFHW        XmmReg1, m128, imm8     is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0x70; m128 & XmmReg1 ...; imm8 { XmmReg1 = pshufhw(XmmReg1, m128, imm8:8); }
3: Constructor line ia.sinc:7219(id0.1200) printpiece=[PSHUFHW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1200 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7224 :PSHUFLW        XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x70; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = pshuflw(XmmReg1, XmmReg2, imm8:8); }
4: Constructor line ia.sinc:7224(id0.1203) printpiece=[PSHUFLW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1203 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:70:[11xx]X:XX)

Line ia.sinc:7223 :PSHUFLW        XmmReg1, m128, imm8     is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0x70; m128 & XmmReg1 ...; imm8 { XmmReg1 = pshuflw(XmmReg1, m128, imm8:8); }
5: Constructor line ia.sinc:7223(id0.1202) printpiece=[PSHUFLW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1202 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:70:XX:XX)

Line ia.sinc:7412 :PSRLW          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=2 & mmxreg2; imm8
{
    mmxreg2[0,16]  = mmxreg2[0,16]  >> imm8;
    mmxreg2[16,16] = mmxreg2[16,16] >> imm8;
    mmxreg2[32,16] = mmxreg2[32,16] >> imm8;
    mmxreg2[48,16] = mmxreg2[48,16] >> imm8;
}
0: Constructor line ia.sinc:7412(id0.1252) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1252 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:71:D[0xxx]:XX)

Line ia.sinc:7480 :PSRLW          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=2 & XmmReg2; imm8
{
    XmmReg2[0,16]   = XmmReg2[0,16]   >> imm8;
    XmmReg2[16,16]  = XmmReg2[16,16]  >> imm8;
    XmmReg2[32,16]  = XmmReg2[32,16]  >> imm8;
    XmmReg2[48,16]  = XmmReg2[48,16]  >> imm8;
    XmmReg2[64,16]  = XmmReg2[64,16]  >> imm8;
    XmmReg2[80,16]  = XmmReg2[80,16]  >> imm8;
    XmmReg2[96,16]  = XmmReg2[96,16]  >> imm8;
    XmmReg2[112,16] = XmmReg2[112,16] >> imm8;
}
0: Constructor line ia.sinc:7480(id0.1261) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1261 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:71:D[0xxx]:XX)

Line ia.sinc:7336 :PSRAW          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=4 & mmxreg2; imm8 { mmxreg2 = psraw(mmxreg2, imm8:8); }
0: Constructor line ia.sinc:7336(id0.1239) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1239 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:71:E[0xxx]:XX)

Line ia.sinc:7361 :PSRAW          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=4 & XmmReg2; imm8 { XmmReg2 = psraw(XmmReg2, imm8:8); }
0: Constructor line ia.sinc:7361(id0.1245) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1245 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:71:E[0xxx]:XX)

Line ia.sinc:7269 :PSLLW          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=6 & mmxreg2; imm8 { mmxreg2 = psllw(mmxreg2, imm8:8); }
0: Constructor line ia.sinc:7269(id0.1221) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1221 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:71:F[0xxx]:XX)

Line ia.sinc:7293 :PSLLW          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x71; mod = 0b11 & reg_opcode=6 & XmmReg2; imm8 { XmmReg2 = psllw(XmmReg2, imm8:8); }
0: Constructor line ia.sinc:7293(id0.1230) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1230 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:71:F[0xxx]:XX)

Line ia.sinc:7432 :PSRLD          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=2 & mmxreg2; imm8
{
    mmxreg2[0,32]  = mmxreg2[0,32]  >> imm8;
    mmxreg2[32,32] = mmxreg2[32,32] >> imm8;
}
0: Constructor line ia.sinc:7432(id0.1255) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1255 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:72:D[0xxx]:XX)

Line ia.sinc:7511 :PSRLD          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=2 & XmmReg2; imm8
{
    XmmReg2[0,32]  = XmmReg2[0,32]  >> imm8;
    XmmReg2[32,32] = XmmReg2[32,32] >> imm8;
    XmmReg2[64,32] = XmmReg2[64,32] >> imm8;
    XmmReg2[96,32] = XmmReg2[96,32] >> imm8;
}
0: Constructor line ia.sinc:7511(id0.1264) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1264 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:72:D[0xxx]:XX)

Line ia.sinc:7352 :PSRAD          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=4 & mmxreg2; imm8
{
# a count greater than 31 just clears all the bits
    mmxreg2[0,32] = mmxreg2[0,32] s>> imm8;
    mmxreg2[32,32] = mmxreg2[32,32] s>> imm8;
}
0: Constructor line ia.sinc:7352(id0.1242) printpiece=[PSRAD,  ,  A, ,,  ,  B]
Pattern id=1242 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:72:E[0xxx]:XX)

Line ia.sinc:7381 :PSRAD          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=4 & XmmReg2; imm8
{
# a count greater than 31 just clears all the bits
    XmmReg2[0,32] = XmmReg2[0,32] s>> imm8;
    XmmReg2[32,32] = XmmReg2[32,32] s>> imm8;
    XmmReg2[64,32] = XmmReg2[64,32] s>> imm8;
    XmmReg2[96,32] = XmmReg2[96,32] s>> imm8;
}
0: Constructor line ia.sinc:7381(id0.1248) printpiece=[PSRAD,  ,  A, ,,  ,  B]
Pattern id=1248 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:72:E[0xxx]:XX)

Line ia.sinc:7282 :PSLLD          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=6 & mmxreg2; imm8 {
  mmxreg2[0,32] = mmxreg2[0,32] << imm8;
  mmxreg2[32,32] = mmxreg2[32,32] << imm8;
}
0: Constructor line ia.sinc:7282(id0.1224) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1224 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:72:F[0xxx]:XX)

Line ia.sinc:7310 :PSLLD          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x72; mod = 0b11 & reg_opcode=6 & XmmReg2; imm8 {
  XmmReg2[0,32] = XmmReg2[0,32] << imm8;
  XmmReg2[32,32] = XmmReg2[32,32] << imm8;
  XmmReg2[64,32] = XmmReg2[64,32] << imm8;
  XmmReg2[96,32] = XmmReg2[96,32] << imm8;
}
0: Constructor line ia.sinc:7310(id0.1233) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1233 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:72:F[0xxx]:XX)

Line ia.sinc:7448 :PSRLQ          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x73; mod = 0b11 & reg_opcode=2 & mmxreg2; imm8
{
    mmxreg2 = mmxreg2 >> imm8;
}
0: Constructor line ia.sinc:7448(id0.1258) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1258 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:73:D[0xxx]:XX)

Line ia.sinc:7534 :PSRLQ          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x73; mod = 0b11 & reg_opcode=2 & XmmReg2; imm8
{
    XmmReg2[0,64]  = XmmReg2[0,64]  >> imm8;
    XmmReg2[64,64] = XmmReg2[64,64] >> imm8;
}
0: Constructor line ia.sinc:7534(id0.1267) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1267 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:73:D[0xxx]:XX)

Line ia.sinc:7390 :PSRLDQ         XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x73; xmmmod=3 & reg_opcode=3 & XmmReg2; imm8
{
# a count greater than 15 just clears all the bits
    XmmReg2 = XmmReg2 >> (imm8 * 8);
}
0: Constructor line ia.sinc:7390(id0.1249) printpiece=[PSRLDQ,  ,  A, ,,  ,  B]
Pattern id=1249 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:73:D[1xxx]:XX)

Line ia.sinc:7289 :PSLLQ          mmxreg2, imm8    is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x73; mod = 0b11 & reg_opcode=6 & mmxreg2; imm8 { mmxreg2 = mmxreg2 << imm8:8; }
0: Constructor line ia.sinc:7289(id0.1227) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1227 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:73:F[0xxx]:XX)

Line ia.sinc:7328 :PSLLQ          XmmReg2, imm8     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x73; mod = 0b11 & reg_opcode=6 & XmmReg2; imm8 {
  XmmReg2[0,64] = XmmReg2[0,64] << imm8;
  XmmReg2[64,64] = XmmReg2[64,64] << imm8;
}
0: Constructor line ia.sinc:7328(id0.1236) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1236 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:73:F[0xxx]:XX)

Line ia.sinc:7249 :PSLLDQ         XmmReg2, imm8    is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0x73; xmmmod = 3 & reg_opcode=7 & XmmReg2; imm8 
{ 
	if (imm8:1 > 15:1) goto <zero>;
    local low64copy:8 = XmmReg2[0,64];
    XmmReg2[0,64] = XmmReg2[0,64] << (8:1 * imm8:1);
    if (imm8:1 > 8:1)  goto <greater>;
    XmmReg2[64,64] = (XmmReg2[64,64] << (8:1 * imm8:1)) | (low64copy >> (8:1 * (8 - imm8:1)));
    goto <end>;
<greater>
    XmmReg2[64,64] = low64copy << (8:1 * (imm8 - 8));
    goto <end>;
<zero>
    XmmReg2[0,64] = 0:8;
    XmmReg2[64,64] = 0:8;
<end>
}
0: Constructor line ia.sinc:7249(id0.1218) printpiece=[PSLLDQ,  ,  A, ,,  ,  B]
Pattern id=1218 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:73:F[1xxx]:XX)

Line ia.sinc:6539 :PCMPEQB       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x74; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] = (mmxreg1[0,8] == mmxreg2[0,8]) * 0xFF;
    mmxreg1[8,8] = (mmxreg1[8,8] == mmxreg2[8,8]) * 0xFF;
    mmxreg1[16,8] = (mmxreg1[16,8] == mmxreg2[16,8]) * 0xFF;
    mmxreg1[24,8] = (mmxreg1[24,8] == mmxreg2[24,8]) * 0xFF;
    mmxreg1[32,8] = (mmxreg1[32,8] == mmxreg2[32,8]) * 0xFF;
    mmxreg1[40,8] = (mmxreg1[40,8] == mmxreg2[40,8]) * 0xFF;
    mmxreg1[48,8] = (mmxreg1[48,8] == mmxreg2[48,8]) * 0xFF;
    mmxreg1[56,8] = (mmxreg1[56,8] == mmxreg2[56,8]) * 0xFF;
}
0: Constructor line ia.sinc:6539(id0.1085) printpiece=[PCMPEQB,  ,  A, ,,  ,  B]
Pattern id=1085 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:74:[11xx]X:XX)

Line ia.sinc:6526 :PCMPEQB       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x74; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,8] = (mmxreg[0,8] == m[0,8]) * 0xFF;
    mmxreg[8,8] = (mmxreg[8,8] == m[8,8]) * 0xFF;
    mmxreg[16,8] = (mmxreg[16,8] == m[16,8]) * 0xFF;
    mmxreg[24,8] = (mmxreg[24,8] == m[24,8]) * 0xFF;
    mmxreg[32,8] = (mmxreg[32,8] == m[32,8]) * 0xFF;
    mmxreg[40,8] = (mmxreg[40,8] == m[40,8]) * 0xFF;
    mmxreg[48,8] = (mmxreg[48,8] == m[48,8]) * 0xFF;
    mmxreg[56,8] = (mmxreg[56,8] == m[56,8]) * 0xFF;
}
1: Constructor line ia.sinc:6526(id0.1084) printpiece=[PCMPEQB,  ,  A, ,,  ,  B]
Pattern id=1084 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:74:XX:XX)

Line ia.sinc:6603 :PCMPEQB       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x74; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8] = (XmmReg1[0,8] == XmmReg2[0,8]) * 0xFF;
    XmmReg1[8,8] = (XmmReg1[8,8] == XmmReg2[8,8]) * 0xFF;
    XmmReg1[16,8] = (XmmReg1[16,8] == XmmReg2[16,8]) * 0xFF;
    XmmReg1[24,8] = (XmmReg1[24,8] == XmmReg2[24,8]) * 0xFF;
    XmmReg1[32,8] = (XmmReg1[32,8] == XmmReg2[32,8]) * 0xFF;
    XmmReg1[40,8] = (XmmReg1[40,8] == XmmReg2[40,8]) * 0xFF;
    XmmReg1[48,8] = (XmmReg1[48,8] == XmmReg2[48,8]) * 0xFF;
    XmmReg1[56,8] = (XmmReg1[56,8] == XmmReg2[56,8]) * 0xFF;
    XmmReg1[64,8] = (XmmReg1[64,8] == XmmReg2[64,8]) * 0xFF;
    XmmReg1[72,8] = (XmmReg1[72,8] == XmmReg2[72,8]) * 0xFF;
    XmmReg1[80,8] = (XmmReg1[80,8] == XmmReg2[80,8]) * 0xFF;
    XmmReg1[88,8] = (XmmReg1[88,8] == XmmReg2[88,8]) * 0xFF;
    XmmReg1[96,8] = (XmmReg1[96,8] == XmmReg2[96,8]) * 0xFF;
    XmmReg1[104,8] = (XmmReg1[104,8] == XmmReg2[104,8]) * 0xFF;
    XmmReg1[112,8] = (XmmReg1[112,8] == XmmReg2[112,8]) * 0xFF;
    XmmReg1[120,8] = (XmmReg1[120,8] == XmmReg2[120,8]) * 0xFF;
}
0: Constructor line ia.sinc:6603(id0.1091) printpiece=[PCMPEQB,  ,  A, ,,  ,  B]
Pattern id=1091 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:74:[11xx]X:XX)

Line ia.sinc:6581 :PCMPEQB       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x74; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,8] = (XmmReg[0,8] == m[0,8]) * 0xFF;
    XmmReg[8,8] = (XmmReg[8,8] == m[8,8]) * 0xFF;
    XmmReg[16,8] = (XmmReg[16,8] == m[16,8]) * 0xFF;
    XmmReg[24,8] = (XmmReg[24,8] == m[24,8]) * 0xFF;
    XmmReg[32,8] = (XmmReg[32,8] == m[32,8]) * 0xFF;
    XmmReg[40,8] = (XmmReg[40,8] == m[40,8]) * 0xFF;
    XmmReg[48,8] = (XmmReg[48,8] == m[48,8]) * 0xFF;
    XmmReg[56,8] = (XmmReg[56,8] == m[56,8]) * 0xFF;
    XmmReg[64,8] = (XmmReg[64,8] == m[64,8]) * 0xFF;
    XmmReg[72,8] = (XmmReg[72,8] == m[72,8]) * 0xFF;
    XmmReg[80,8] = (XmmReg[80,8] == m[80,8]) * 0xFF;
    XmmReg[88,8] = (XmmReg[88,8] == m[88,8]) * 0xFF;
    XmmReg[96,8] = (XmmReg[96,8] == m[96,8]) * 0xFF;
    XmmReg[104,8] = (XmmReg[104,8] == m[104,8]) * 0xFF;
    XmmReg[112,8] = (XmmReg[112,8] == m[112,8]) * 0xFF;
    XmmReg[120,8] = (XmmReg[120,8] == m[120,8]) * 0xFF;
}
1: Constructor line ia.sinc:6581(id0.1090) printpiece=[PCMPEQB,  ,  B, ,,  ,  A]
Pattern id=1090 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:74:XX:XX)

Line ia.sinc:6560 :PCMPEQW       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x75; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = zext(mmxreg1[0,16] == mmxreg2[0,16]) * 0xFFFF;
    mmxreg1[16,16] = zext(mmxreg1[16,16] == mmxreg2[16,16]) * 0xFFFF;
    mmxreg1[32,16] = zext(mmxreg1[32,16] == mmxreg2[32,16]) * 0xFFFF;
    mmxreg1[48,16] = zext(mmxreg1[48,16] == mmxreg2[48,16]) * 0xFFFF;
}
0: Constructor line ia.sinc:6560(id0.1087) printpiece=[PCMPEQW,  ,  A, ,,  ,  B]
Pattern id=1087 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:75:[11xx]X:XX)

Line ia.sinc:6551 :PCMPEQW       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x75; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = zext(mmxreg[0,16] == m[0,16]) * 0xFFFF;
    mmxreg[16,16] = zext(mmxreg[16,16] == m[16,16]) * 0xFFFF;
    mmxreg[32,16] = zext(mmxreg[32,16] == m[32,16]) * 0xFFFF;
    mmxreg[48,16] = zext(mmxreg[48,16] == m[48,16]) * 0xFFFF;
}
1: Constructor line ia.sinc:6551(id0.1086) printpiece=[PCMPEQW,  ,  A, ,,  ,  B]
Pattern id=1086 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:75:XX:XX)

Line ia.sinc:6636 :PCMPEQW       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x75; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = zext(XmmReg1[0,16] == XmmReg2[0,16]) * 0xFFFF;
    XmmReg1[16,16] = zext(XmmReg1[16,16] == XmmReg2[16,16]) * 0xFFFF;
    XmmReg1[32,16] = zext(XmmReg1[32,16] == XmmReg2[32,16]) * 0xFFFF;
    XmmReg1[48,16] = zext(XmmReg1[48,16] == XmmReg2[48,16]) * 0xFFFF;
    XmmReg1[64,16] = zext(XmmReg1[64,16] == XmmReg2[64,16]) * 0xFFFF;
    XmmReg1[80,16] = zext(XmmReg1[80,16] == XmmReg2[80,16]) * 0xFFFF;
    XmmReg1[96,16] = zext(XmmReg1[96,16] == XmmReg2[96,16]) * 0xFFFF;
    XmmReg1[112,16] = zext(XmmReg1[112,16] == XmmReg2[112,16]) * 0xFFFF;
}
0: Constructor line ia.sinc:6636(id0.1093) printpiece=[PCMPEQW,  ,  A, ,,  ,  B]
Pattern id=1093 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:75:[11xx]X:XX)

Line ia.sinc:6623 :PCMPEQW       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x75; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = zext(XmmReg[0,16] == m[0,16]) * 0xFFFF;
    XmmReg[16,16] = zext(XmmReg[16,16] == m[16,16]) * 0xFFFF;
    XmmReg[32,16] = zext(XmmReg[32,16] == m[32,16]) * 0xFFFF;
    XmmReg[48,16] = zext(XmmReg[48,16] == m[48,16]) * 0xFFFF;
    XmmReg[64,16] = zext(XmmReg[64,16] == m[64,16]) * 0xFFFF;
    XmmReg[80,16] = zext(XmmReg[80,16] == m[80,16]) * 0xFFFF;
    XmmReg[96,16] = zext(XmmReg[96,16] == m[96,16]) * 0xFFFF;
    XmmReg[112,16] = zext(XmmReg[112,16] == m[112,16]) * 0xFFFF;
}
1: Constructor line ia.sinc:6623(id0.1092) printpiece=[PCMPEQW,  ,  B, ,,  ,  A]
Pattern id=1092 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:75:XX:XX)

Line ia.sinc:6575 :PCMPEQD       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x76; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,32] = zext(mmxreg1[0,32] == mmxreg2[0,32]) * 0xFFFFFFFF;
    mmxreg1[32,32] = zext(mmxreg1[32,32] == mmxreg2[32,32]) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:6575(id0.1089) printpiece=[PCMPEQD,  ,  A, ,,  ,  B]
Pattern id=1089 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:76:[11xx]X:XX)

Line ia.sinc:6568 :PCMPEQD       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x76; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,32] = zext(mmxreg[0,32] == m[0,32]) * 0xFFFFFFFF;
    mmxreg[32,32] = zext(mmxreg[32,32] == m[32,32]) * 0xFFFFFFFF;
}
1: Constructor line ia.sinc:6568(id0.1088) printpiece=[PCMPEQD,  ,  A, ,,  ,  B]
Pattern id=1088 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:76:XX:XX)

Line ia.sinc:6657 :PCMPEQD       XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x76; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = zext(XmmReg1[0,32] == XmmReg2[0,32]) * 0xFFFFFFFF;
    XmmReg1[32,32] = zext(XmmReg1[32,32] == XmmReg2[32,32]) * 0xFFFFFFFF;
    XmmReg1[64,32] = zext(XmmReg1[64,32] == XmmReg2[64,32]) * 0xFFFFFFFF;
    XmmReg1[96,32] = zext(XmmReg1[96,32] == XmmReg2[96,32]) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:6657(id0.1095) printpiece=[PCMPEQD,  ,  A, ,,  ,  B]
Pattern id=1095 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:76:[11xx]X:XX)

Line ia.sinc:6648 :PCMPEQD       XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x76; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = zext(XmmReg[0,32] == m[0,32]) * 0xFFFFFFFF;
    XmmReg[32,32] = zext(XmmReg[32,32] == m[32,32]) * 0xFFFFFFFF;
    XmmReg[64,32] = zext(XmmReg[64,32] == m[64,32]) * 0xFFFFFFFF;
    XmmReg[96,32] = zext(XmmReg[96,32] == m[96,32]) * 0xFFFFFFFF;
}
1: Constructor line ia.sinc:6648(id0.1094) printpiece=[PCMPEQD,  ,  B, ,,  ,  A]
Pattern id=1094 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:76:XX:XX)

Line ia.sinc:5511 :EMMS                     is vexMode=0 &  byte=0x0F; byte=0x77 { FPUTagWord = 0xFFFF; }
0: Constructor line ia.sinc:5511(id0.901) printpiece=[EMMS]
Pattern id=901 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:77:XX:XX)

Line ia.sinc:3911 :VMREAD rm32, Reg32  is vexMode=0 & opsize=1 & byte=0x0f; byte=0x78; rm32 & check_rm32_dest ... & Reg32 ...     { rm32 = vmread(Reg32); build check_rm32_dest; }
0: Constructor line ia.sinc:3911(id0.614) printpiece=[VMREAD,  ,  A, ,,  ,  C]
Pattern id=614 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:78:XX:XX)

Line ia.sinc:3915 :VMWRITE Reg32, rm32 is vexMode=0 & opsize=1 & byte=0x0f; byte=0x79; rm32 & Reg32 ... & check_Reg32_dest ...   { vmwrite(rm32,Reg32); build check_Reg32_dest; }
0: Constructor line ia.sinc:3915(id0.615) printpiece=[VMWRITE,  ,  B, ,,  ,  A]
Pattern id=615 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:79:XX:XX)

Line ia.sinc:5520 :HADDPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f+ XmmReg1[64,64];
    XmmReg1[64,64] = XmmReg2[0,64] f+ XmmReg2[64,64];
}
0: Constructor line ia.sinc:5520(id0.903) printpiece=[HADDPD,  ,  A, ,,  ,  B]
Pattern id=903 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7C:[11xx]X:XX)

Line ia.sinc:5513 :HADDPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7C; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f+ XmmReg[64,64];
    XmmReg[64,64] = m[0,64]   f+ m[64,64];
}
1: Constructor line ia.sinc:5513(id0.902) printpiece=[HADDPD,  ,  B, ,,  ,  A]
Pattern id=902 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7C:XX:XX)

Line ia.sinc:5535 :HADDPS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x7C; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f+ XmmReg1[32,32];
    XmmReg1[32,32] = XmmReg1[64,32] f+ XmmReg1[96,32];
    XmmReg1[64,32] = XmmReg2[0,32] f+ XmmReg2[32,32];
    XmmReg1[96,32] = XmmReg2[64,32] f+ XmmReg2[96,32];
}
2: Constructor line ia.sinc:5535(id0.905) printpiece=[HADDPS,  ,  A, ,,  ,  B]
Pattern id=905 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:7C:[11xx]X:XX)

Line ia.sinc:5526 :HADDPS        XmmReg, m128        is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x7C; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] f+ XmmReg[32,32];
    XmmReg[32,32] = XmmReg[64,32] f+ XmmReg[96,32];
    XmmReg[64,32] = m[0,32]   f+ m[32,32];
    XmmReg[96,32] = m[64,32]   f+ m[96,32];
}
3: Constructor line ia.sinc:5526(id0.904) printpiece=[HADDPS,  ,  B, ,,  ,  A]
Pattern id=904 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:7C:XX:XX)

Line ia.sinc:5550 :HSUBPD        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7D; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg1[64,64];
    XmmReg1[64,64] = XmmReg2[0,64] f- XmmReg2[64,64];
}
0: Constructor line ia.sinc:5550(id0.907) printpiece=[HSUBPD,  ,  A, ,,  ,  B]
Pattern id=907 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7D:[11xx]X:XX)

Line ia.sinc:5543 :HSUBPD        XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7D; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f- XmmReg[64,64];
    XmmReg[64,64] = m[0,64]   f- m[64,64];
}
1: Constructor line ia.sinc:5543(id0.906) printpiece=[HSUBPD,  ,  B, ,,  ,  A]
Pattern id=906 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7D:XX:XX)

Line ia.sinc:5565 :HSUBPS        XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x7D; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f- XmmReg1[32,32];
    XmmReg1[32,32] = XmmReg1[64,32] f- XmmReg1[96,32];
    XmmReg1[64,32] = XmmReg2[0,32] f- XmmReg2[32,32];
    XmmReg1[96,32] = XmmReg2[64,32] f- XmmReg2[96,32];
}
2: Constructor line ia.sinc:5565(id0.909) printpiece=[HSUBPS,  ,  A, ,,  ,  B]
Pattern id=909 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:7D:[11xx]X:XX)

Line ia.sinc:5556 :HSUBPS        XmmReg, m128        is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0x7D; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] f- XmmReg[32,32];
    XmmReg[32,32] = XmmReg[64,32] f- XmmReg[96,32];
    XmmReg[64,32] = m[0,32]   f- m[32,32];
    XmmReg[96,32] = m[64,32]   f- m[96,32];
}
3: Constructor line ia.sinc:5556(id0.908) printpiece=[HSUBPS,  ,  B, ,,  ,  A]
Pattern id=908 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:7D:XX:XX)

Line ia.sinc:5706 :MOVD         rm32, mmxreg   is vexMode=0 &  rexWprefix=0 & mandover=0 & byte=0x0F; byte=0x7E; rm32 & check_rm32_dest ... & mmxreg ...                    { rm32 = mmxreg(0); build check_rm32_dest; }
0: Constructor line ia.sinc:5706(id0.937) printpiece=[MOVD,  ,  A, ,,  ,  C]
Pattern id=937 pattern=cmb:(ctx:SS:X0:X[0xxx]:XX:XX,ins:0F:7E:XX:XX)

Line ia.sinc:5708 :MOVD         rm32, XmmReg   is vexMode=0 &  $(PRE_66) & rexWprefix=0 & byte=0x0F; byte=0x7E; rm32 & check_rm32_dest ... & XmmReg ...         { rm32 = XmmReg(0); build check_rm32_dest; }
0: Constructor line ia.sinc:5708(id0.939) printpiece=[MOVD,  ,  A, ,,  ,  C]
Pattern id=939 pattern=cmb:(ctx:SS:X[xx10]:X[0xxx]:XX:XX,ins:0F:7E:XX:XX)

Line ia.sinc:5708 :MOVD         rm32, XmmReg   is vexMode=0 &  $(PRE_66) & rexWprefix=0 & byte=0x0F; byte=0x7E; rm32 & check_rm32_dest ... & XmmReg ...         { rm32 = XmmReg(0); build check_rm32_dest; }
0: Constructor line ia.sinc:5708(id0.939) printpiece=[MOVD,  ,  A, ,,  ,  C]
Pattern id=939 pattern=cmb:(ctx:SS:X[xx10]:X[0xxx]:XX:XX,ins:0F:7E:XX:XX)

Line ia.sinc:5821 :MOVQ         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x7E; xmmmod = 3 & XmmReg1 & XmmReg2
{
	XmmReg1 = zext(XmmReg2[0,64]);
}
1: Constructor line ia.sinc:5821(id0.976) printpiece=[MOVQ,  ,  A, ,,  ,  B]
Pattern id=976 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:7E:[11xx]X:XX)

Line ia.sinc:5816 :MOVQ         XmmReg, m64      is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x7E; XmmReg ... & m64
{
	XmmReg = zext(m64);
}
2: Constructor line ia.sinc:5816(id0.975) printpiece=[MOVQ,  ,  A, ,,  ,  B]
Pattern id=975 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:7E:XX:XX)

Line ia.sinc:5814 :MOVQ         mmxreg2, mmxreg1 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x7F; mmxmod = 3 & mmxreg1 & mmxreg2     { mmxreg2 = mmxreg1; }
0: Constructor line ia.sinc:5814(id0.974) printpiece=[MOVQ,  ,  B, ,,  ,  A]
Pattern id=974 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:7F:[11xx]X:XX)

Line ia.sinc:5813 :MOVQ         m64, mmxreg      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0x7F; mmxreg ... & m64                   { m64 = mmxreg; }
1: Constructor line ia.sinc:5813(id0.973) printpiece=[MOVQ,  ,  B, ,,  ,  A]
Pattern id=973 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:7F:XX:XX)

Line ia.sinc:5765 :MOVDQA       XmmReg2, XmmReg1    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg2 = XmmReg1; }
0: Constructor line ia.sinc:5765(id0.949) printpiece=[MOVDQA,  ,  B, ,,  ,  A]
Pattern id=949 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7F:[11xx]X:XX)

Line ia.sinc:5764 :MOVDQA       m128, XmmReg        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7F; XmmReg ... & m128            { m128 = XmmReg; }
1: Constructor line ia.sinc:5764(id0.948) printpiece=[MOVDQA,  ,  B, ,,  ,  A]
Pattern id=948 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7F:XX:XX)

Line ia.sinc:5765 :MOVDQA       XmmReg2, XmmReg1    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg2 = XmmReg1; }
0: Constructor line ia.sinc:5765(id0.949) printpiece=[MOVDQA,  ,  B, ,,  ,  A]
Pattern id=949 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7F:[11xx]X:XX)

Line ia.sinc:5764 :MOVDQA       m128, XmmReg        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0x7F; XmmReg ... & m128            { m128 = XmmReg; }
1: Constructor line ia.sinc:5764(id0.948) printpiece=[MOVDQA,  ,  B, ,,  ,  A]
Pattern id=948 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:7F:XX:XX)

Line ia.sinc:5770 :MOVDQU       XmmReg2, XmmReg1    is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x7F; xmmmod=3 & XmmReg1 & XmmReg2 { XmmReg2 = XmmReg1; }
2: Constructor line ia.sinc:5770(id0.953) printpiece=[MOVDQU,  ,  B, ,,  ,  A]
Pattern id=953 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:7F:[11xx]X:XX)

Line ia.sinc:5769 :MOVDQU       m128, XmmReg        is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0x7F; XmmReg ... & m128            { m128 = XmmReg; }  
3: Constructor line ia.sinc:5769(id0.952) printpiece=[MOVDQU,  ,  B, ,,  ,  A]
Pattern id=952 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:7F:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2834 :J^cc rel16     is vexMode=0 & bit64=0 & opsize=0 & byte=0xf; row=8 & cc; rel16       { if (cc) goto rel16; }
0: Constructor line ia.sinc:2834(id0.221) printpiece=[J,  A,  ,  B]
Pattern id=221 pattern=cmb:(ctx:X[0x00]:XX:X[0xxx]:XX,ins:0F:8X:XX:XX)

Line ia.sinc:2835 :J^cc rel32     is vexMode=0 & opsize=1 & byte=0xf; row=8 & cc; rel32                 { if (cc) goto rel32; }
0: Constructor line ia.sinc:2835(id0.222) printpiece=[J,  A,  ,  B]
Pattern id=222 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:8X:XX:XX)

Line ia.sinc:2836 :J^cc rel32     is vexMode=0 & opsize=2 & byte=0xf; row=8 & cc; rel32                 { if (cc) goto rel32; }
0: Constructor line ia.sinc:2836(id0.223) printpiece=[J,  A,  ,  B]
Pattern id=223 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:0F:8X:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3614 :SET^cc rm8     is vexMode=0 & byte=0xf; row=9 & cc; rm8                { rm8 = cc; }
0: Constructor line ia.sinc:3614(id0.522) printpiece=[SET,  A,  ,  B]
Pattern id=522 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:9X:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3380 :PUSH FS        is vexMode=0 & addrsize=0 & byte=0xf; byte=0xa0 & FS        { push22(FS); }
0: Constructor line ia.sinc:3380(id0.424) printpiece=[PUSH,  ,  A]
Pattern id=424 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0F:A0:XX:XX)

Line ia.sinc:3381 :PUSH FS        is vexMode=0 & addrsize=1 & byte=0xf; byte=0xa0 & FS        { pushseg44(FS); }
0: Constructor line ia.sinc:3381(id0.425) printpiece=[PUSH,  ,  A]
Pattern id=425 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:A0:XX:XX)

Line ia.sinc:3294 :POP FS         is vexMode=0 & addrsize=0 & byte=0xf; byte=0xa1 & FS    { pop22(FS); }
0: Constructor line ia.sinc:3294(id0.379) printpiece=[POP,  ,  A]
Pattern id=379 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0F:A1:XX:XX)

Line ia.sinc:3295 :POP FS         is vexMode=0 & addrsize=1 & byte=0xf; byte=0xa1 & FS    { popseg44(FS); }
0: Constructor line ia.sinc:3295(id0.380) printpiece=[POP,  ,  A]
Pattern id=380 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:A1:XX:XX)

Line ia.sinc:2327 :CPUID          is vexMode=0 & byte=0xf; byte=0xa2                  {
    tmpptr:$(SIZE) = 0;
    if (EAX == 0) goto <basic_info>;
    if (EAX == 1) goto <Version_info>;
    if (EAX == 2) goto <cache_tlb_info>;
    if (EAX == 3) goto <serial_info>;
    if (EAX == 0x4) goto <Deterministic_Cache_Parameters_info>;
    if (EAX == 0x5) goto <MONITOR_MWAIT_Features_info>;
    if (EAX == 0x6) goto <Thermal_Power_Management_info>;
    if (EAX == 0x7) goto <Extended_Feature_Enumeration_info>;
    if (EAX == 0x9) goto <Direct_Cache_Access_info>;
    if (EAX == 0xa) goto <Architectural_Performance_Monitoring_info>;
    if (EAX == 0xb) goto <Extended_Topology_info>;
    if (EAX == 0xd) goto <Processor_Extended_States_info>;
    if (EAX == 0xf) goto <Quality_of_Service_info>;
    if (EAX == 0x80000002) goto <brand_part1_info>;
    if (EAX == 0x80000003) goto <brand_part2_info>;
    if (EAX == 0x80000004) goto <brand_part3_info>;
    tmpptr = cpuid(EAX);
    goto <finish>;
 <basic_info>
    tmpptr = cpuid_basic_info(EAX);
    goto <finish>;
 <Version_info>
    tmpptr = cpuid_Version_info(EAX);
    goto <finish>;
 <cache_tlb_info>
    tmpptr = cpuid_cache_tlb_info(EAX);
    goto <finish>;
 <serial_info>
    tmpptr = cpuid_serial_info(EAX);
    goto <finish>;
 <Deterministic_Cache_Parameters_info>
    tmpptr = cpuid_Deterministic_Cache_Parameters_info(EAX);
    goto <finish>;    
 <MONITOR_MWAIT_Features_info>
    tmpptr = cpuid_MONITOR_MWAIT_Features_info(EAX);
    goto <finish>;    
 <Thermal_Power_Management_info>
    tmpptr = cpuid_Thermal_Power_Management_info(EAX);
    goto <finish>;
 <Extended_Feature_Enumeration_info>
    tmpptr = cpuid_Extended_Feature_Enumeration_info(EAX);
    goto <finish>;
 <Direct_Cache_Access_info>
    tmpptr = cpuid_Direct_Cache_Access_info(EAX);
    goto <finish>;
 <Architectural_Performance_Monitoring_info>
    tmpptr = cpuid_Architectural_Performance_Monitoring_info(EAX);
    goto <finish>;
 <Extended_Topology_info>
    tmpptr = cpuid_Extended_Topology_info(EAX);
    goto <finish>;
 <Processor_Extended_States_info>
    tmpptr = cpuid_Processor_Extended_States_info(EAX);
    goto <finish>;
 <Quality_of_Service_info>
    tmpptr = cpuid_Quality_of_Service_info(EAX);
    goto <finish>;
 <brand_part1_info>
    tmpptr = cpuid_brand_part1_info(EAX);
    goto <finish>;
 <brand_part2_info>
    tmpptr = cpuid_brand_part2_info(EAX);
    goto <finish>;
 <brand_part3_info>
    tmpptr = cpuid_brand_part3_info(EAX);
    goto <finish>;  
 <finish>
@ifdef IA64
	RAX = zext(*:4 (tmpptr));
	RBX = zext(*:4 (tmpptr + 4));
	RDX = zext(*:4 (tmpptr + 8));
	RCX = zext(*:4 (tmpptr + 12));
@else
	EAX = *tmpptr;
	EBX = *(tmpptr + 4);
	EDX = *(tmpptr + 8);
	ECX = *(tmpptr + 12);
@endif
}
0: Constructor line ia.sinc:2327(id0.159) printpiece=[CPUID]
Pattern id=159 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A2:XX:XX)

Line ia.sinc:1995 :BT Rmr16,Reg16		is vexMode=0 & opsize=0 & byte=0xf; byte=0xa3; mod=3 & Rmr16 & Reg16		{ CF = ((Rmr16 >> (Reg16 &  0xf)) & 1) != 0; }
0: Constructor line ia.sinc:1995(id0.74) printpiece=[BT,  ,  A, ,,  B]
Pattern id=74 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:A3:[11xx]X:XX)

Line ia.sinc:1996 :BT Mem,Reg16		is vexMode=0 & opsize=0 & byte=0xf; byte=0xa3; Mem & Reg16 ...		{ local ptr = Mem + (sext(Reg16) s>> 3);
											  CF = ((*:1 ptr >> (Reg16 & 0x7)) & 1) != 0; }
1: Constructor line ia.sinc:1996(id0.75) printpiece=[BT,  ,  A, ,,  B]
Pattern id=75 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:A3:XX:XX)

Line ia.sinc:1998 :BT Rmr32,Reg32		is vexMode=0 & opsize=1 & byte=0xf; byte=0xa3; mod=3 & Rmr32 & Reg32		{ CF = ((Rmr32 >> (Reg32 & 0x1f)) & 1) != 0; }
0: Constructor line ia.sinc:1998(id0.76) printpiece=[BT,  ,  A, ,,  B]
Pattern id=76 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:A3:[11xx]X:XX)

Line ia.sinc:1999 :BT Mem,Reg32		is vexMode=0 & opsize=1 & byte=0xf; byte=0xa3; Mem & Reg32 ...		{
@ifdef IA64
    local ptr = Mem + (sext(Reg32) s>> 3);
@else
    local ptr = Mem + (Reg32 s>> 3);
@endif
    CF = ((*:1 ptr >> (Reg32 & 0x7)) & 1) != 0;
}
1: Constructor line ia.sinc:1999(id0.77) printpiece=[BT,  ,  A, ,,  B]
Pattern id=77 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:A3:XX:XX)

Line ia.sinc:3658 :SHLD rm16,Reg16,imm8 is vexMode=0 & opsize=0; byte=0x0F; byte=0xA4; rm16 & Reg16 ... ; imm8 { local count = imm8 & 0x1f; local tmp = rm16;
                                           rm16 = (rm16 << count) | (Reg16 >> (16 - count));
                                           shlflags(tmp,rm16,count); shiftresultflags(rm16,count);}
0: Constructor line ia.sinc:3658(id0.534) printpiece=[SHLD,  ,  A, ,,  B, ,,  C]
Pattern id=534 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:A4:XX:XX)

Line ia.sinc:3664 :SHLD rm32,Reg32,imm8 is vexMode=0 & opsize=1; byte=0x0F; byte=0xA4; rm32 & check_rm32_dest ... & Reg32 ... ; imm8 { local count = imm8 & 0x1f; local tmp = rm32;
                                           rm32 = (rm32 << count) | (Reg32 >> (32 - count)); build check_rm32_dest;
                                           shlflags(tmp,rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3664(id0.536) printpiece=[SHLD,  ,  A, ,,  C, ,,  D]
Pattern id=536 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:A4:XX:XX)

Line ia.sinc:3661 :SHLD rm16,Reg16,CL   is vexMode=0 & opsize=0; byte=0x0F; byte=0xA5; CL & rm16 & Reg16 ...  { local count =   CL & 0x1f; local tmp = rm16;
                                          rm16 = (rm16 << count) | (Reg16 >> (16 - count));
                                          shlflags(tmp,rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3661(id0.535) printpiece=[SHLD,  ,  B, ,,  C, ,,  A]
Pattern id=535 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:A5:XX:XX)

Line ia.sinc:3667 :SHLD rm32,Reg32,CL   is vexMode=0 & opsize=1; byte=0x0F; byte=0xA5; CL & rm32 & check_rm32_dest ... & Reg32 ...  { local count =   CL & 0x1f; local tmp = rm32;
                                          rm32 = (rm32 << count) | (Reg32 >> (32 - count)); build check_rm32_dest;
                                          shlflags(tmp,rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3667(id0.537) printpiece=[SHLD,  ,  B, ,,  D, ,,  A]
Pattern id=537 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:A5:XX:XX)

Line ia.sinc:8304 :MONTMUL.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA6; byte=0xC0 { 
	montmul(EAX,ECX,ESI); 
	ECX=0; 
	EDX=0; 
}
0: Constructor line ia.sinc:8304(id0.1383) printpiece=[MONTMUL.REP]
Pattern id=1383 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A6:C0:XX)

Line ia.sinc:2236 :CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xa6; rm8 & Reg8 ...           { _cmpxchg(rm8, Reg8); } #deprecated after 486
:CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2236(id0.152) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=152 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A6:XX:XX)

Line ia.sinc:8310 :XSHA1.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA6; byte=0xC8 {
	xsha1(ECX,ESI,EDI); 
	EAX = ECX;
}
0: Constructor line ia.sinc:8310(id0.1384) printpiece=[XSHA1.REP]
Pattern id=1384 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A6:C8:XX)

Line ia.sinc:2236 :CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xa6; rm8 & Reg8 ...           { _cmpxchg(rm8, Reg8); } #deprecated after 486
:CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2236(id0.152) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=152 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A6:XX:XX)

Line ia.sinc:8315 :XSHA256.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA6; byte=0xD0 {  
	xsha256(ECX,ESI,EDI); 
	EAX = ECX; 
}
0: Constructor line ia.sinc:8315(id0.1385) printpiece=[XSHA256.REP]
Pattern id=1385 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A6:D0:XX)

Line ia.sinc:2236 :CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xa6; rm8 & Reg8 ...           { _cmpxchg(rm8, Reg8); } #deprecated after 486
:CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2236(id0.152) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=152 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A6:XX:XX)

Line ia.sinc:2236 :CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xa6; rm8 & Reg8 ...           { _cmpxchg(rm8, Reg8); } #deprecated after 486
:CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
0: Constructor line ia.sinc:2236(id0.152) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=152 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A6:XX:XX)

Line ia.sinc:8275 :XSTORE is vexMode=0 & mandover=0 & byte=0x0F; byte=0xA7; byte=0xC0 {  
	EAX = xstore_available(EDX,EDI); 
}
0: Constructor line ia.sinc:8275(id0.1376) printpiece=[XSTORE]
Pattern id=1376 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:A7:C0:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8279 :XSTORE.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xC0 {  
	EAX = xstore(ECX,EDX,EDI);
	ECX = 0;
}
0: Constructor line ia.sinc:8279(id0.1377) printpiece=[XSTORE.REP]
Pattern id=1377 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:C0:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8284 :XCRYPTECB.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xC8 { 
	xcrypt_ecb(ECX,EDX,EBX,ESI,EDI); 
}
0: Constructor line ia.sinc:8284(id0.1378) printpiece=[XCRYPTECB.REP]
Pattern id=1378 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:C8:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8288 :XCRYPTCBC.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xD0 { 
	xcrypt_cbc(ECX,EAX,EDX,EBX,ESI,EDI); 
}
0: Constructor line ia.sinc:8288(id0.1379) printpiece=[XCRYPTCBC.REP]
Pattern id=1379 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:D0:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8292 :XCRYPTCTR.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xD8 {  
	xcrypt_ctr(ECX,EAX,EDX,EBX,ESI,EDI); 
}
0: Constructor line ia.sinc:8292(id0.1380) printpiece=[XCRYPTCTR.REP]
Pattern id=1380 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:D8:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8296 :XCRYPTCFB.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xE0 { 
	xcrypt_cfb(ECX,EAX,EDX,EBX,ESI,EDI); 
}
0: Constructor line ia.sinc:8296(id0.1381) printpiece=[XCRYPTCFB.REP]
Pattern id=1381 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:E0:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:8300 :XCRYPTOFB.REP is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xA7; byte=0xE8 { 
	xcrypt_ofb(ECX,EAX,EDX,EBX,ESI,EDI); 
}
0: Constructor line ia.sinc:8300(id0.1382) printpiece=[XCRYPTOFB.REP]
Pattern id=1382 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:A7:E8:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
1: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
0: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:2237 :CMPXCHG rm16,Reg16  is vexMode=0 & byte=0xf; byte=0xa7; rm16 & Reg16 ...       { _cmpxchg(rm16, Reg16); } #deprecated after 486
:CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
0: Constructor line ia.sinc:2237(id0.153) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=153 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:A7:XX:XX)

Line ia.sinc:3385 :PUSH GS        is vexMode=0 & addrsize=0 & byte=0xf; byte=0xa8 & GS        { push22(GS); }
0: Constructor line ia.sinc:3385(id0.426) printpiece=[PUSH,  ,  A]
Pattern id=426 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0F:A8:XX:XX)

Line ia.sinc:3386 :PUSH GS        is vexMode=0 & addrsize=1 & byte=0xf; byte=0xa8 & GS        { pushseg44(GS); }
0: Constructor line ia.sinc:3386(id0.427) printpiece=[PUSH,  ,  A]
Pattern id=427 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:A8:XX:XX)

Line ia.sinc:3299 :POP GS         is vexMode=0 & addrsize=0 & byte=0xf; byte=0xa9 & GS    { pop22(GS); }
0: Constructor line ia.sinc:3299(id0.381) printpiece=[POP,  ,  A]
Pattern id=381 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:0F:A9:XX:XX)

Line ia.sinc:3300 :POP GS         is vexMode=0 & addrsize=1 & byte=0xf; byte=0xa9 & GS    { popseg44(GS); }
0: Constructor line ia.sinc:3300(id0.382) printpiece=[POP,  ,  A]
Pattern id=382 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:0F:A9:XX:XX)

Line ia.sinc:3540 :RSM            is vexMode=0 & byte=0xf; byte=0xaa                  { tmp:4 = smm_restore_state(); return [tmp]; }
0: Constructor line ia.sinc:3540(id0.493) printpiece=[RSM]
Pattern id=493 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AA:XX:XX)

Line ia.sinc:2066 :BTS Rmr16,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xab; mod=3 & Rmr16 & Reg16		{ local bit=Reg16&0xf; local val=(Rmr16>>bit)&1; Rmr16=Rmr16 | (1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2066(id0.92) printpiece=[BTS,  ,  A, ,,  B]
Pattern id=92 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:AB:[11xx]X:XX)

Line ia.sinc:2067 :BTS Mem,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xab; Mem & Reg16 ...		{ local ptr = Mem + (sext(Reg16) s>> 3); local bit = Reg16&7; local val = (*:1 ptr >> bit) & 1; *:1 ptr = *:1 ptr | (1<<bit); CF = (val != 0); }
1: Constructor line ia.sinc:2067(id0.93) printpiece=[BTS,  ,  A, ,,  B]
Pattern id=93 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:AB:XX:XX)

Line ia.sinc:2068 :BTS Rmr32,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xab; mod=3 & Rmr32 & check_Rmr32_dest & Reg32		{ local bit=Reg32&0x1f; local val=(Rmr32>>bit)&1; CF=(val!=0); Rmr32=Rmr32 | (1<<bit); build check_Rmr32_dest; }
0: Constructor line ia.sinc:2068(id0.94) printpiece=[BTS,  ,  A, ,,  C]
Pattern id=94 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:AB:[11xx]X:XX)

Line ia.sinc:2069 :BTS Mem,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xab; Mem & Reg32 ...		{
@ifdef IA64
    local ptr = Mem + (sext(Reg32) s>>3);
@else
    local ptr = Mem + (Reg32 s>>3);
@endif
    local bit = Reg32 & 7;
    local val = (*:1 ptr >> bit) & 1;
    *:1 ptr = *:1 ptr | (1<<bit);
    CF = (val != 0);
}
1: Constructor line ia.sinc:2069(id0.95) printpiece=[BTS,  ,  A, ,,  B]
Pattern id=95 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:AB:XX:XX)

Line ia.sinc:3679 :SHRD rm16,Reg16,imm8 is vexMode=0 & opsize=0; byte=0x0F; byte=0xAC; rm16 & Reg16 ... ; imm8 { local count = imm8 & 0x1f; local tmp = rm16;
                                           rm16 = (rm16 >> count) | (Reg16 << (16 - count));
                                           shrdflags(tmp,rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3679(id0.538) printpiece=[SHRD,  ,  A, ,,  B, ,,  C]
Pattern id=538 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:AC:XX:XX)

Line ia.sinc:3685 :SHRD rm32,Reg32,imm8 is vexMode=0 & opsize=1; byte=0x0F; byte=0xAC; rm32 & check_rm32_dest ... & Reg32 ... ; imm8 { local count = imm8 & 0x1f; local tmp = rm32;
                                           rm32 = (rm32 >> count) | (Reg32 << (32 - count)); build check_rm32_dest;
                                           shrdflags(tmp,rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3685(id0.540) printpiece=[SHRD,  ,  A, ,,  C, ,,  D]
Pattern id=540 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:AC:XX:XX)

Line ia.sinc:3682 :SHRD rm16,Reg16,CL   is vexMode=0 & opsize=0; byte=0x0F; byte=0xAD; CL & rm16 & Reg16 ...  { local count =   CL & 0x1f; local tmp = rm16;
                                          rm16 = (rm16 >> count) | (Reg16 << (16 - count));
                                          shrdflags(tmp,rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3682(id0.539) printpiece=[SHRD,  ,  B, ,,  C, ,,  A]
Pattern id=539 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:AD:XX:XX)

Line ia.sinc:3688 :SHRD rm32,Reg32,CL   is vexMode=0 & opsize=1; byte=0x0F; byte=0xAD; CL & rm32 & check_rm32_dest ... & Reg32 ...  { local count =   CL & 0x1f; local tmp = rm32;
                                          rm32 = (rm32 >> count) | (Reg32 << (32 - count)); build check_rm32_dest;
                                          shrdflags(tmp,rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3688(id0.541) printpiece=[SHRD,  ,  B, ,,  D, ,,  A]
Pattern id=541 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:AD:XX:XX)

Line ia.sinc:4411 :FXSAVE Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=0 ) ... & Mem
{
# not saved in the same spacing as the actual processor
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  2) = FPUStatusWord;
  *:2  (Mem +  4) = FPUTagWord; #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  *:2  (Mem +  6) = FPULastInstructionOpcode;
  *:4  (Mem +  8) = FPUInstructionPointer;
  *:2  (Mem + 12) = FPUPointerSelector;
  *:4  (Mem + 16) = FPUDataPointer;
  *:2  (Mem + 20) = FPUDataSelector;
  *:4  (Mem + 24) = MXCSR;
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  *:10 (Mem +  32) = ST0;
  *:10 (Mem +  48) = ST1;
  *:10 (Mem +  64) = ST2;
  *:10 (Mem +  80) = ST3;
  *:10 (Mem +  96) = ST4;
  *:10 (Mem + 112) = ST5;
  *:10 (Mem + 128) = ST6;
  *:10 (Mem + 144) = ST7;

  *:16 (Mem + 160) = XMM0;
  *:16 (Mem + 176) = XMM1;
  *:16 (Mem + 192) = XMM2;
  *:16 (Mem + 208) = XMM3;
  *:16 (Mem + 224) = XMM4;
  *:16 (Mem + 240) = XMM5;
  *:16 (Mem + 256) = XMM6;
  *:16 (Mem + 272) = XMM7;
}
0: Constructor line ia.sinc:4411(id0.814) printpiece=[FXSAVE,  ,  A]
Pattern id=814 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:0[0xxx]:XX)

Line ia.sinc:4411 :FXSAVE Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=0 ) ... & Mem
{
# not saved in the same spacing as the actual processor
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  2) = FPUStatusWord;
  *:2  (Mem +  4) = FPUTagWord; #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  *:2  (Mem +  6) = FPULastInstructionOpcode;
  *:4  (Mem +  8) = FPUInstructionPointer;
  *:2  (Mem + 12) = FPUPointerSelector;
  *:4  (Mem + 16) = FPUDataPointer;
  *:2  (Mem + 20) = FPUDataSelector;
  *:4  (Mem + 24) = MXCSR;
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  *:10 (Mem +  32) = ST0;
  *:10 (Mem +  48) = ST1;
  *:10 (Mem +  64) = ST2;
  *:10 (Mem +  80) = ST3;
  *:10 (Mem +  96) = ST4;
  *:10 (Mem + 112) = ST5;
  *:10 (Mem + 128) = ST6;
  *:10 (Mem + 144) = ST7;

  *:16 (Mem + 160) = XMM0;
  *:16 (Mem + 176) = XMM1;
  *:16 (Mem + 192) = XMM2;
  *:16 (Mem + 208) = XMM3;
  *:16 (Mem + 224) = XMM4;
  *:16 (Mem + 240) = XMM5;
  *:16 (Mem + 256) = XMM6;
  *:16 (Mem + 272) = XMM7;
}
0: Constructor line ia.sinc:4411(id0.814) printpiece=[FXSAVE,  ,  A]
Pattern id=814 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:4[0xxx]:XX)

Line ia.sinc:4411 :FXSAVE Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=0 ) ... & Mem
{
# not saved in the same spacing as the actual processor
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  2) = FPUStatusWord;
  *:2  (Mem +  4) = FPUTagWord; #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  *:2  (Mem +  6) = FPULastInstructionOpcode;
  *:4  (Mem +  8) = FPUInstructionPointer;
  *:2  (Mem + 12) = FPUPointerSelector;
  *:4  (Mem + 16) = FPUDataPointer;
  *:2  (Mem + 20) = FPUDataSelector;
  *:4  (Mem + 24) = MXCSR;
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  *:10 (Mem +  32) = ST0;
  *:10 (Mem +  48) = ST1;
  *:10 (Mem +  64) = ST2;
  *:10 (Mem +  80) = ST3;
  *:10 (Mem +  96) = ST4;
  *:10 (Mem + 112) = ST5;
  *:10 (Mem + 128) = ST6;
  *:10 (Mem + 144) = ST7;

  *:16 (Mem + 160) = XMM0;
  *:16 (Mem + 176) = XMM1;
  *:16 (Mem + 192) = XMM2;
  *:16 (Mem + 208) = XMM3;
  *:16 (Mem + 224) = XMM4;
  *:16 (Mem + 240) = XMM5;
  *:16 (Mem + 256) = XMM6;
  *:16 (Mem + 272) = XMM7;
}
0: Constructor line ia.sinc:4411(id0.814) printpiece=[FXSAVE,  ,  A]
Pattern id=814 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:8[0xxx]:XX)

Line ia.sinc:4532 :FXRSTOR Mem   is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=1 ) ... & Mem
{
  FPUControlWord           = *:2  (Mem);
  FPUStatusWord            = *:2  (Mem +  2);
  FPUTagWord               = *:2  (Mem +  4); #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  FPULastInstructionOpcode = *:2  (Mem +  6);
  FPUInstructionPointer    = *:4  (Mem +  8);
  FPUPointerSelector       = *:2  (Mem + 12);
  FPUDataPointer           = *:4  (Mem + 16);
  FPUDataSelector          = *:2  (Mem + 20);
  MXCSR                    = *:4  (Mem + 24);
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  ST0 = *:10 (Mem +  32);
  ST1 = *:10 (Mem +  48);
  ST2 = *:10 (Mem +  64);
  ST3 = *:10 (Mem +  80);
  ST4 = *:10 (Mem +  96);
  ST5 = *:10 (Mem + 112);
  ST6 = *:10 (Mem + 128);
  ST7 = *:10 (Mem + 144);

  XMM0 = *:16 (Mem + 160);
  XMM1 = *:16 (Mem + 176);
  XMM2 = *:16 (Mem + 192);
  XMM3 = *:16 (Mem + 208);
  XMM4 = *:16 (Mem + 224);
  XMM5 = *:16 (Mem + 240);
  XMM6 = *:16 (Mem + 256);
  XMM7 = *:16 (Mem + 272);
}
0: Constructor line ia.sinc:4532(id0.815) printpiece=[FXRSTOR,  ,  A]
Pattern id=815 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:0[1xxx]:XX)

Line ia.sinc:4532 :FXRSTOR Mem   is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=1 ) ... & Mem
{
  FPUControlWord           = *:2  (Mem);
  FPUStatusWord            = *:2  (Mem +  2);
  FPUTagWord               = *:2  (Mem +  4); #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  FPULastInstructionOpcode = *:2  (Mem +  6);
  FPUInstructionPointer    = *:4  (Mem +  8);
  FPUPointerSelector       = *:2  (Mem + 12);
  FPUDataPointer           = *:4  (Mem + 16);
  FPUDataSelector          = *:2  (Mem + 20);
  MXCSR                    = *:4  (Mem + 24);
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  ST0 = *:10 (Mem +  32);
  ST1 = *:10 (Mem +  48);
  ST2 = *:10 (Mem +  64);
  ST3 = *:10 (Mem +  80);
  ST4 = *:10 (Mem +  96);
  ST5 = *:10 (Mem + 112);
  ST6 = *:10 (Mem + 128);
  ST7 = *:10 (Mem + 144);

  XMM0 = *:16 (Mem + 160);
  XMM1 = *:16 (Mem + 176);
  XMM2 = *:16 (Mem + 192);
  XMM3 = *:16 (Mem + 208);
  XMM4 = *:16 (Mem + 224);
  XMM5 = *:16 (Mem + 240);
  XMM6 = *:16 (Mem + 256);
  XMM7 = *:16 (Mem + 272);
}
0: Constructor line ia.sinc:4532(id0.815) printpiece=[FXRSTOR,  ,  A]
Pattern id=815 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:4[1xxx]:XX)

Line ia.sinc:4532 :FXRSTOR Mem   is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=1 ) ... & Mem
{
  FPUControlWord           = *:2  (Mem);
  FPUStatusWord            = *:2  (Mem +  2);
  FPUTagWord               = *:2  (Mem +  4); #The real implementation saves an 'abridged' tag word, but that is a non-trivial operation
  FPULastInstructionOpcode = *:2  (Mem +  6);
  FPUInstructionPointer    = *:4  (Mem +  8);
  FPUPointerSelector       = *:2  (Mem + 12);
  FPUDataPointer           = *:4  (Mem + 16);
  FPUDataSelector          = *:2  (Mem + 20);
  MXCSR                    = *:4  (Mem + 24);
  # MXCSR_MASK not modeled, since it is processor specific, set to 0.

# saved the FPU ST registers to the ST/MM area of the structure,
  ST0 = *:10 (Mem +  32);
  ST1 = *:10 (Mem +  48);
  ST2 = *:10 (Mem +  64);
  ST3 = *:10 (Mem +  80);
  ST4 = *:10 (Mem +  96);
  ST5 = *:10 (Mem + 112);
  ST6 = *:10 (Mem + 128);
  ST7 = *:10 (Mem + 144);

  XMM0 = *:16 (Mem + 160);
  XMM1 = *:16 (Mem + 176);
  XMM2 = *:16 (Mem + 192);
  XMM3 = *:16 (Mem + 208);
  XMM4 = *:16 (Mem + 224);
  XMM5 = *:16 (Mem + 240);
  XMM6 = *:16 (Mem + 256);
  XMM7 = *:16 (Mem + 272);
}
0: Constructor line ia.sinc:4532(id0.815) printpiece=[FXRSTOR,  ,  A]
Pattern id=815 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:8[1xxx]:XX)

Line ia.sinc:2883 :LDMXCSR m32		is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=2 ) ... & m32 { MXCSR = m32; }
0: Constructor line ia.sinc:2883(id0.240) printpiece=[LDMXCSR,  ,  A]
Pattern id=240 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:1[0xxx]:XX)

Line ia.sinc:2883 :LDMXCSR m32		is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=2 ) ... & m32 { MXCSR = m32; }
0: Constructor line ia.sinc:2883(id0.240) printpiece=[LDMXCSR,  ,  A]
Pattern id=240 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:5[0xxx]:XX)

Line ia.sinc:2883 :LDMXCSR m32		is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=2 ) ... & m32 { MXCSR = m32; }
0: Constructor line ia.sinc:2883(id0.240) printpiece=[LDMXCSR,  ,  A]
Pattern id=240 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:9[0xxx]:XX)

Line ia.sinc:3772 :STMXCSR m32        is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=3 ) ... & m32 { m32 = MXCSR; }
0: Constructor line ia.sinc:3772(id0.563) printpiece=[STMXCSR,  ,  A]
Pattern id=563 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:1[1xxx]:XX)

Line ia.sinc:3772 :STMXCSR m32        is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=3 ) ... & m32 { m32 = MXCSR; }
0: Constructor line ia.sinc:3772(id0.563) printpiece=[STMXCSR,  ,  A]
Pattern id=563 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:5[1xxx]:XX)

Line ia.sinc:3772 :STMXCSR m32        is vexMode=0 & byte=0xf; byte=0xae; ( mod != 0b11 & reg_opcode=3 ) ... & m32 { m32 = MXCSR; }
0: Constructor line ia.sinc:3772(id0.563) printpiece=[STMXCSR,  ,  A]
Pattern id=563 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:9[1xxx]:XX)

Line ia.sinc:3331 :PTWRITE rm32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; rm32 & reg_opcode=4 ...     { ptwrite(rm32); }
0: Constructor line ia.sinc:3331(id0.399) printpiece=[PTWRITE,  ,  A]
Pattern id=399 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:AE:[xx10][0xxx]:XX)

Line ia.sinc:4038 :XSAVE  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsave(Mem, tmp); }
1: Constructor line ia.sinc:4038(id0.654) printpiece=[XSAVE,  ,  A]
Pattern id=654 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[0xxx]:XX)

Line ia.sinc:3331 :PTWRITE rm32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; rm32 & reg_opcode=4 ...     { ptwrite(rm32); }
0: Constructor line ia.sinc:3331(id0.399) printpiece=[PTWRITE,  ,  A]
Pattern id=399 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:AE:[xx10][0xxx]:XX)

Line ia.sinc:4038 :XSAVE  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsave(Mem, tmp); }
1: Constructor line ia.sinc:4038(id0.654) printpiece=[XSAVE,  ,  A]
Pattern id=654 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[0xxx]:XX)

Line ia.sinc:3331 :PTWRITE rm32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; rm32 & reg_opcode=4 ...     { ptwrite(rm32); }
0: Constructor line ia.sinc:3331(id0.399) printpiece=[PTWRITE,  ,  A]
Pattern id=399 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:AE:[xx10][0xxx]:XX)

Line ia.sinc:4038 :XSAVE  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsave(Mem, tmp); }
1: Constructor line ia.sinc:4038(id0.654) printpiece=[XSAVE,  ,  A]
Pattern id=654 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[0xxx]:XX)

Line ia.sinc:3331 :PTWRITE rm32 is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xae; rm32 & reg_opcode=4 ...     { ptwrite(rm32); }
0: Constructor line ia.sinc:3331(id0.399) printpiece=[PTWRITE,  ,  A]
Pattern id=399 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:AE:[xx10][0xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[1xxx]:XX)

Line ia.sinc:4061 :LFENCE         is vexMode=0 & $(PRE_NO) & byte=0x0F; byte=0xAE; mod = 0b11 & reg_opcode=5 & r_m=0 { }
0: Constructor line ia.sinc:4061(id0.659) printpiece=[LFENCE]
Pattern id=659 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:E8:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
0: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
0: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
0: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:2[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:6[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4028 :XRSTOR Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xrstor(Mem, tmp); }
0: Constructor line ia.sinc:4028(id0.652) printpiece=[XRSTOR,  ,  A]
Pattern id=652 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:A[1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
1: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line cet.sinc:15 :INCSSPD r32 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=5 & r32 {
    SSP = SSP + zext(4 * r32:1);
}
0: Constructor line cet.sinc:15(id0.2138) printpiece=[INCSSPD,  ,  A]
Pattern id=2138 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx10][1xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:3[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:7[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:B[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4062 :MFENCE         is vexMode=0 & $(PRE_NO) & byte=0x0F; byte=0xAE; mod = 0b11 & reg_opcode=6 & r_m=0 { }
0: Constructor line ia.sinc:4062(id0.660) printpiece=[MFENCE]
Pattern id=660 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:F0:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
0: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:3[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:7[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:B[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
0: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
1: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:3[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:7[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:B[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
0: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
1: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:3[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:7[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:B[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
0: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
1: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx10]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:3[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:7[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:4048 :XSAVEOPT  Mem    is vexMode=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=6 ) ... & Mem { tmp:4 = 512; xsaveopt(Mem, tmp); }
0: Constructor line ia.sinc:4048(id0.656) printpiece=[XSAVEOPT,  ,  A]
Pattern id=656 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:AE:B[0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
1: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
2: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line clwb.sinc:2 :CLWB m8      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xAE; m8 & reg_opcode=6 ... {
	clwb(m8);
}
0: Constructor line clwb.sinc:2(id0.2087) printpiece=[CLWB,  ,  A]
Pattern id=2087 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line cet.sinc:74 :CLRSSBSY m64 is vexMode=0 & $(PRE_F3) & (opsize=0 | opsize=1 | opsize=2 | opsize=3) & byte=0x0f; byte=0xae; reg_opcode=6 ... & m64 {
   clearShadowStackBusy(m64);
   SSP=0;
}
1: Constructor line cet.sinc:74(id0.2145) printpiece=[CLRSSBSY,  ,  A]
Pattern id=2145 pattern=cmb:(ctx:X[xx11]:X[x1xx]:X[0xxx]:XX,ins:0F:AE:[xx11][0xxx]:XX)

Line ia.sinc:2164 :CLFLUSH m8     is vexMode=0 & mandover=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=7 ) ... & m8 {
	clflush(m8);
}
0: Constructor line ia.sinc:2164(id0.122) printpiece=[CLFLUSH,  ,  A]
Pattern id=122 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:3[1xxx]:XX)

Line ia.sinc:2164 :CLFLUSH m8     is vexMode=0 & mandover=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=7 ) ... & m8 {
	clflush(m8);
}
0: Constructor line ia.sinc:2164(id0.122) printpiece=[CLFLUSH,  ,  A]
Pattern id=122 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:7[1xxx]:XX)

Line ia.sinc:2164 :CLFLUSH m8     is vexMode=0 & mandover=0 & byte=0x0F; byte=0xAE; ( mod != 0b11 & reg_opcode=7 ) ... & m8 {
	clflush(m8);
}
0: Constructor line ia.sinc:2164(id0.122) printpiece=[CLFLUSH,  ,  A]
Pattern id=122 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:B[1xxx]:XX)

Line ia.sinc:4063 :SFENCE         is vexMode=0 & $(PRE_NO) & byte=0x0F; byte=0xAE; mod = 0b11 & reg_opcode=7 & r_m=0 { }
0: Constructor line ia.sinc:4063(id0.661) printpiece=[SFENCE]
Pattern id=661 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:AE:F8:XX)

Line ia.sinc:2733 :IMUL      Reg16,rm16   is vexMode=0 & opsize=0 & byte=0xf; byte=0xaf; rm16 & Reg16 ... { tmp:4 = sext(Reg16) * sext(rm16);
                                          Reg16 = tmp(0); high:2 = tmp(2); imultflags(Reg16,tmp);}
0: Constructor line ia.sinc:2733(id0.186) printpiece=[IMUL,  ,  B, ,,  A]
Pattern id=186 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:AF:XX:XX)

Line ia.sinc:2735 :IMUL      Reg32,rm32   is vexMode=0 & opsize=1 & byte=0xf; byte=0xaf; rm32 & Reg32 ... & check_Reg32_dest ... { tmp:8 = sext(Reg32) * sext(rm32);
                                          Reg32 = tmp(0); high:4 = tmp(4); imultflags(Reg32,tmp); build check_Reg32_dest; }
0: Constructor line ia.sinc:2735(id0.187) printpiece=[IMUL,  ,  B, ,,  A]
Pattern id=187 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:AF:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:2238 :CMPXCHG rm8,Reg8  is vexMode=0 & byte=0xf; byte=0xb0; rm8 & Reg8 ...           { subflags(AL,rm8); local tmp=AL-rm8; resultflags(tmp);
                                          local diff = rm8^Reg8; rm8 = rm8 ^ (ZF*diff);
                                          diff = AL ^ rm8; AL = AL ^ ((ZF==0)*diff); }
0: Constructor line ia.sinc:2238(id0.154) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=154 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:B0:XX:XX)

Line ia.sinc:2241 :CMPXCHG rm16,Reg16    is vexMode=0 & opsize=0 & byte=0xf; byte=0xb1; rm16 & Reg16 ...  { subflags(AX,rm16); local tmp=AX-rm16; resultflags(tmp);
                                          local diff = rm16^Reg16; rm16 = rm16 ^ (zext(ZF) * diff);
                                          diff = AX ^ rm16; AX = AX ^ (zext(ZF==0) * diff); }
0: Constructor line ia.sinc:2241(id0.155) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=155 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B1:XX:XX)

Line ia.sinc:2244 :CMPXCHG rm32,Reg32    is vexMode=0 & opsize=1 & byte=0xf; byte=0xb1; rm32 & Reg32 ... & check_EAX_dest ... & check_rm32_dest ... 
{ 
	#this instruction writes to either EAX or rm32
	#in 64-bit mode, a 32-bit register that is written to 
	#(and only the register that is written to) 
	#must be zero-extended to 64 bits
	subflags(EAX,rm32); 
	local tmp=EAX-rm32; 
	resultflags(tmp);  
    if (ZF==1) goto <equal>;
    EAX = rm32;
    build check_EAX_dest;
    goto inst_next;
<equal>
    rm32 = Reg32;
    build check_rm32_dest;
}
0: Constructor line ia.sinc:2244(id0.156) printpiece=[CMPXCHG,  ,  A, ,,  B]
Pattern id=156 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B1:XX:XX)

Line ia.sinc:2889 :LSS Reg16,Mem      is vexMode=0 & opsize=0 & byte=0x0F; byte=0xB2; Mem & Reg16 ... { tmp:4 = *Mem; SS = tmp(2); Reg16 = tmp(0); }
0: Constructor line ia.sinc:2889(id0.243) printpiece=[LSS,  ,  B, ,,  A]
Pattern id=243 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B2:XX:XX)

Line ia.sinc:2890 :LSS Reg32,Mem      is vexMode=0 & opsize=1 & byte=0x0F; byte=0xB2; Mem & Reg32 ... & check_Reg32_dest ... { tmp:6 = *Mem; SS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
0: Constructor line ia.sinc:2890(id0.244) printpiece=[LSS,  ,  B, ,,  A]
Pattern id=244 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B2:XX:XX)

Line ia.sinc:2042 :BTR Rmr16,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xb3; mod=3 & Rmr16 & Reg16		{ local bit=Reg16&0xf; local val=(Rmr16>>bit)&1; Rmr16=Rmr16 & ~(1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2042(id0.86) printpiece=[BTR,  ,  A, ,,  B]
Pattern id=86 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B3:[11xx]X:XX)

Line ia.sinc:2043 :BTR Mem,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xb3; Mem & Reg16 ...		{ local ptr = Mem + (sext(Reg16) s>> 3); local bit=Reg16&7; local val=(*:1 ptr >> bit) & 1; *:1 ptr = *:1 ptr & ~(1<<bit); CF = (val!=0); }
1: Constructor line ia.sinc:2043(id0.87) printpiece=[BTR,  ,  A, ,,  B]
Pattern id=87 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B3:XX:XX)

Line ia.sinc:2044 :BTR Rmr32,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xb3; mod=3 & Rmr32 & check_Rmr32_dest & Reg32		{ local bit=Reg32&0x1f; local val=(Rmr32>>bit)&1; CF=(val!=0); Rmr32=Rmr32 & ~(1<<bit); build check_Rmr32_dest;  }
0: Constructor line ia.sinc:2044(id0.88) printpiece=[BTR,  ,  A, ,,  C]
Pattern id=88 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B3:[11xx]X:XX)

Line ia.sinc:2045 :BTR Mem,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xb3; Mem & Reg32 ...		{
@ifdef IA64
    local ptr = Mem + (sext(Reg32) s>> 3);
@else
    local ptr = Mem + (Reg32 s>> 3);
@endif
    local bit = Reg32 & 7;
    local val = (*:1 ptr >> bit) & 1;
    *:1 ptr = *:1 ptr & ~(1<<bit);
    CF = (val!=0);
}
1: Constructor line ia.sinc:2045(id0.89) printpiece=[BTR,  ,  A, ,,  B]
Pattern id=89 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B3:XX:XX)

Line ia.sinc:2899 :LFS Reg16,Mem      is vexMode=0 & opsize=0 & byte=0x0F; byte=0xB4; Mem & Reg16 ... { tmp:4 = *Mem; FS = tmp(2); Reg16 = tmp(0); }
0: Constructor line ia.sinc:2899(id0.247) printpiece=[LFS,  ,  B, ,,  A]
Pattern id=247 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B4:XX:XX)

Line ia.sinc:2900 :LFS Reg32,Mem      is vexMode=0 & opsize=1 & byte=0x0F; byte=0xB4; Mem & Reg32 ... & check_Reg32_dest ... { tmp:6 = *Mem; FS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
0: Constructor line ia.sinc:2900(id0.248) printpiece=[LFS,  ,  B, ,,  A]
Pattern id=248 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B4:XX:XX)

Line ia.sinc:2904 :LGS Reg16,Mem      is vexMode=0 & opsize=0 & byte=0x0F; byte=0xB5; Mem & Reg16 ... { tmp:4 = *Mem; GS = tmp(2); Reg16 = tmp(0); }
0: Constructor line ia.sinc:2904(id0.249) printpiece=[LGS,  ,  B, ,,  A]
Pattern id=249 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B5:XX:XX)

Line ia.sinc:2905 :LGS Reg32,Mem      is vexMode=0 & opsize=1 & byte=0x0F; byte=0xB5; Mem & Reg32 ... & check_Reg32_dest ... { tmp:6 = *Mem; GS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
0: Constructor line ia.sinc:2905(id0.250) printpiece=[LGS,  ,  B, ,,  A]
Pattern id=250 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B5:XX:XX)

Line ia.sinc:3180 :MOVZX Reg16,spec_rm8    is vexMode=0 & opsize=0 & byte=0xf; byte=0xb6; spec_rm8 & Reg16 ...  { Reg16 = zext(spec_rm8); }
0: Constructor line ia.sinc:3180(id0.316) printpiece=[MOVZX,  ,  B, ,,  A]
Pattern id=316 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:B6:XX:XX)

Line ia.sinc:3181 :MOVZX Reg32,spec_rm8    is vexMode=0 & opsize=1 & byte=0xf; byte=0xb6; spec_rm8 & Reg32 ... & check_Reg32_dest ... { Reg32 = zext(spec_rm8); build check_Reg32_dest; }
0: Constructor line ia.sinc:3181(id0.317) printpiece=[MOVZX,  ,  B, ,,  A]
Pattern id=317 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:B6:XX:XX)

Line ia.sinc:3186 :MOVZX Reg32,spec_rm16   is vexMode=0 &            byte=0xf; byte=0xb7; spec_rm16 & Reg32 ... & check_Reg32_dest ...    { Reg32 = zext(spec_rm16); build check_Reg32_dest; }
0: Constructor line ia.sinc:3186(id0.318) printpiece=[MOVZX,  ,  B, ,,  A]
Pattern id=318 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:B7:XX:XX)

Line ia.sinc:8645 :POPCNT Reg16, rm16      is vexMode=0 & opsize=0 & $(PRE_F3) &            byte=0x0F; byte=0xB8; Reg16 ... & rm16 { popcountflags(rm16); Reg16 = popcount(rm16); }
0: Constructor line ia.sinc:8645(id0.1485) printpiece=[POPCNT,  ,  A, ,,  ,  B]
Pattern id=1485 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:0F:B8:XX:XX)

Line ia.sinc:8646 :POPCNT Reg32, rm32      is vexMode=0 & opsize=1 & $(PRE_F3) &            byte=0x0F; byte=0xB8; Reg32 ... & check_Reg32_dest ... & rm32 { popcountflags(rm32); Reg32 = popcount(rm32); build check_Reg32_dest; }
0: Constructor line ia.sinc:8646(id0.1486) printpiece=[POPCNT,  ,  A, ,,  ,  C]
Pattern id=1486 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:B8:XX:XX)

Line ia.sinc:3855 :UD1  Reg32, rm32 is vexMode=0 & byte=0x0f; byte=0xb9; rm32 & Reg32 ...           { invalidInstructionException(); goto inst_start; }
0: Constructor line ia.sinc:3855(id0.598) printpiece=[UD1,  ,  B, ,,  ,  A]
Pattern id=598 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:B9:XX:XX)

Line ia.sinc:2012 :BT rm16,imm8       is vexMode=0 & opsize=0 & byte=0xf; byte=0xba; (rm16 & reg_opcode=4 ...); imm8  { CF = ((rm16 >> (imm8 & 0x0f)) & 1) != 0; } 
0: Constructor line ia.sinc:2012(id0.78) printpiece=[BT,  ,  A, ,,  B]
Pattern id=78 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BA:[xx10][0xxx]:XX)

Line ia.sinc:2013 :BT rm32,imm8       is vexMode=0 & opsize=1 & byte=0xf; byte=0xba; (rm32 & reg_opcode=4 ...); imm8  { CF = ((rm32 >> (imm8 & 0x1f)) & 1) != 0; }
0: Constructor line ia.sinc:2013(id0.79) printpiece=[BT,  ,  A, ,,  B]
Pattern id=79 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BA:[xx10][0xxx]:XX)

Line ia.sinc:2084 :BTS rm16,imm8     is vexMode=0 & opsize=0 & byte=0xf; byte=0xba; (rm16 & reg_opcode=5 ...); imm8   { local bit=imm8&0xf; local val=(rm16>>bit)&1; rm16=rm16 | (1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2084(id0.96) printpiece=[BTS,  ,  A, ,,  B]
Pattern id=96 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BA:[xx10][1xxx]:XX)

Line ia.sinc:2085 :BTS rm32,imm8     is vexMode=0 & opsize=1 & byte=0xf; byte=0xba; (rm32 & reg_opcode=5 ... & check_rm32_dest ...); imm8   { local bit=imm8&0x1f; local val=(rm32>>bit)&1; CF=(val!=0); rm32=rm32 | (1<<bit); build check_rm32_dest;  }
0: Constructor line ia.sinc:2085(id0.97) printpiece=[BTS,  ,  A, ,,  C]
Pattern id=97 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BA:[xx10][1xxx]:XX)

Line ia.sinc:2060 :BTR rm16,imm8     is vexMode=0 & opsize=0 & byte=0xf; byte=0xba; (rm16 & reg_opcode=6 ...); imm8   { local bit=imm8&0xf; local val=(rm16>>bit)&1; rm16=rm16 & ~(1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2060(id0.90) printpiece=[BTR,  ,  A, ,,  B]
Pattern id=90 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BA:[xx11][0xxx]:XX)

Line ia.sinc:2061 :BTR rm32,imm8     is vexMode=0 & opsize=1 & byte=0xf; byte=0xba; (rm32 & reg_opcode=6 ... & check_rm32_dest ...); imm8   { local bit=imm8&0x1f; local val=(rm32>>bit)&1; CF=(val!=0); rm32=rm32 & ~(1<<bit); build check_rm32_dest;  }
0: Constructor line ia.sinc:2061(id0.91) printpiece=[BTR,  ,  A, ,,  C]
Pattern id=91 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BA:[xx11][0xxx]:XX)

Line ia.sinc:2036 :BTC rm16,imm8     is vexMode=0 & opsize=0 & byte=0xf; byte=0xba; (rm16 & reg_opcode=7 ...); imm8   { local bit=imm8&0xf; local val=(rm16>>bit)&1; rm16=rm16^(1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2036(id0.84) printpiece=[BTC,  ,  A, ,,  B]
Pattern id=84 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BA:[xx11][1xxx]:XX)

Line ia.sinc:2037 :BTC rm32,imm8     is vexMode=0 & opsize=1 & byte=0xf; byte=0xba; (rm32 & check_rm32_dest ... & reg_opcode=7 ...); imm8   { local bit=imm8&0x1f; local val=(rm32>>bit)&1; CF=(val!=0); rm32=rm32^(1<<bit); build check_rm32_dest; }
0: Constructor line ia.sinc:2037(id0.85) printpiece=[BTC,  ,  A, ,,  C]
Pattern id=85 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BA:[xx11][1xxx]:XX)

Line ia.sinc:2018 :BTC Rmr16,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xbb; mod=3 & Rmr16 & Reg16		{ local bit=Reg16&0xf; local val=(Rmr16>>bit)&1; Rmr16=Rmr16^(1<<bit); CF=(val!=0); }
0: Constructor line ia.sinc:2018(id0.80) printpiece=[BTC,  ,  A, ,,  B]
Pattern id=80 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BB:[11xx]X:XX)

Line ia.sinc:2019 :BTC Mem,Reg16	is vexMode=0 & opsize=0 & byte=0xf; byte=0xbb; Mem & Reg16 ...		{ local ptr = Mem + (sext(Reg16) s>> 3); local bit=Reg16&7; local val = (*:1 ptr >> bit) & 1; *:1 ptr= *:1 ptr ^(1<<bit); CF=(val!=0); }
1: Constructor line ia.sinc:2019(id0.81) printpiece=[BTC,  ,  A, ,,  B]
Pattern id=81 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BB:XX:XX)

Line ia.sinc:2020 :BTC Rmr32,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xbb; mod=3 & Rmr32 & Reg32 & check_Rmr32_dest 		{ local bit=Reg32&0x1f; local val=(Rmr32>>bit)&1; CF=(val!=0); Rmr32=Rmr32^(1<<bit); build check_Rmr32_dest; }
0: Constructor line ia.sinc:2020(id0.82) printpiece=[BTC,  ,  A, ,,  B]
Pattern id=82 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BB:[11xx]X:XX)

Line ia.sinc:2021 :BTC Mem,Reg32	is vexMode=0 & opsize=1 & byte=0xf; byte=0xbb; Mem & Reg32 ...		{
@ifdef IA64
    local ptr = Mem + (sext(Reg32) s>> 3);
@else
    local ptr = Mem + (Reg32 s>> 3);
@endif
    local bit=Reg32&7;
    local val = (*:1 ptr >> bit) & 1;
    *:1 ptr = *:1 ptr ^ (1<<bit);
    CF = (val != 0);
}
1: Constructor line ia.sinc:2021(id0.83) printpiece=[BTC,  ,  A, ,,  B]
Pattern id=83 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BB:XX:XX)

Line bmi1.sinc:142 :TZCNT Reg16, rm16	is vexMode=0 & opsize=0 & $(PRE_66) & $(PRE_F3) & byte=0x0F; byte=0xBC; Reg16 ... & rm16 {

  countTmp:2 = 0;
  inputTmp:2 = rm16;

 <loopbegin>
  if ((inputTmp & 1) != 0) goto <loopend>;

  countTmp = countTmp + 1;
  inputTmp = (inputTmp >> 1) | 0x8000;
  goto <loopbegin>;

 <loopend>
  tzcntflags(rm16, countTmp);
  Reg16 = countTmp;
 
}
0: Constructor line bmi1.sinc:142(id0.2120) printpiece=[TZCNT,  ,  A, ,,  ,  B]
Pattern id=2120 pattern=cmb:(ctx:X[xx00]:X[x11x]:X[0xxx]:XX,ins:0F:BC:XX:XX)

Line ia.sinc:1758 :BSF Reg16,rm16     is vexMode=0 & opsize=0 & byte=0xf; byte=0xbc; rm16 & Reg16 ...
{
    bitIndex:2 = 0;

    ZF = ( rm16 == 0 );
    
    if ( ZF == 1 ) goto <done>;
     
<start>
    if ( ((rm16 >> bitIndex) & 0x0001) != 0 ) goto <done>;
      bitIndex = bitIndex + 1;
    goto <start>;
    
<done>
    Reg16 = bitIndex;
}                             
1: Constructor line ia.sinc:1758(id0.69) printpiece=[BSF,  ,  B, ,,  A]
Pattern id=69 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BC:XX:XX)

Line bmi1.sinc:160 :TZCNT Reg32, rm32	is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0F; byte=0xBC; Reg32 ... & check_Reg32_dest ... & rm32 {

  countTmp:4 = 0;
  inputTmp:4 = rm32;

 <loopbegin>
  if ((inputTmp & 1) != 0) goto <loopend>;

  countTmp = countTmp + 1;
  inputTmp = (inputTmp >> 1) | 0x80000000;
  goto <loopbegin>;

 <loopend>
  tzcntflags(rm32, countTmp);
  Reg32 = countTmp;
  build check_Reg32_dest;
}
0: Constructor line bmi1.sinc:160(id0.2121) printpiece=[TZCNT,  ,  A, ,,  ,  C]
Pattern id=2121 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:BC:XX:XX)

Line ia.sinc:1798 :BSF Reg32,rm32     is vexMode=0 & opsize=1 & byte=0xf; byte=0xbc; rm32 & Reg32 ... & check_Reg32_dest ...                 
{
    bitIndex:4 = 0;

    ZF = ( rm32 == 0 );
    
    if ( ZF == 1 ) goto <done>;
     
<start>
    if ( ((rm32 >> bitIndex) & 0x00000001) != 0 ) goto <done>;
      bitIndex = bitIndex + 1;
    goto <start>;
    
<done>
    Reg32 = bitIndex;
    build check_Reg32_dest;
}                             
1: Constructor line ia.sinc:1798(id0.70) printpiece=[BSF,  ,  B, ,,  A]
Pattern id=70 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BC:XX:XX)

Line lzcnt.sinc:12 :LZCNT Reg16, rm16	is vexMode=0 & opsize=0 & $(PRE_66) & $(PRE_F3) & byte=0x0F; byte=0xBD; Reg16 ... & rm16 {

  countTmp:2 = 0;
  inputTmp:2 = rm16;

 <loopbegin>
  if ((inputTmp & 0x8000) != 0) goto <loopend>;

  countTmp = countTmp + 1;
  inputTmp = (inputTmp << 1) | 1;
  goto <loopbegin>;

 <loopend>
  lzcntflags(rm16, countTmp);
  Reg16 = countTmp;
 
}
0: Constructor line lzcnt.sinc:12(id0.2113) printpiece=[LZCNT,  ,  A, ,,  ,  B]
Pattern id=2113 pattern=cmb:(ctx:X[xx00]:X[x11x]:X[0xxx]:XX,ins:0F:BD:XX:XX)

Line ia.sinc:1875 :BSR Reg16,rm16     is vexMode=0 & opsize=0 & byte=0xf; byte=0xbd; rm16 & Reg16 ...                   
{
    bitIndex:2 = 15;

    ZF = ( rm16 == 0 );
    
    if ( ZF == 1 ) goto <done>;
     
<start>
    if ( (rm16 >> bitIndex) != 0 ) goto <done>;
      bitIndex = bitIndex - 1;
    goto <start>;
    
<done>
    Reg16 = bitIndex;
}                             
1: Constructor line ia.sinc:1875(id0.71) printpiece=[BSR,  ,  B, ,,  A]
Pattern id=71 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BD:XX:XX)

Line lzcnt.sinc:30 :LZCNT Reg32, rm32	is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0F; byte=0xBD; Reg32 ... & check_Reg32_dest ... & rm32 {

  countTmp:4 = 0;
  inputTmp:4 = rm32;

 <loopbegin>
  if ((inputTmp & 0x80000000) != 0) goto <loopend>;

  countTmp = countTmp + 1;
  inputTmp = (inputTmp << 1) | 1;
  goto <loopbegin>;

 <loopend>
  lzcntflags(rm32, countTmp);
  Reg32 = countTmp;
  build check_Reg32_dest;
}
0: Constructor line lzcnt.sinc:30(id0.2114) printpiece=[LZCNT,  ,  A, ,,  ,  C]
Pattern id=2114 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:BD:XX:XX)

Line ia.sinc:1915 :BSR Reg32,rm32     is vexMode=0 & opsize=1 & byte=0xf; byte=0xbd; rm32 & Reg32 ... & check_Reg32_dest ...
{
    bitIndex:4 = 31;

    ZF = ( rm32 == 0 );
    
    if ( ZF == 1 ) goto <done>;
     
<start>
    if ( (rm32 >> bitIndex) != 0 ) goto <done>;
      bitIndex = bitIndex - 1;
    goto <start>;
    
<done>
    Reg32 = bitIndex;
    build check_Reg32_dest;
}                             
1: Constructor line ia.sinc:1915(id0.72) printpiece=[BSR,  ,  B, ,,  A]
Pattern id=72 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BD:XX:XX)

Line ia.sinc:3165 :MOVSX Reg16,spec_rm8    is vexMode=0 & opsize=0 & byte=0xf; byte=0xbe; spec_rm8 & Reg16 ...  { Reg16 = sext(spec_rm8); }
0: Constructor line ia.sinc:3165(id0.312) printpiece=[MOVSX,  ,  B, ,,  A]
Pattern id=312 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:BE:XX:XX)

Line ia.sinc:3166 :MOVSX Reg32,spec_rm8    is vexMode=0 & opsize=1 & byte=0xf; byte=0xbe; spec_rm8 & Reg32 ... & check_Reg32_dest ... { Reg32 = sext(spec_rm8); build check_Reg32_dest; }
0: Constructor line ia.sinc:3166(id0.313) printpiece=[MOVSX,  ,  B, ,,  A]
Pattern id=313 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:BE:XX:XX)

Line ia.sinc:3170 :MOVSX Reg32,spec_rm16   is vexMode=0 &            byte=0xf; byte=0xbf; spec_rm16 & Reg32 ... & check_Reg32_dest ...    { Reg32 = sext(spec_rm16); build check_Reg32_dest; }
0: Constructor line ia.sinc:3170(id0.314) printpiece=[MOVSX,  ,  B, ,,  A]
Pattern id=314 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:BF:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:3944 :XADD   rm8,Reg8   is vexMode=0 & byte=0x0F; byte=0xC0;  rm8 & Reg8  ...        { addflags( rm8,Reg8 ); local tmp =  rm8 +  Reg8;  Reg8 = rm8; rm8 = tmp;     resultflags(tmp); } 
0: Constructor line ia.sinc:3944(id0.622) printpiece=[XADD,  ,  A, ,,  B]
Pattern id=622 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C0:XX:XX)

Line ia.sinc:3945 :XADD  rm16,Reg16  is vexMode=0 & opsize=0 & byte=0x0F; byte=0xC1; rm16 & Reg16 ... { addflags(rm16,Reg16); local tmp = rm16 + Reg16; Reg16 = rm16; rm16 = tmp; resultflags(tmp); } 
0: Constructor line ia.sinc:3945(id0.623) printpiece=[XADD,  ,  A, ,,  B]
Pattern id=623 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:C1:XX:XX)

Line ia.sinc:3946 :XADD  rm32,Reg32  is vexMode=0 & opsize=1 & byte=0x0F; byte=0xC1; rm32 & check_rm32_dest ... & Reg32 ... & check_Reg32_dest ... { addflags(rm32,Reg32); local tmp = rm32 + Reg32; Reg32 = rm32; rm32 = tmp; build check_rm32_dest; build check_Reg32_dest; resultflags(tmp); }
0: Constructor line ia.sinc:3946(id0.624) printpiece=[XADD,  ,  A, ,,  C]
Pattern id=624 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:C1:XX:XX)

Line ia.sinc:4976 :CMP^XmmCondPS^"PS"        XmmReg1,XmmReg2^CMPPS_OPERAND  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondPS & CMPPS_OPERAND 
{
	xmmTmp1_Da = XmmReg1[0,32];
	xmmTmp1_Db = XmmReg1[32,32];
	xmmTmp1_Dc = XmmReg1[64,32];
	xmmTmp1_Dd = XmmReg1[96,32];
	
	xmmTmp2_Da = XmmReg2[0,32];
	xmmTmp2_Db = XmmReg2[32,32];
	xmmTmp2_Dc = XmmReg2[64,32];
	xmmTmp2_Dc = XmmReg2[96,32];
	
	build XmmCondPS;
	
	XmmReg1[0,32] = xmmTmp1_Da;
	XmmReg1[32,32] = xmmTmp1_Db;
	XmmReg1[64,32] = xmmTmp1_Dc;
	XmmReg1[96,32] = xmmTmp1_Dd;
}
0: Constructor line ia.sinc:4976(id0.842) printpiece=[CMP,  C, PS,  ,  A, ,,  B,  D]
Pattern id=842 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:4955 :CMP^XmmCondPS^"PS"        XmmReg,m128^CMPPS_OPERAND      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xC2; (m128 & XmmReg ...); XmmCondPS & CMPPS_OPERAND
{
    local m:16 = m128;
	xmmTmp1_Da = XmmReg[0,32];
	xmmTmp1_Db = XmmReg[32,32];
	xmmTmp1_Dc = XmmReg[64,32];
	xmmTmp1_Dd = XmmReg[96,32];

	xmmTmp2_Da = m[0,32];
	xmmTmp2_Db = m[32,32];
	xmmTmp2_Dc = m[64,32];
	xmmTmp2_Dd = m[96,32];

	build XmmCondPS;
	
	XmmReg[0,32] = xmmTmp1_Da;
	XmmReg[32,32] = xmmTmp1_Db;
	XmmReg[64,32] = xmmTmp1_Dc;
	XmmReg[96,32] = xmmTmp1_Dd;
}
1: Constructor line ia.sinc:4955(id0.841) printpiece=[CMP,  C, PS,  ,  B, ,,  A,  D]
Pattern id=841 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:4870 :CMP^XmmCondPD^"PD"        XmmReg1,XmmReg2^CMPPD_OPERAND  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondPD & CMPPD_OPERAND 
{
	xmmTmp1_Qa = XmmReg1[0,64];
	xmmTmp1_Qb = XmmReg1[64,64];
	
	xmmTmp2_Qa = XmmReg2[0,64];
	xmmTmp2_Qb = XmmReg2[64,64];
	
	build XmmCondPD;
	
	XmmReg1[0,64] = xmmTmp1_Qa;
	XmmReg1[64,64] = xmmTmp1_Qb;
}
0: Constructor line ia.sinc:4870(id0.840) printpiece=[CMP,  C, PD,  ,  A, ,,  B,  D]
Pattern id=840 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:4855 :CMP^XmmCondPD^"PD"        XmmReg,m128^CMPPD_OPERAND      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; (m128 & XmmReg ...); XmmCondPD & CMPPD_OPERAND
{
    local m:16 = m128;
	xmmTmp1_Qa = XmmReg[0,64];
	xmmTmp1_Qb = XmmReg[64,64];

	xmmTmp2_Qa = m[0,64];
	xmmTmp2_Qb = m[64,64];

	build XmmCondPD;
	
	XmmReg[0,64] = xmmTmp1_Qa;
	XmmReg[64,64] = xmmTmp1_Qb;
}
1: Constructor line ia.sinc:4855(id0.839) printpiece=[CMP,  C, PD,  ,  B, ,,  A,  D]
Pattern id=839 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:4870 :CMP^XmmCondPD^"PD"        XmmReg1,XmmReg2^CMPPD_OPERAND  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondPD & CMPPD_OPERAND 
{
	xmmTmp1_Qa = XmmReg1[0,64];
	xmmTmp1_Qb = XmmReg1[64,64];
	
	xmmTmp2_Qa = XmmReg2[0,64];
	xmmTmp2_Qb = XmmReg2[64,64];
	
	build XmmCondPD;
	
	XmmReg1[0,64] = xmmTmp1_Qa;
	XmmReg1[64,64] = xmmTmp1_Qb;
}
0: Constructor line ia.sinc:4870(id0.840) printpiece=[CMP,  C, PD,  ,  A, ,,  B,  D]
Pattern id=840 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:4855 :CMP^XmmCondPD^"PD"        XmmReg,m128^CMPPD_OPERAND      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; (m128 & XmmReg ...); XmmCondPD & CMPPD_OPERAND
{
    local m:16 = m128;
	xmmTmp1_Qa = XmmReg[0,64];
	xmmTmp1_Qb = XmmReg[64,64];

	xmmTmp2_Qa = m[0,64];
	xmmTmp2_Qb = m[64,64];

	build XmmCondPD;
	
	XmmReg[0,64] = xmmTmp1_Qa;
	XmmReg[64,64] = xmmTmp1_Qb;
}
1: Constructor line ia.sinc:4855(id0.839) printpiece=[CMP,  C, PD,  ,  B, ,,  A,  D]
Pattern id=839 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:5110 :CMP^XmmCondSS^"SS"  XmmReg1, XmmReg2^CMPSS_OPERAND  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondSS & CMPSS_OPERAND
{ 
	xmmTmp1_Da = XmmReg1[0,32];
	xmmTmp2_Da = XmmReg2[0,32];
	build XmmCondSS;
	XmmReg1[0,32] = xmmTmp1_Da;
}
2: Constructor line ia.sinc:5110(id0.846) printpiece=[CMP,  C, SS,  ,  A, ,,  ,  B,  D]
Pattern id=846 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:5102 :CMP^XmmCondSS^"SS"  XmmReg, m32^CMPSS_OPERAND  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xC2; (m32 & XmmReg ...); XmmCondSS & CMPSS_OPERAND
{ 
	xmmTmp1_Da = XmmReg[0,32];
	xmmTmp2_Da = m32;
	build XmmCondSS;
	XmmReg[0,32] = xmmTmp1_Da;
}
3: Constructor line ia.sinc:5102(id0.845) printpiece=[CMP,  C, SS,  ,  B, ,,  ,  A,  D]
Pattern id=845 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:4870 :CMP^XmmCondPD^"PD"        XmmReg1,XmmReg2^CMPPD_OPERAND  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondPD & CMPPD_OPERAND 
{
	xmmTmp1_Qa = XmmReg1[0,64];
	xmmTmp1_Qb = XmmReg1[64,64];
	
	xmmTmp2_Qa = XmmReg2[0,64];
	xmmTmp2_Qb = XmmReg2[64,64];
	
	build XmmCondPD;
	
	XmmReg1[0,64] = xmmTmp1_Qa;
	XmmReg1[64,64] = xmmTmp1_Qb;
}
0: Constructor line ia.sinc:4870(id0.840) printpiece=[CMP,  C, PD,  ,  A, ,,  B,  D]
Pattern id=840 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:4855 :CMP^XmmCondPD^"PD"        XmmReg,m128^CMPPD_OPERAND      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC2; (m128 & XmmReg ...); XmmCondPD & CMPPD_OPERAND
{
    local m:16 = m128;
	xmmTmp1_Qa = XmmReg[0,64];
	xmmTmp1_Qb = XmmReg[64,64];

	xmmTmp2_Qa = m[0,64];
	xmmTmp2_Qb = m[64,64];

	build XmmCondPD;
	
	XmmReg[0,64] = xmmTmp1_Qa;
	XmmReg[64,64] = xmmTmp1_Qb;
}
1: Constructor line ia.sinc:4855(id0.839) printpiece=[CMP,  C, PD,  ,  B, ,,  A,  D]
Pattern id=839 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:5049 :CMP^XmmCondSD^"SD"  XmmReg1, XmmReg2^CMPSD_OPERAND  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondSD & CMPSD_OPERAND
{ 
	xmmTmp1_Qa = XmmReg1[0,64];
	xmmTmp2_Qa = XmmReg2[0,64];
	build XmmCondSD;
	XmmReg1[0,64] = xmmTmp1_Qa;
}
2: Constructor line ia.sinc:5049(id0.844) printpiece=[CMP,  C, SD,  ,  A, ,,  ,  B,  D]
Pattern id=844 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:5041 :CMP^XmmCondSD^"SD"  XmmReg, m64^CMPSD_OPERAND  is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0xC2; (m64 & XmmReg ...); XmmCondSD & CMPSD_OPERAND
{ 
	xmmTmp1_Qa = XmmReg[0,64];
	xmmTmp2_Qa = m64;
	build XmmCondSD;
	XmmReg[0,64] = xmmTmp1_Qa;
}
3: Constructor line ia.sinc:5041(id0.843) printpiece=[CMP,  C, SD,  ,  B, ,,  ,  A,  D]
Pattern id=843 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:5110 :CMP^XmmCondSS^"SS"  XmmReg1, XmmReg2^CMPSS_OPERAND  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xC2; xmmmod=3 & XmmReg1 & XmmReg2; XmmCondSS & CMPSS_OPERAND
{ 
	xmmTmp1_Da = XmmReg1[0,32];
	xmmTmp2_Da = XmmReg2[0,32];
	build XmmCondSS;
	XmmReg1[0,32] = xmmTmp1_Da;
}
4: Constructor line ia.sinc:5110(id0.846) printpiece=[CMP,  C, SS,  ,  A, ,,  ,  B,  D]
Pattern id=846 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C2:[11xx]X:XX)

Line ia.sinc:5102 :CMP^XmmCondSS^"SS"  XmmReg, m32^CMPSS_OPERAND  is vexMode=0 & $(PRE_F3) & byte=0x0F; byte=0xC2; (m32 & XmmReg ...); XmmCondSS & CMPSS_OPERAND
{ 
	xmmTmp1_Da = XmmReg[0,32];
	xmmTmp2_Da = m32;
	build XmmCondSS;
	XmmReg[0,32] = xmmTmp1_Da;
}
5: Constructor line ia.sinc:5102(id0.845) printpiece=[CMP,  C, SS,  ,  B, ,,  ,  A,  D]
Pattern id=845 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C2:XX:XX)

Line ia.sinc:3153 :MOVNTI Mem,Reg32       is vexMode=0 & opsize = 1; byte=0xf; byte=0xc3; Mem & Reg32 ...     { *Mem = Reg32; }
0: Constructor line ia.sinc:3153(id0.308) printpiece=[MOVNTI,  ,  A, ,,  B]
Pattern id=308 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:C3:XX:XX)

Line ia.sinc:6867 :PINSRW        mmxreg, r32, imm8 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xC4; mmxmod=3 & r32 & mmxreg; imm8 { mmxreg = pinsrw(mmxreg, r32, imm8:8); }
0: Constructor line ia.sinc:6867(id0.1136) printpiece=[PINSRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1136 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C4:[11xx]X:XX)

Line ia.sinc:6868 :PINSRW        mmxreg, m16, imm8 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xC4; m16 & mmxreg ... ; imm8 { mmxreg = pinsrw(mmxreg, m16, imm8:8); }
1: Constructor line ia.sinc:6868(id0.1137) printpiece=[PINSRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1137 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C4:XX:XX)

Line ia.sinc:6869 :PINSRW        XmmReg, r32, imm8 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC4; xmmmod=3 & r32 & XmmReg; imm8 { XmmReg = pinsrw(XmmReg, r32, imm8:8); }
0: Constructor line ia.sinc:6869(id0.1138) printpiece=[PINSRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1138 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C4:[11xx]X:XX)

Line ia.sinc:6870 :PINSRW        XmmReg, m16, imm8 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC4; m16 & XmmReg ...; imm8 { XmmReg = pinsrw(XmmReg, m16, imm8:8); }
1: Constructor line ia.sinc:6870(id0.1139) printpiece=[PINSRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1139 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C4:XX:XX)

Line ia.sinc:6804 :PEXTRW        Reg32, mmxreg2, imm8 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xC5; Reg32 & mmxreg2; imm8
{
    temp:8 = mmxreg2 >> ( (imm8 & 0x03) * 16 );
    Reg32 = zext(temp:2);
}
0: Constructor line ia.sinc:6804(id0.1108) printpiece=[PEXTRW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1108 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C5:XX:XX)

Line ia.sinc:6810 :PEXTRW        Reg32, XmmReg2, imm8 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xC5; Reg32 & XmmReg2; imm8
{
    temp:16 = XmmReg2 >> ( (imm8 & 0x07) * 16 );
    Reg32 = zext(temp:2);
}
0: Constructor line ia.sinc:6810(id0.1109) printpiece=[PEXTRW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1109 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C5:XX:XX)

Line ia.sinc:8064 :SHUFPS  XmmReg1, XmmReg2, imm8  is vexMode=0 & mandover=0 & byte=0x0F; byte=0xC6; xmmmod=3 & XmmReg1 & XmmReg2; imm8 & Order0 & Order1 & Order2 & Order3
{
    local xmm1_c0 = XmmReg1[0,32];
    local xmm1_c1 = XmmReg1[32,32];
    local xmm1_c2 = XmmReg1[64,32];
    local xmm1_c3 = XmmReg1[96,32];

    local xmm2_c0 = XmmReg2[0,32];
    local xmm2_c1 = XmmReg2[32,32];
    local xmm2_c2 = XmmReg2[64,32];
    local xmm2_c3 = XmmReg2[96,32];

    shuffle_4(XmmReg1[0,32],Order0,xmm1_c0,xmm1_c1,xmm1_c2,xmm1_c3);
    shuffle_4(XmmReg1[32,32],Order1,xmm1_c0,xmm1_c1,xmm1_c2,xmm1_c3);
    shuffle_4(XmmReg1[64,32],Order2,xmm2_c0,xmm2_c1,xmm2_c2,xmm2_c3);
    shuffle_4(XmmReg1[96,32],Order3,xmm2_c0,xmm2_c1,xmm2_c2,xmm2_c3);
}
0: Constructor line ia.sinc:8064(id0.1343) printpiece=[SHUFPS,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1343 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C6:[11xx]X:XX)

Line ia.sinc:8046 :SHUFPS  XmmReg, m128, imm8  is vexMode=0 & mandover=0 & byte=0x0F; byte=0xC6; (m128 & XmmReg ...); imm8 & Order0 & Order1 & Order2 & Order3
{
    local m128_c0 = m128[0,32];
    local m128_c1 = m128[32,32];
    local m128_c2 = m128[64,32];
    local m128_c3 = m128[96,32];

    local xmm_c0 = XmmReg[0,32];
    local xmm_c1 = XmmReg[32,32];
    local xmm_c2 = XmmReg[64,32];
    local xmm_c3 = XmmReg[96,32];

    shuffle_4(XmmReg[0,32],Order0,xmm_c0,xmm_c1,xmm_c2,xmm_c3);
    shuffle_4(XmmReg[32,32],Order1,xmm_c0,xmm_c1,xmm_c2,xmm_c3);
    shuffle_4(XmmReg[64,32],Order2,m128_c0,m128_c1,m128_c2,m128_c3);
    shuffle_4(XmmReg[96,32],Order3,m128_c0,m128_c1,m128_c2,m128_c3);
}
1: Constructor line ia.sinc:8046(id0.1342) printpiece=[SHUFPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1342 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:C6:XX:XX)

Line ia.sinc:8044 :SHUFPD          XmmReg1, XmmReg2, imm8  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xC6; xmmmod=3 & XmmReg1 & XmmReg2; imm8 { XmmReg1 = shufpd(XmmReg1, XmmReg2, imm8:8); }
0: Constructor line ia.sinc:8044(id0.1341) printpiece=[SHUFPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1341 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C6:[11xx]X:XX)

Line ia.sinc:8043 :SHUFPD          XmmReg, m128, imm8     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xC6; XmmReg ... & m128; imm8 { XmmReg = shufpd(XmmReg, m128, imm8:8); }
1: Constructor line ia.sinc:8043(id0.1340) printpiece=[SHUFPD,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1340 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:C6:XX:XX)

Line ia.sinc:2267 :CMPXCHG8B  m64        is vexMode=0 & byte=0xf; byte=0xc7; ( mod != 0b11 & reg_opcode=1 ) ... & m64 {
  ZF = ((zext(EDX) << 32) | zext(EAX)) == m64;
  
  if (ZF == 1) goto <equal>;
    EDX = m64(4);
    EAX = m64:4;        
    goto <done>;
    
  <equal>
    m64 = (zext(ECX) << 32) | zext(EBX);
  <done>
}
0: Constructor line ia.sinc:2267(id0.157) printpiece=[CMPXCHG8B,  ,  A]
Pattern id=157 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:0[1xxx]:XX)

Line ia.sinc:2267 :CMPXCHG8B  m64        is vexMode=0 & byte=0xf; byte=0xc7; ( mod != 0b11 & reg_opcode=1 ) ... & m64 {
  ZF = ((zext(EDX) << 32) | zext(EAX)) == m64;
  
  if (ZF == 1) goto <equal>;
    EDX = m64(4);
    EAX = m64:4;        
    goto <done>;
    
  <equal>
    m64 = (zext(ECX) << 32) | zext(EBX);
  <done>
}
0: Constructor line ia.sinc:2267(id0.157) printpiece=[CMPXCHG8B,  ,  A]
Pattern id=157 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:4[1xxx]:XX)

Line ia.sinc:2267 :CMPXCHG8B  m64        is vexMode=0 & byte=0xf; byte=0xc7; ( mod != 0b11 & reg_opcode=1 ) ... & m64 {
  ZF = ((zext(EDX) << 32) | zext(EAX)) == m64;
  
  if (ZF == 1) goto <equal>;
    EDX = m64(4);
    EAX = m64:4;        
    goto <done>;
    
  <equal>
    m64 = (zext(ECX) << 32) | zext(EBX);
  <done>
}
0: Constructor line ia.sinc:2267(id0.157) printpiece=[CMPXCHG8B,  ,  A]
Pattern id=157 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:8[1xxx]:XX)

Line ia.sinc:2285 :bad_CMPXCHG8B  r32        is vexMode=0 & byte=0xf; byte=0xc7; ( mod = 0b11 & reg_opcode=0b001 ) & r32 {
  r32 = bad_CMPXCHG8B(r32);
}
0: Constructor line ia.sinc:2285(id0.158) printpiece=[bad_CMPXCHG8B,  ,  A]
Pattern id=158 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:C[1xxx]:XX)

Line ia.sinc:4033 :XRSTORS Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=3 ) ... & Mem { tmp:4 = 512; xrstors(Mem, tmp); }
0: Constructor line ia.sinc:4033(id0.653) printpiece=[XRSTORS,  ,  A]
Pattern id=653 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:1[1xxx]:XX)

Line ia.sinc:4033 :XRSTORS Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=3 ) ... & Mem { tmp:4 = 512; xrstors(Mem, tmp); }
0: Constructor line ia.sinc:4033(id0.653) printpiece=[XRSTORS,  ,  A]
Pattern id=653 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:5[1xxx]:XX)

Line ia.sinc:4033 :XRSTORS Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=3 ) ... & Mem { tmp:4 = 512; xrstors(Mem, tmp); }
0: Constructor line ia.sinc:4033(id0.653) printpiece=[XRSTORS,  ,  A]
Pattern id=653 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:9[1xxx]:XX)

Line ia.sinc:4043 :XSAVEC  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsavec(Mem, tmp); }
0: Constructor line ia.sinc:4043(id0.655) printpiece=[XSAVEC,  ,  A]
Pattern id=655 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:2[0xxx]:XX)

Line ia.sinc:4043 :XSAVEC  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsavec(Mem, tmp); }
0: Constructor line ia.sinc:4043(id0.655) printpiece=[XSAVEC,  ,  A]
Pattern id=655 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:6[0xxx]:XX)

Line ia.sinc:4043 :XSAVEC  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=4 ) ... & Mem { tmp:4 = 512; xsavec(Mem, tmp); }
0: Constructor line ia.sinc:4043(id0.655) printpiece=[XSAVEC,  ,  A]
Pattern id=655 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:A[0xxx]:XX)

Line ia.sinc:4053 :XSAVES  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xsaves(Mem, tmp); }
0: Constructor line ia.sinc:4053(id0.657) printpiece=[XSAVES,  ,  A]
Pattern id=657 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:2[1xxx]:XX)

Line ia.sinc:4053 :XSAVES  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xsaves(Mem, tmp); }
0: Constructor line ia.sinc:4053(id0.657) printpiece=[XSAVES,  ,  A]
Pattern id=657 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:6[1xxx]:XX)

Line ia.sinc:4053 :XSAVES  Mem    is vexMode=0 & byte=0x0F; byte=0xC7; ( mod != 0b11 & reg_opcode=5 ) ... & Mem { tmp:4 = 512; xsaves(Mem, tmp); }
0: Constructor line ia.sinc:4053(id0.657) printpiece=[XSAVES,  ,  A]
Pattern id=657 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:A[1xxx]:XX)

Line ia.sinc:3921 :VMXON m64      is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64  { vmxon(m64); }
0: Constructor line ia.sinc:3921(id0.617) printpiece=[VMXON,  ,  A]
Pattern id=617 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C7:3[0xxx]:XX)

Line ia.sinc:3905 :VMPTRLD m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64 { vmptrld(m64); }
1: Constructor line ia.sinc:3905(id0.612) printpiece=[VMPTRLD,  ,  A]
Pattern id=612 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:3[0xxx]:XX)

Line ia.sinc:3921 :VMXON m64      is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64  { vmxon(m64); }
0: Constructor line ia.sinc:3921(id0.617) printpiece=[VMXON,  ,  A]
Pattern id=617 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C7:7[0xxx]:XX)

Line ia.sinc:3905 :VMPTRLD m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64 { vmptrld(m64); }
1: Constructor line ia.sinc:3905(id0.612) printpiece=[VMPTRLD,  ,  A]
Pattern id=612 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:7[0xxx]:XX)

Line ia.sinc:3921 :VMXON m64      is vexMode=0 & $(PRE_F3) & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64  { vmxon(m64); }
0: Constructor line ia.sinc:3921(id0.617) printpiece=[VMXON,  ,  A]
Pattern id=617 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:C7:B[0xxx]:XX)

Line ia.sinc:3905 :VMPTRLD m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=6 ) ... & m64 { vmptrld(m64); }
1: Constructor line ia.sinc:3905(id0.612) printpiece=[VMPTRLD,  ,  A]
Pattern id=612 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:B[0xxx]:XX)

Line rdrand.sinc:8 :RDRAND Rmr16     is vexMode=0 & opsize=0 & byte=0x0f; byte=0xC7; mod=3 & Rmr16 & reg_opcode=6 
{ 
	Rmr16 = rdrand(); 
	CF=rdrandIsValid();
	rdflags();
	
}
0: Constructor line rdrand.sinc:8(id0.2147) printpiece=[RDRAND,  ,  A]
Pattern id=2147 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:C7:F[0xxx]:XX)

Line rdrand.sinc:15 :RDRAND Rmr32     is vexMode=0 & opsize=1 & byte=0x0f; byte=0xC7; mod=3 & Rmr32 & reg_opcode=6 
{ 
	Rmr32 = rdrand(); 
	CF=rdrandIsValid();
	rdflags();
}
0: Constructor line rdrand.sinc:15(id0.2148) printpiece=[RDRAND,  ,  A]
Pattern id=2148 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:C7:F[0xxx]:XX)

Line ia.sinc:3453 :RDPID r32      is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0f; byte=0xc7; reg_opcode=7 & r32 { r32 = readPID(); }
0: Constructor line ia.sinc:3453(id0.455) printpiece=[RDPID,  ,  A]
Pattern id=455 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:C7:[xx11][1xxx]:XX)

Line ia.sinc:3910 :VMPTRST m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=7 ) ... & m64  { vmptrst(m64); }
1: Constructor line ia.sinc:3910(id0.613) printpiece=[VMPTRST,  ,  A]
Pattern id=613 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:3[1xxx]:XX)

Line ia.sinc:3453 :RDPID r32      is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0f; byte=0xc7; reg_opcode=7 & r32 { r32 = readPID(); }
0: Constructor line ia.sinc:3453(id0.455) printpiece=[RDPID,  ,  A]
Pattern id=455 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:C7:[xx11][1xxx]:XX)

Line ia.sinc:3910 :VMPTRST m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=7 ) ... & m64  { vmptrst(m64); }
1: Constructor line ia.sinc:3910(id0.613) printpiece=[VMPTRST,  ,  A]
Pattern id=613 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:7[1xxx]:XX)

Line ia.sinc:3453 :RDPID r32      is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0f; byte=0xc7; reg_opcode=7 & r32 { r32 = readPID(); }
0: Constructor line ia.sinc:3453(id0.455) printpiece=[RDPID,  ,  A]
Pattern id=455 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:C7:[xx11][1xxx]:XX)

Line ia.sinc:3910 :VMPTRST m64    is vexMode=0 & byte=0x0f; byte=0xc7; ( mod != 0b11 & reg_opcode=7 ) ... & m64  { vmptrst(m64); }
1: Constructor line ia.sinc:3910(id0.613) printpiece=[VMPTRST,  ,  A]
Pattern id=613 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C7:B[1xxx]:XX)

Line rdrand.sinc:32 :RDSEED Rmr16     is vexMode=0 & opsize=0 & byte=0x0f; byte=0xC7; mod=3 & Rmr16 & reg_opcode=7 
{ 
	Rmr16 = rdseed(); 
	CF=rdseedIsValid();
	rdflags();
}
0: Constructor line rdrand.sinc:32(id0.2149) printpiece=[RDSEED,  ,  A]
Pattern id=2149 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:0F:C7:F[1xxx]:XX)

Line ia.sinc:3453 :RDPID r32      is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x0f; byte=0xc7; reg_opcode=7 & r32 { r32 = readPID(); }
0: Constructor line ia.sinc:3453(id0.455) printpiece=[RDPID,  ,  A]
Pattern id=455 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:0F:C7:[xx11][1xxx]:XX)

Line rdrand.sinc:38 :RDSEED Rmr32     is vexMode=0 & opsize=1 & byte=0x0f; byte=0xC7; mod=3 & Rmr32 & reg_opcode=7 
{ 
	Rmr32 = rdseed(); 
	CF=rdseedIsValid();
	rdflags();
}
1: Constructor line rdrand.sinc:38(id0.2150) printpiece=[RDSEED,  ,  A]
Pattern id=2150 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:0F:C7:F[1xxx]:XX)

Line ia.sinc:1977 :BSWAP Rmr32        is vexMode=0 & byte=0xf; row=12 & page=1 & Rmr32 & check_Rmr32_dest
                                            { local tmp =        (Rmr32 & 0xff000000) >> 24 ;
                                              tmp = tmp | ((Rmr32 & 0x00ff0000) >> 8 );
                                              tmp = tmp | ((Rmr32 & 0x0000ff00) << 8 );
                                              Rmr32 = tmp | ((Rmr32 & 0x000000ff) << 24); 
                                              build check_Rmr32_dest; }
0: Constructor line ia.sinc:1977(id0.73) printpiece=[BSWAP,  ,  A]
Pattern id=73 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:C[1xxx]:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:4714 :ADDSUBPD     XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xD0; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] f- XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] f+ XmmReg2[64,64];
}
0: Constructor line ia.sinc:4714(id0.828) printpiece=[ADDSUBPD,  ,  A, ,,  ,  B]
Pattern id=828 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D0:[11xx]X:XX)

Line ia.sinc:4707 :ADDSUBPD     XmmReg, m128     is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xD0; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] f- m[0,64];
    XmmReg[64,64] = XmmReg[64,64] f+ m[64,64];
}
1: Constructor line ia.sinc:4707(id0.827) printpiece=[ADDSUBPD,  ,  B, ,,  ,  A]
Pattern id=827 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D0:XX:XX)

Line ia.sinc:4729 :ADDSUBPS     XmmReg1, XmmReg2 is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0xD0; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] f- XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] f+ XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] f- XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] f+ XmmReg2[96,32];
}
2: Constructor line ia.sinc:4729(id0.830) printpiece=[ADDSUBPS,  ,  A, ,,  ,  B]
Pattern id=830 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:D0:[11xx]X:XX)

Line ia.sinc:4720 :ADDSUBPS     XmmReg, m128     is vexMode=0 & $(PRE_F2) & byte=0x0F; byte=0xD0; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] f- m[0,32];
    XmmReg[32,32] = XmmReg[32,32] f+ m[32,32];
    XmmReg[64,32] = XmmReg[64,32] f- m[64,32];
    XmmReg[96,32] = XmmReg[96,32] f+ m[96,32];
}
3: Constructor line ia.sinc:4720(id0.829) printpiece=[ADDSUBPS,  ,  B, ,,  ,  A]
Pattern id=829 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:D0:XX:XX)

Line ia.sinc:7404 :PSRLW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD1; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16]  = mmxreg1[0,16]  >> mmxreg2;
    mmxreg1[16,16] = mmxreg1[16,16] >> mmxreg2;
    mmxreg1[32,16] = mmxreg1[32,16] >> mmxreg2;
    mmxreg1[48,16] = mmxreg1[48,16] >> mmxreg2;
}
0: Constructor line ia.sinc:7404(id0.1251) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1251 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D1:[11xx]X:XX)

Line ia.sinc:7396 :PSRLW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD1; mmxreg ... & m64 ...
{
    mmxreg[0,16]  = mmxreg[0,16]  >> m64;
    mmxreg[16,16] = mmxreg[16,16] >> m64;
    mmxreg[32,16] = mmxreg[32,16] >> m64;
    mmxreg[48,16] = mmxreg[48,16] >> m64;
}
1: Constructor line ia.sinc:7396(id0.1250) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1250 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D1:XX:XX)

Line ia.sinc:7465 :PSRLW          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD1; xmmmod = 3 & XmmReg1 & XmmReg2
{
    #save this off in case XmmReg1 and XmmReg2 are the same register
    local count:8 = XmmReg2[0,64];
    
    XmmReg1[0,16]   = XmmReg1[0,16]   >> count;
    XmmReg1[16,16]  = XmmReg1[16,16]  >> count;
    XmmReg1[32,16]  = XmmReg1[32,16]  >> count;
    XmmReg1[48,16]  = XmmReg1[48,16]  >> count;
    XmmReg1[64,16]  = XmmReg1[64,16]  >> count;
    XmmReg1[80,16]  = XmmReg1[80,16]  >> count;
    XmmReg1[96,16]  = XmmReg1[96,16]  >> count;
    XmmReg1[112,16] = XmmReg1[112,16] >> count;
}
0: Constructor line ia.sinc:7465(id0.1260) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1260 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D1:[11xx]X:XX)

Line ia.sinc:7453 :PSRLW          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD1; XmmReg ... & m128 ...
{
    XmmReg[0,16]   = XmmReg[0,16]   >> m128[0,64];
    XmmReg[16,16]  = XmmReg[16,16]  >> m128[0,64];
    XmmReg[32,16]  = XmmReg[32,16]  >> m128[0,64];
    XmmReg[48,16]  = XmmReg[48,16]  >> m128[0,64];
    XmmReg[64,16]  = XmmReg[64,16]  >> m128[0,64];
    XmmReg[80,16]  = XmmReg[80,16]  >> m128[0,64];
    XmmReg[96,16]  = XmmReg[96,16]  >> m128[0,64];
    XmmReg[112,16] = XmmReg[112,16] >> m128[0,64];
}
1: Constructor line ia.sinc:7453(id0.1259) printpiece=[PSRLW,  ,  A, ,,  ,  B]
Pattern id=1259 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D1:XX:XX)

Line ia.sinc:7426 :PSRLD          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD2; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,32]  = mmxreg1[0,32]  >> mmxreg2;
    mmxreg1[32,32] = mmxreg1[32,32] >> mmxreg2;
}
0: Constructor line ia.sinc:7426(id0.1254) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1254 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D2:[11xx]X:XX)

Line ia.sinc:7420 :PSRLD          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD2; mmxreg ... & m64 ...
{
    mmxreg[0,32]  = mmxreg[0,32]  >> m64;
    mmxreg[32,32] = mmxreg[32,32] >> m64;
}
1: Constructor line ia.sinc:7420(id0.1253) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1253 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D2:XX:XX)

Line ia.sinc:7500 :PSRLD          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD2; xmmmod = 3 & XmmReg1 & XmmReg2
{
    #save this off in case XmmReg1 and XmmReg2 are the same register
    local count = XmmReg2[0,64];
    
    XmmReg1[0,32]  = XmmReg1[0,32]  >> count;
    XmmReg1[32,32] = XmmReg1[32,32] >> count;
    XmmReg1[64,32] = XmmReg1[64,32] >> count;
    XmmReg1[96,32] = XmmReg1[96,32] >> count;
}
0: Constructor line ia.sinc:7500(id0.1263) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1263 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D2:[11xx]X:XX)

Line ia.sinc:7492 :PSRLD          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD2; XmmReg ... & m128 ...
{
    XmmReg[0,32]  = XmmReg[0,32]  >> m128[0,64];
    XmmReg[32,32] = XmmReg[32,32] >> m128[0,64];
    XmmReg[64,32] = XmmReg[64,32] >> m128[0,64];
    XmmReg[96,32] = XmmReg[96,32] >> m128[0,64];
}
1: Constructor line ia.sinc:7492(id0.1262) printpiece=[PSRLD,  ,  A, ,,  ,  B]
Pattern id=1262 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D2:XX:XX)

Line ia.sinc:7443 :PSRLQ          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD3; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1 = mmxreg1 >> mmxreg2;
}
0: Constructor line ia.sinc:7443(id0.1257) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1257 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D3:[11xx]X:XX)

Line ia.sinc:7438 :PSRLQ          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD3; mmxreg ... & m64 ...
{
    mmxreg = mmxreg >> m64;
 }
1: Constructor line ia.sinc:7438(id0.1256) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1256 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D3:XX:XX)

Line ia.sinc:7525 :PSRLQ          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD3; xmmmod = 3 & XmmReg1 & XmmReg2
{
    #save this off in case XmmReg1 and XmmReg2 are the same register
    local count = XmmReg2[0,64];
    
    XmmReg1[0,64]  = XmmReg1[0,64]  >> count;
    XmmReg1[64,64] = XmmReg1[64,64] >> count;
}
0: Constructor line ia.sinc:7525(id0.1266) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1266 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D3:[11xx]X:XX)

Line ia.sinc:7519 :PSRLQ          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD3; XmmReg ... & m128 ...
{
    XmmReg[0,64]  = XmmReg[0,64]  >> m128[0,64];
    XmmReg[64,64] = XmmReg[64,64] >> m128[0,64];
}
1: Constructor line ia.sinc:7519(id0.1265) printpiece=[PSRLQ,  ,  A, ,,  ,  B]
Pattern id=1265 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D3:XX:XX)

Line ia.sinc:6337 :PADDQ          mmxreg1, mmxreg2  is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD4; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1 = mmxreg1 + mmxreg2;
}
0: Constructor line ia.sinc:6337(id0.1045) printpiece=[PADDQ,  ,  A, ,,  ,  B]
Pattern id=1045 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D4:[11xx]X:XX)

Line ia.sinc:6332 :PADDQ          mmxreg, m64       is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD4; mmxreg ... & m64
{
    mmxreg = mmxreg + m64;
}
1: Constructor line ia.sinc:6332(id0.1044) printpiece=[PADDQ,  ,  A, ,,  ,  B]
Pattern id=1044 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D4:XX:XX)

Line ia.sinc:6349 :PADDQ          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD4; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = XmmReg1[0,64] + XmmReg2[0,64];
    XmmReg1[64,64] = XmmReg1[64,64] + XmmReg2[64,64];
}
0: Constructor line ia.sinc:6349(id0.1047) printpiece=[PADDQ,  ,  A, ,,  ,  B]
Pattern id=1047 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D4:[11xx]X:XX)

Line ia.sinc:6342 :PADDQ          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD4; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,64] = XmmReg[0,64] + m[0,64];
    XmmReg[64,64] = XmmReg[64,64] + m[64,64];
}
1: Constructor line ia.sinc:6342(id0.1046) printpiece=[PADDQ,  ,  B, ,,  ,  A]
Pattern id=1046 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D4:XX:XX)

Line ia.sinc:7100 :PMULLW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD5; mmxmod = 3 & mmxreg1 & mmxreg2 {
  mmxreg1[0,16] = mmxreg1[0,16] * mmxreg2[0,16];
  mmxreg1[16,16] = mmxreg1[16,16] * mmxreg2[16,16];
  mmxreg1[32,16] = mmxreg1[32,16] * mmxreg2[32,16];
  mmxreg1[48,16] = mmxreg1[48,16] * mmxreg2[48,16];
}
0: Constructor line ia.sinc:7100(id0.1179) printpiece=[PMULLW,  ,  A, ,,  ,  B]
Pattern id=1179 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D5:[11xx]X:XX)

Line ia.sinc:7092 :PMULLW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD5; mmxreg ... & m64 {
  local m:8 = m64;
  mmxreg[0,16] = mmxreg[0,16] * m[0,16];
  mmxreg[16,16] = mmxreg[16,16] * m[16,16];
  mmxreg[32,16] = mmxreg[32,16] * m[32,16];
  mmxreg[48,16] = mmxreg[48,16] * m[48,16];
}
1: Constructor line ia.sinc:7092(id0.1178) printpiece=[PMULLW,  ,  A, ,,  ,  B]
Pattern id=1178 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D5:XX:XX)

Line ia.sinc:7119 :PMULLW         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD5; xmmmod = 3 & XmmReg1 & XmmReg2 {
  XmmReg1[0,16] = XmmReg1[0,16] * XmmReg2[0,16];
  XmmReg1[16,16] = XmmReg1[16,16] * XmmReg2[16,16];
  XmmReg1[32,16] = XmmReg1[32,16] * XmmReg2[32,16];
  XmmReg1[48,16] = XmmReg1[48,16] * XmmReg2[48,16];
  XmmReg1[64,16] = XmmReg1[64,16] * XmmReg2[64,16];
  XmmReg1[80,16] = XmmReg1[80,16] * XmmReg2[80,16];
  XmmReg1[96,16] = XmmReg1[96,16] * XmmReg2[96,16];
  XmmReg1[112,16] = XmmReg1[112,16] * XmmReg2[112,16];
 }
0: Constructor line ia.sinc:7119(id0.1181) printpiece=[PMULLW,  ,  A, ,,  ,  B]
Pattern id=1181 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D5:[11xx]X:XX)

Line ia.sinc:7107 :PMULLW         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD5; XmmReg ... & m128 {
  local m:16 = m128;
  XmmReg[0,16] = XmmReg[0,16] * m[0,16];
  XmmReg[16,16] = XmmReg[16,16] * m[16,16];
  XmmReg[32,16] = XmmReg[32,16] * m[32,16];
  XmmReg[48,16] = XmmReg[48,16] * m[48,16];
  XmmReg[64,16] = XmmReg[64,16] * m[64,16];
  XmmReg[80,16] = XmmReg[80,16] * m[80,16];
  XmmReg[96,16] = XmmReg[96,16] * m[96,16];
  XmmReg[112,16] = XmmReg[112,16] * m[112,16];
}
1: Constructor line ia.sinc:7107(id0.1180) printpiece=[PMULLW,  ,  A, ,,  ,  B]
Pattern id=1180 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D5:XX:XX)

Line ia.sinc:5775 :MOVDQ2Q      mmxreg2, XmmReg1    is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0xD6; XmmReg1 & mmxreg2 { mmxreg2 = movdq2q(mmxreg2, XmmReg1); }
0: Constructor line ia.sinc:5775(id0.954) printpiece=[MOVDQ2Q,  ,  B, ,,  ,  A]
Pattern id=954 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:D6:XX:XX)

Line ia.sinc:5831 :MOVQ         XmmReg2, XmmReg1 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD6; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg2 = zext(XmmReg1[0,64]);
}
1: Constructor line ia.sinc:5831(id0.978) printpiece=[MOVQ,  ,  B, ,,  ,  A]
Pattern id=978 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D6:[11xx]X:XX)

Line ia.sinc:5826 :MOVQ         m64, XmmReg      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD6; m64 & XmmReg ...
{
    m64 = XmmReg[0,64];
}
2: Constructor line ia.sinc:5826(id0.977) printpiece=[MOVQ,  ,  A, ,,  ,  B]
Pattern id=977 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D6:XX:XX)

Line ia.sinc:5836 :MOVQ2DQ      XmmReg, mmxreg2  is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0xD6; XmmReg & mmxreg2
{
    XmmReg = zext(mmxreg2);
# may need to model x87 FPU state changes too ?????
}
3: Constructor line ia.sinc:5836(id0.979) printpiece=[MOVQ2DQ,  ,  A, ,,  ,  B]
Pattern id=979 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:D6:XX:XX)

Line ia.sinc:7034 :PMOVMSKB       Reg32, mmxreg2   is vexMode=0 & mandover=0 & byte=0x0F; byte=0xD7; mod = 3 & Reg32 & mmxreg2 & check_Reg32_dest
{ 
	local byte_mask:1 = 0:1;
	byte_mask[0,1] = mmxreg2[7,1];
	byte_mask[1,1] = mmxreg2[15,1];
	byte_mask[2,1] = mmxreg2[23,1];
	byte_mask[3,1] = mmxreg2[31,1];
	byte_mask[4,1] = mmxreg2[39,1];
	byte_mask[5,1] = mmxreg2[47,1];
	byte_mask[6,1] = mmxreg2[55,1];
	byte_mask[7,1] = mmxreg2[63,1];
	Reg32 = zext(byte_mask);
	build check_Reg32_dest;
}
0: Constructor line ia.sinc:7034(id0.1164) printpiece=[PMOVMSKB,  ,  A, ,,  ,  B]
Pattern id=1164 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D7:[11xx]X:XX)

Line ia.sinc:7051 :PMOVMSKB       Reg32, XmmReg2   is vexMode=0 &   $(PRE_66) & byte=0x0F; byte=0xD7; mod = 3 & Reg32 & XmmReg2 & check_Reg32_dest
{ 
	local byte_mask:2 = 0:2;
	byte_mask[0,1] = XmmReg2[7,1];
	byte_mask[1,1] = XmmReg2[15,1];
	byte_mask[2,1] = XmmReg2[23,1];
	byte_mask[3,1] = XmmReg2[31,1];
	byte_mask[4,1] = XmmReg2[39,1];
	byte_mask[5,1] = XmmReg2[47,1];
	byte_mask[6,1] = XmmReg2[55,1];
	byte_mask[7,1] = XmmReg2[63,1];
	byte_mask[8,1] = XmmReg2[71,1];
	byte_mask[9,1] = XmmReg2[79,1];
	byte_mask[10,1] = XmmReg2[87,1];
	byte_mask[11,1] = XmmReg2[95,1];
	byte_mask[12,1] = XmmReg2[103,1];
	byte_mask[13,1] = XmmReg2[111,1];
	byte_mask[14,1] = XmmReg2[119,1];
	byte_mask[15,1] = XmmReg2[127,1];
	Reg32 = zext(byte_mask);
	build check_Reg32_dest;
}
0: Constructor line ia.sinc:7051(id0.1165) printpiece=[PMOVMSKB,  ,  A, ,,  ,  B]
Pattern id=1165 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D7:[11xx]X:XX)

Line ia.sinc:7708 :PSUBUSB         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD8; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psubusb(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7708(id0.1293) printpiece=[PSUBUSB,  ,  A, ,,  ,  B]
Pattern id=1293 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D8:[11xx]X:XX)

Line ia.sinc:7707 :PSUBUSB         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD8; mmxreg ... & m64 ... { mmxreg = psubusb(mmxreg, m64); }
1: Constructor line ia.sinc:7707(id0.1292) printpiece=[PSUBUSB,  ,  A, ,,  ,  B]
Pattern id=1292 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D8:XX:XX)

Line ia.sinc:7715 :PSUBUSB         XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD8; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psubusb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7715(id0.1297) printpiece=[PSUBUSB,  ,  A, ,,  ,  B]
Pattern id=1297 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D8:[11xx]X:XX)

Line ia.sinc:7714 :PSUBUSB         XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD8; XmmReg ... & m128 { XmmReg = psubusb(XmmReg, m128); }
1: Constructor line ia.sinc:7714(id0.1296) printpiece=[PSUBUSB,  ,  A, ,,  ,  B]
Pattern id=1296 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D8:XX:XX)

Line ia.sinc:7712 :PSUBUSW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD9; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psubusw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7712(id0.1295) printpiece=[PSUBUSW,  ,  A, ,,  ,  B]
Pattern id=1295 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D9:[11xx]X:XX)

Line ia.sinc:7711 :PSUBUSW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xD9; mmxreg ... & m64 ... { mmxreg = psubusw(mmxreg, m64); }
1: Constructor line ia.sinc:7711(id0.1294) printpiece=[PSUBUSW,  ,  A, ,,  ,  B]
Pattern id=1294 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:D9:XX:XX)

Line ia.sinc:7718 :PSUBUSW         XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD9; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psubusw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7718(id0.1299) printpiece=[PSUBUSW,  ,  A, ,,  ,  B]
Pattern id=1299 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D9:[11xx]X:XX)

Line ia.sinc:7717 :PSUBUSW         XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xD9; XmmReg ... & m128 { XmmReg = psubusw(XmmReg, m128); }
1: Constructor line ia.sinc:7717(id0.1298) printpiece=[PSUBUSW,  ,  A, ,,  ,  B]
Pattern id=1298 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:D9:XX:XX)

Line ia.sinc:6980 :PMINUB        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDA; mmxmod = 3 & mmxreg1 & mmxreg2 
{ 
	assignUnsignedLesser(mmxreg1[0,8],mmxreg1[0,8],mmxreg2[0,8]);
	assignUnsignedLesser(mmxreg1[8,8],mmxreg1[8,8],mmxreg2[8,8]);
	assignUnsignedLesser(mmxreg1[16,8],mmxreg1[16,8],mmxreg2[16,8]);
	assignUnsignedLesser(mmxreg1[24,8],mmxreg1[24,8],mmxreg2[24,8]);
	assignUnsignedLesser(mmxreg1[32,8],mmxreg1[32,8],mmxreg2[32,8]);
	assignUnsignedLesser(mmxreg1[40,8],mmxreg1[40,8],mmxreg2[40,8]);
	assignUnsignedLesser(mmxreg1[48,8],mmxreg1[48,8],mmxreg2[48,8]);
	assignUnsignedLesser(mmxreg1[56,8],mmxreg1[56,8],mmxreg2[56,8]);
}
0: Constructor line ia.sinc:6980(id0.1161) printpiece=[PMINUB,  ,  A, ,,  ,  B]
Pattern id=1161 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DA:[11xx]X:XX)

Line ia.sinc:6968 :PMINUB        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDA; mmxreg ... & m64 
{ 
	assignUnsignedLesser(mmxreg[0,8],mmxreg[0,8],m64[0,8]);
	assignUnsignedLesser(mmxreg[8,8],mmxreg[8,8],m64[8,8]);
	assignUnsignedLesser(mmxreg[16,8],mmxreg[16,8],m64[16,8]);
	assignUnsignedLesser(mmxreg[24,8],mmxreg[24,8],m64[24,8]);
	assignUnsignedLesser(mmxreg[32,8],mmxreg[32,8],m64[32,8]);
	assignUnsignedLesser(mmxreg[40,8],mmxreg[40,8],m64[40,8]);
	assignUnsignedLesser(mmxreg[48,8],mmxreg[48,8],m64[48,8]);
	assignUnsignedLesser(mmxreg[56,8],mmxreg[56,8],m64[56,8]);
}
1: Constructor line ia.sinc:6968(id0.1160) printpiece=[PMINUB,  ,  A, ,,  ,  B]
Pattern id=1160 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DA:XX:XX)

Line ia.sinc:7012 :PMINUB        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDA; xmmmod = 3 & XmmReg1 & XmmReg2 
{ 
	assignUnsignedLesser(XmmReg1[0,8],XmmReg1[0,8],XmmReg2[0,8]);
	assignUnsignedLesser(XmmReg1[8,8],XmmReg1[8,8],XmmReg2[8,8]);
	assignUnsignedLesser(XmmReg1[16,8],XmmReg1[16,8],XmmReg2[16,8]);
	assignUnsignedLesser(XmmReg1[24,8],XmmReg1[24,8],XmmReg2[24,8]);
	assignUnsignedLesser(XmmReg1[32,8],XmmReg1[32,8],XmmReg2[32,8]);
	assignUnsignedLesser(XmmReg1[40,8],XmmReg1[40,8],XmmReg2[40,8]);
	assignUnsignedLesser(XmmReg1[48,8],XmmReg1[48,8],XmmReg2[48,8]);
	assignUnsignedLesser(XmmReg1[56,8],XmmReg1[56,8],XmmReg2[56,8]);
	assignUnsignedLesser(XmmReg1[64,8],XmmReg1[64,8],XmmReg2[64,8]);
	assignUnsignedLesser(XmmReg1[72,8],XmmReg1[72,8],XmmReg2[72,8]);
	assignUnsignedLesser(XmmReg1[80,8],XmmReg1[80,8],XmmReg2[80,8]);
	assignUnsignedLesser(XmmReg1[88,8],XmmReg1[88,8],XmmReg2[88,8]);
	assignUnsignedLesser(XmmReg1[96,8],XmmReg1[96,8],XmmReg2[96,8]);
	assignUnsignedLesser(XmmReg1[104,8],XmmReg1[104,8],XmmReg2[104,8]);
	assignUnsignedLesser(XmmReg1[112,8],XmmReg1[112,8],XmmReg2[112,8]);
	assignUnsignedLesser(XmmReg1[120,8],XmmReg1[120,8],XmmReg2[120,8]);
}
0: Constructor line ia.sinc:7012(id0.1163) printpiece=[PMINUB,  ,  A, ,,  ,  B]
Pattern id=1163 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DA:[11xx]X:XX)

Line ia.sinc:6992 :PMINUB        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDA; XmmReg ... & m128 
{ 
	assignUnsignedLesser(XmmReg[0,8],XmmReg[0,8],m128[0,8]);
	assignUnsignedLesser(XmmReg[8,8],XmmReg[8,8],m128[8,8]);
	assignUnsignedLesser(XmmReg[16,8],XmmReg[16,8],m128[16,8]);
	assignUnsignedLesser(XmmReg[24,8],XmmReg[24,8],m128[24,8]);
	assignUnsignedLesser(XmmReg[32,8],XmmReg[32,8],m128[32,8]);
	assignUnsignedLesser(XmmReg[40,8],XmmReg[40,8],m128[40,8]);
	assignUnsignedLesser(XmmReg[48,8],XmmReg[48,8],m128[48,8]);
	assignUnsignedLesser(XmmReg[56,8],XmmReg[56,8],m128[56,8]);
	assignUnsignedLesser(XmmReg[64,8],XmmReg[64,8],m128[64,8]);
	assignUnsignedLesser(XmmReg[72,8],XmmReg[72,8],m128[72,8]);
	assignUnsignedLesser(XmmReg[80,8],XmmReg[80,8],m128[80,8]);
	assignUnsignedLesser(XmmReg[88,8],XmmReg[88,8],m128[88,8]);
	assignUnsignedLesser(XmmReg[96,8],XmmReg[96,8],m128[96,8]);
	assignUnsignedLesser(XmmReg[104,8],XmmReg[104,8],m128[104,8]);
	assignUnsignedLesser(XmmReg[112,8],XmmReg[112,8],m128[112,8]);
	assignUnsignedLesser(XmmReg[120,8],XmmReg[120,8],m128[120,8]);
}
1: Constructor line ia.sinc:6992(id0.1162) printpiece=[PMINUB,  ,  A, ,,  ,  B]
Pattern id=1162 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DA:XX:XX)

Line ia.sinc:6406 :PAND           mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDB; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1 = mmxreg1 & mmxreg2; }
0: Constructor line ia.sinc:6406(id0.1069) printpiece=[PAND,  ,  A, ,,  ,  B]
Pattern id=1069 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DB:[11xx]X:XX)

Line ia.sinc:6405 :PAND           mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDB; mmxreg ... & m64	{ mmxreg = mmxreg & m64; }
1: Constructor line ia.sinc:6405(id0.1068) printpiece=[PAND,  ,  A, ,,  ,  B]
Pattern id=1068 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DB:XX:XX)

Line ia.sinc:6408 :PAND           XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDB; xmmmod = 3 & XmmReg1 & XmmReg2	{ XmmReg1 = XmmReg1 & XmmReg2; }
0: Constructor line ia.sinc:6408(id0.1071) printpiece=[PAND,  ,  A, ,,  ,  B]
Pattern id=1071 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DB:[11xx]X:XX)

Line ia.sinc:6407 :PAND           XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDB; XmmReg ... & m128	{ XmmReg = XmmReg & m128; }
1: Constructor line ia.sinc:6407(id0.1070) printpiece=[PAND,  ,  A, ,,  ,  B]
Pattern id=1070 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DB:XX:XX)

Line ia.sinc:6370 :PADDUSB        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDC; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = paddusb(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6370(id0.1057) printpiece=[PADDUSB,  ,  A, ,,  ,  B]
Pattern id=1057 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DC:[11xx]X:XX)

Line ia.sinc:6369 :PADDUSB        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDC; mmxreg ... & m64 { mmxreg = paddusb(mmxreg, m64); }
1: Constructor line ia.sinc:6369(id0.1056) printpiece=[PADDUSB,  ,  A, ,,  ,  B]
Pattern id=1056 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DC:XX:XX)

Line ia.sinc:6377 :PADDUSB        XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDC; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = paddusb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6377(id0.1061) printpiece=[PADDUSB,  ,  A, ,,  ,  B]
Pattern id=1061 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DC:[11xx]X:XX)

Line ia.sinc:6376 :PADDUSB        XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDC; XmmReg ... & m128 { XmmReg = paddusb(XmmReg, m128); }
1: Constructor line ia.sinc:6376(id0.1060) printpiece=[PADDUSB,  ,  A, ,,  ,  B]
Pattern id=1060 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DC:XX:XX)

Line ia.sinc:6374 :PADDUSW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDD; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = paddusw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6374(id0.1059) printpiece=[PADDUSW,  ,  A, ,,  ,  B]
Pattern id=1059 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DD:[11xx]X:XX)

Line ia.sinc:6373 :PADDUSW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDD; mmxreg ... & m64 { mmxreg = paddusw(mmxreg, m64); }
1: Constructor line ia.sinc:6373(id0.1058) printpiece=[PADDUSW,  ,  A, ,,  ,  B]
Pattern id=1058 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DD:XX:XX)

Line ia.sinc:6379 :PADDUSW        XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDD; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = paddusw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6379(id0.1063) printpiece=[PADDUSW,  ,  A, ,,  ,  B]
Pattern id=1063 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DD:[11xx]X:XX)

Line ia.sinc:6378 :PADDUSW        XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDD; XmmReg ... & m128 { XmmReg = paddusw(XmmReg, m128); }
1: Constructor line ia.sinc:6378(id0.1062) printpiece=[PADDUSW,  ,  A, ,,  ,  B]
Pattern id=1062 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DD:XX:XX)

Line ia.sinc:6906 :PMAXUB        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDE; mmxmod = 3 & mmxreg1 & mmxreg2 
{ 
	assignUnsignedGreater(mmxreg1[0,8],mmxreg1[0,8],mmxreg2[0,8]);
	assignUnsignedGreater(mmxreg1[8,8],mmxreg1[8,8],mmxreg2[8,8]);
	assignUnsignedGreater(mmxreg1[16,8],mmxreg1[16,8],mmxreg2[16,8]);
	assignUnsignedGreater(mmxreg1[24,8],mmxreg1[24,8],mmxreg2[24,8]);
	assignUnsignedGreater(mmxreg1[32,8],mmxreg1[32,8],mmxreg2[32,8]);
	assignUnsignedGreater(mmxreg1[40,8],mmxreg1[40,8],mmxreg2[40,8]);
	assignUnsignedGreater(mmxreg1[48,8],mmxreg1[48,8],mmxreg2[48,8]);
	assignUnsignedGreater(mmxreg1[56,8],mmxreg1[56,8],mmxreg2[56,8]);
}
0: Constructor line ia.sinc:6906(id0.1153) printpiece=[PMAXUB,  ,  A, ,,  ,  B]
Pattern id=1153 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DE:[11xx]X:XX)

Line ia.sinc:6894 :PMAXUB        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDE; mmxreg ... & m64 
{ 
	assignUnsignedGreater(mmxreg[0,8],mmxreg[0,8],m64[0,8]);
	assignUnsignedGreater(mmxreg[8,8],mmxreg[8,8],m64[8,8]);
	assignUnsignedGreater(mmxreg[16,8],mmxreg[16,8],m64[16,8]);
	assignUnsignedGreater(mmxreg[24,8],mmxreg[24,8],m64[24,8]);
	assignUnsignedGreater(mmxreg[32,8],mmxreg[32,8],m64[32,8]);
	assignUnsignedGreater(mmxreg[40,8],mmxreg[40,8],m64[40,8]);
	assignUnsignedGreater(mmxreg[48,8],mmxreg[48,8],m64[48,8]);
	assignUnsignedGreater(mmxreg[56,8],mmxreg[56,8],m64[56,8]);
}
1: Constructor line ia.sinc:6894(id0.1152) printpiece=[PMAXUB,  ,  A, ,,  ,  B]
Pattern id=1152 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DE:XX:XX)

Line ia.sinc:6938 :PMAXUB        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDE; xmmmod = 3 & XmmReg1 & XmmReg2 
{ 
	assignUnsignedGreater(XmmReg1[0,8],XmmReg1[0,8],XmmReg2[0,8]);
	assignUnsignedGreater(XmmReg1[8,8],XmmReg1[8,8],XmmReg2[8,8]);
	assignUnsignedGreater(XmmReg1[16,8],XmmReg1[16,8],XmmReg2[16,8]);
	assignUnsignedGreater(XmmReg1[24,8],XmmReg1[24,8],XmmReg2[24,8]);
	assignUnsignedGreater(XmmReg1[32,8],XmmReg1[32,8],XmmReg2[32,8]);
	assignUnsignedGreater(XmmReg1[40,8],XmmReg1[40,8],XmmReg2[40,8]);
	assignUnsignedGreater(XmmReg1[48,8],XmmReg1[48,8],XmmReg2[48,8]);
	assignUnsignedGreater(XmmReg1[56,8],XmmReg1[56,8],XmmReg2[56,8]);
	assignUnsignedGreater(XmmReg1[64,8],XmmReg1[64,8],XmmReg2[64,8]);
	assignUnsignedGreater(XmmReg1[72,8],XmmReg1[72,8],XmmReg2[72,8]);
	assignUnsignedGreater(XmmReg1[80,8],XmmReg1[80,8],XmmReg2[80,8]);
	assignUnsignedGreater(XmmReg1[88,8],XmmReg1[88,8],XmmReg2[88,8]);
	assignUnsignedGreater(XmmReg1[96,8],XmmReg1[96,8],XmmReg2[96,8]);
	assignUnsignedGreater(XmmReg1[104,8],XmmReg1[104,8],XmmReg2[104,8]);
	assignUnsignedGreater(XmmReg1[112,8],XmmReg1[112,8],XmmReg2[112,8]);
	assignUnsignedGreater(XmmReg1[120,8],XmmReg1[120,8],XmmReg2[120,8]);
}
0: Constructor line ia.sinc:6938(id0.1155) printpiece=[PMAXUB,  ,  A, ,,  ,  B]
Pattern id=1155 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DE:[11xx]X:XX)

Line ia.sinc:6918 :PMAXUB        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDE; XmmReg ... & m128 
{ 
	assignUnsignedGreater(XmmReg[0,8],XmmReg[0,8],m128[0,8]);
	assignUnsignedGreater(XmmReg[8,8],XmmReg[8,8],m128[8,8]);
	assignUnsignedGreater(XmmReg[16,8],XmmReg[16,8],m128[16,8]);
	assignUnsignedGreater(XmmReg[24,8],XmmReg[24,8],m128[24,8]);
	assignUnsignedGreater(XmmReg[32,8],XmmReg[32,8],m128[32,8]);
	assignUnsignedGreater(XmmReg[40,8],XmmReg[40,8],m128[40,8]);
	assignUnsignedGreater(XmmReg[48,8],XmmReg[48,8],m128[48,8]);
	assignUnsignedGreater(XmmReg[56,8],XmmReg[56,8],m128[56,8]);
	assignUnsignedGreater(XmmReg[64,8],XmmReg[64,8],m128[64,8]);
	assignUnsignedGreater(XmmReg[72,8],XmmReg[72,8],m128[72,8]);
	assignUnsignedGreater(XmmReg[80,8],XmmReg[80,8],m128[80,8]);
	assignUnsignedGreater(XmmReg[88,8],XmmReg[88,8],m128[88,8]);
	assignUnsignedGreater(XmmReg[96,8],XmmReg[96,8],m128[96,8]);
	assignUnsignedGreater(XmmReg[104,8],XmmReg[104,8],m128[104,8]);
	assignUnsignedGreater(XmmReg[112,8],XmmReg[112,8],m128[112,8]);
	assignUnsignedGreater(XmmReg[120,8],XmmReg[120,8],m128[120,8]);
}
1: Constructor line ia.sinc:6918(id0.1154) printpiece=[PMAXUB,  ,  A, ,,  ,  B]
Pattern id=1154 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DE:XX:XX)

Line ia.sinc:6411 :PANDN          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDF; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1 = ~mmxreg1 & mmxreg2; }
0: Constructor line ia.sinc:6411(id0.1073) printpiece=[PANDN,  ,  A, ,,  ,  B]
Pattern id=1073 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DF:[11xx]X:XX)

Line ia.sinc:6410 :PANDN          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xDF; mmxreg ... & m64				{ mmxreg = ~mmxreg & m64; }
1: Constructor line ia.sinc:6410(id0.1072) printpiece=[PANDN,  ,  A, ,,  ,  B]
Pattern id=1072 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:DF:XX:XX)

Line ia.sinc:6413 :PANDN          XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDF; xmmmod = 3 & XmmReg1 & XmmReg2	{ XmmReg1 = ~XmmReg1 & XmmReg2; }
0: Constructor line ia.sinc:6413(id0.1075) printpiece=[PANDN,  ,  A, ,,  ,  B]
Pattern id=1075 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DF:[11xx]X:XX)

Line ia.sinc:6412 :PANDN          XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xDF; XmmReg ... & m128			    { XmmReg = ~XmmReg & m128; }
1: Constructor line ia.sinc:6412(id0.1074) printpiece=[PANDN,  ,  A, ,,  ,  B]
Pattern id=1074 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:DF:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:6429 :PAVGB          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE0; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] = pavgb(mmxreg1[0,8], mmxreg2[0,8]);
    mmxreg1[8,8] = pavgb(mmxreg1[8,8], mmxreg2[8,8]);
    mmxreg1[16,8] = pavgb(mmxreg1[16,8], mmxreg2[16,8]);
    mmxreg1[24,8] = pavgb(mmxreg1[24,8], mmxreg2[24,8]);
    mmxreg1[32,8] = pavgb(mmxreg1[32,8], mmxreg2[32,8]);
    mmxreg1[40,8] = pavgb(mmxreg1[40,8], mmxreg2[40,8]);
    mmxreg1[48,8] = pavgb(mmxreg1[48,8], mmxreg2[48,8]);
    mmxreg1[56,8] = pavgb(mmxreg1[56,8], mmxreg2[56,8]);
}
0: Constructor line ia.sinc:6429(id0.1077) printpiece=[PAVGB,  ,  A, ,,  ,  B]
Pattern id=1077 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E0:[11xx]X:XX)

Line ia.sinc:6416 :PAVGB          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE0; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,8] = pavgb(mmxreg[0,8], m[0,8]);
    mmxreg[8,8] = pavgb(mmxreg[8,8], m[8,8]);
    mmxreg[16,8] = pavgb(mmxreg[16,8], m[16,8]);
    mmxreg[24,8] = pavgb(mmxreg[24,8], m[24,8]);
    mmxreg[32,8] = pavgb(mmxreg[32,8], m[32,8]);
    mmxreg[40,8] = pavgb(mmxreg[40,8], m[40,8]);
    mmxreg[48,8] = pavgb(mmxreg[48,8], m[48,8]);
    mmxreg[56,8] = pavgb(mmxreg[56,8], m[56,8]);
}
1: Constructor line ia.sinc:6416(id0.1076) printpiece=[PAVGB,  ,  A, ,,  ,  B]
Pattern id=1076 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E0:XX:XX)

Line ia.sinc:6481 :PAVGB  XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE0; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8] = pavgb(XmmReg1[0,8], XmmReg2[0,8]);
    XmmReg1[8,8] = pavgb(XmmReg1[8,8], XmmReg2[8,8]);
    XmmReg1[16,8] = pavgb(XmmReg1[16,8], XmmReg2[16,8]);
    XmmReg1[24,8] = pavgb(XmmReg1[24,8], XmmReg2[24,8]);
    XmmReg1[32,8] = pavgb(XmmReg1[32,8], XmmReg2[32,8]);
    XmmReg1[40,8] = pavgb(XmmReg1[40,8], XmmReg2[40,8]);
    XmmReg1[48,8] = pavgb(XmmReg1[48,8], XmmReg2[48,8]);
    XmmReg1[56,8] = pavgb(XmmReg1[56,8], XmmReg2[56,8]);
    XmmReg1[64,8] = pavgb(XmmReg1[64,8], XmmReg2[64,8]);
    XmmReg1[72,8] = pavgb(XmmReg1[72,8], XmmReg2[72,8]);
    XmmReg1[80,8] = pavgb(XmmReg1[80,8], XmmReg2[80,8]);
    XmmReg1[88,8] = pavgb(XmmReg1[88,8], XmmReg2[88,8]);
    XmmReg1[96,8] = pavgb(XmmReg1[96,8], XmmReg2[96,8]);
    XmmReg1[104,8] = pavgb(XmmReg1[104,8], XmmReg2[104,8]);
    XmmReg1[112,8] = pavgb(XmmReg1[112,8], XmmReg2[112,8]);
    XmmReg1[120,8] = pavgb(XmmReg1[120,8], XmmReg2[120,8]);
}
0: Constructor line ia.sinc:6481(id0.1081) printpiece=[PAVGB,  ,  A, ,,  ,  B]
Pattern id=1081 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E0:[11xx]X:XX)

Line ia.sinc:6459 :PAVGB          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE0; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,8] = pavgb(XmmReg[0,8], m[0,8]);
    XmmReg[8,8] = pavgb(XmmReg[8,8], m[8,8]);
    XmmReg[16,8] = pavgb(XmmReg[16,8], m[16,8]);
    XmmReg[24,8] = pavgb(XmmReg[24,8], m[24,8]);
    XmmReg[32,8] = pavgb(XmmReg[32,8], m[32,8]);
    XmmReg[40,8] = pavgb(XmmReg[40,8], m[40,8]);
    XmmReg[48,8] = pavgb(XmmReg[48,8], m[48,8]);
    XmmReg[56,8] = pavgb(XmmReg[56,8], m[56,8]);
    XmmReg[64,8] = pavgb(XmmReg[64,8], m[64,8]);
    XmmReg[72,8] = pavgb(XmmReg[72,8], m[72,8]);
    XmmReg[80,8] = pavgb(XmmReg[80,8], m[80,8]);
    XmmReg[88,8] = pavgb(XmmReg[88,8], m[88,8]);
    XmmReg[96,8] = pavgb(XmmReg[96,8], m[96,8]);
    XmmReg[104,8] = pavgb(XmmReg[104,8], m[104,8]);
    XmmReg[112,8] = pavgb(XmmReg[112,8], m[112,8]);
    XmmReg[120,8] = pavgb(XmmReg[120,8], m[120,8]);
}
1: Constructor line ia.sinc:6459(id0.1080) printpiece=[PAVGB,  ,  B, ,,  ,  A]
Pattern id=1080 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E0:XX:XX)

Line ia.sinc:7335 :PSRAW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE1; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psraw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7335(id0.1238) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1238 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E1:[11xx]X:XX)

Line ia.sinc:7334 :PSRAW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE1; mmxreg ... & m64 ... { mmxreg = psraw(mmxreg, m64); }
1: Constructor line ia.sinc:7334(id0.1237) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1237 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E1:XX:XX)

Line ia.sinc:7360 :PSRAW          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE1; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psraw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7360(id0.1244) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1244 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E1:[11xx]X:XX)

Line ia.sinc:7359 :PSRAW          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE1; XmmReg ... & m128 ... { XmmReg = psraw(XmmReg, m128); }
1: Constructor line ia.sinc:7359(id0.1243) printpiece=[PSRAW,  ,  A, ,,  ,  B]
Pattern id=1243 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E1:XX:XX)

Line ia.sinc:7345 :PSRAD          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE2; mmxmod = 3 & mmxreg1 & mmxreg2
{
# a count greater than 31 just clears all the bits
    mmxreg1[0,32] = mmxreg1[0,32] s>> mmxreg2;
    mmxreg1[32,32] = mmxreg1[32,32] s>> mmxreg2;
}
0: Constructor line ia.sinc:7345(id0.1241) printpiece=[PSRAD,  ,  A, ,,  ,  B]
Pattern id=1241 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E2:[11xx]X:XX)

Line ia.sinc:7338 :PSRAD          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE2; mmxreg ... & m64
{
# a count greater than 31 just clears all the bits
    mmxreg[0,32] = mmxreg[0,32] s>> m64;
    mmxreg[32,32] = mmxreg[32,32] s>> m64;
}
1: Constructor line ia.sinc:7338(id0.1240) printpiece=[PSRAD,  ,  A, ,,  ,  B]
Pattern id=1240 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E2:XX:XX)

Line ia.sinc:7372 :PSRAD          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE2; xmmmod = 3 & XmmReg1 & XmmReg2
{
# a count greater than 31 just clears all the bits
    XmmReg1[0,32] = XmmReg1[0,32] s>> XmmReg2;
    XmmReg1[32,32] = XmmReg1[32,32] s>> XmmReg2;
    XmmReg1[64,32] = XmmReg1[64,32] s>> XmmReg2;
    XmmReg1[96,32] = XmmReg1[96,32] s>> XmmReg2;
}
0: Constructor line ia.sinc:7372(id0.1247) printpiece=[PSRAD,  ,  A, ,,  ,  B]
Pattern id=1247 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E2:[11xx]X:XX)

Line ia.sinc:7363 :PSRAD          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE2; m128 & XmmReg ...
{
# a count greater than 31 just clears all the bits
    XmmReg[0,32] = XmmReg[0,32] s>> m128;
    XmmReg[32,32] = XmmReg[32,32] s>> m128;
    XmmReg[64,32] = XmmReg[64,32] s>> m128;
    XmmReg[96,32] = XmmReg[96,32] s>> m128;
}
1: Constructor line ia.sinc:7363(id0.1246) printpiece=[PSRAD,  ,  B, ,,  ,  A]
Pattern id=1246 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E2:XX:XX)

Line ia.sinc:6451 :PAVGW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE3; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = pavgw(mmxreg1[0,16], mmxreg2[0,16]);
    mmxreg1[16,16] = pavgw(mmxreg1[16,16], mmxreg2[16,16]);
    mmxreg1[32,16] = pavgw(mmxreg1[32,16], mmxreg2[32,16]);
    mmxreg1[48,16] = pavgw(mmxreg1[48,16], mmxreg2[48,16]);
}
0: Constructor line ia.sinc:6451(id0.1079) printpiece=[PAVGW,  ,  A, ,,  ,  B]
Pattern id=1079 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E3:[11xx]X:XX)

Line ia.sinc:6442 :PAVGW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE3; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = pavgw(mmxreg[0,16], m[0,16]);
    mmxreg[16,16] = pavgw(mmxreg[16,16], m[16,16]);
    mmxreg[32,16] = pavgw(mmxreg[32,16], m[32,16]);
    mmxreg[48,16] = pavgw(mmxreg[48,16], m[48,16]);
}
1: Constructor line ia.sinc:6442(id0.1078) printpiece=[PAVGW,  ,  A, ,,  ,  B]
Pattern id=1078 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E3:XX:XX)

Line ia.sinc:6514 :PAVGW          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE3; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = pavgw(XmmReg1[0,16], XmmReg2[0,16]);
    XmmReg1[16,16] = pavgw(XmmReg1[16,16], XmmReg2[16,16]);
    XmmReg1[32,16] = pavgw(XmmReg1[32,16], XmmReg2[32,16]);
    XmmReg1[48,16] = pavgw(XmmReg1[48,16], XmmReg2[48,16]);
    XmmReg1[64,16] = pavgw(XmmReg1[64,16], XmmReg2[64,16]);
    XmmReg1[80,16] = pavgw(XmmReg1[80,16], XmmReg2[80,16]);
    XmmReg1[96,16] = pavgw(XmmReg1[96,16], XmmReg2[96,16]);
    XmmReg1[112,16] = pavgw(XmmReg1[112,16], XmmReg2[112,16]);
}
0: Constructor line ia.sinc:6514(id0.1083) printpiece=[PAVGW,  ,  A, ,,  ,  B]
Pattern id=1083 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E3:[11xx]X:XX)

Line ia.sinc:6501 :PAVGW          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE3; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = pavgw(XmmReg[0,16], m[0,16]);
    XmmReg[16,16] = pavgw(XmmReg[16,16], m[16,16]);
    XmmReg[32,16] = pavgw(XmmReg[32,16], m[32,16]);
    XmmReg[48,16] = pavgw(XmmReg[48,16], m[48,16]);
    XmmReg[64,16] = pavgw(XmmReg[64,16], m[64,16]);
    XmmReg[80,16] = pavgw(XmmReg[80,16], m[80,16]);
    XmmReg[96,16] = pavgw(XmmReg[96,16], m[96,16]);
    XmmReg[112,16] = pavgw(XmmReg[112,16], m[112,16]);
}
1: Constructor line ia.sinc:6501(id0.1082) printpiece=[PAVGW,  ,  B, ,,  ,  A]
Pattern id=1082 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E3:XX:XX)

Line ia.sinc:7082 :PMULHUW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE4; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = pmulhuw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7082(id0.1171) printpiece=[PMULHUW,  ,  A, ,,  ,  B]
Pattern id=1171 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E4:[11xx]X:XX)

Line ia.sinc:7081 :PMULHUW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE4; mmxreg ... & m64 { mmxreg = pmulhuw(mmxreg, m64); }
1: Constructor line ia.sinc:7081(id0.1170) printpiece=[PMULHUW,  ,  A, ,,  ,  B]
Pattern id=1170 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E4:XX:XX)

Line ia.sinc:7084 :PMULHUW        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE4; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = pmulhuw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7084(id0.1173) printpiece=[PMULHUW,  ,  A, ,,  ,  B]
Pattern id=1173 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E4:[11xx]X:XX)

Line ia.sinc:7083 :PMULHUW        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE4; XmmReg ... & m128 { XmmReg = pmulhuw(XmmReg, m128); }
1: Constructor line ia.sinc:7083(id0.1172) printpiece=[PMULHUW,  ,  A, ,,  ,  B]
Pattern id=1172 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E4:XX:XX)

Line ia.sinc:7088 :PMULHW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE5; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = pmulhw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7088(id0.1175) printpiece=[PMULHW,  ,  A, ,,  ,  B]
Pattern id=1175 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E5:[11xx]X:XX)

Line ia.sinc:7087 :PMULHW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE5; mmxreg ... & m64 { mmxreg = pmulhw(mmxreg, m64); }
1: Constructor line ia.sinc:7087(id0.1174) printpiece=[PMULHW,  ,  A, ,,  ,  B]
Pattern id=1174 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E5:XX:XX)

Line ia.sinc:7090 :PMULHW         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE5; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = pmulhw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7090(id0.1177) printpiece=[PMULHW,  ,  A, ,,  ,  B]
Pattern id=1177 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E5:[11xx]X:XX)

Line ia.sinc:7089 :PMULHW         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE5; XmmReg ... & m128 { XmmReg = pmulhw(XmmReg, m128); }
1: Constructor line ia.sinc:7089(id0.1176) printpiece=[PMULHW,  ,  A, ,,  ,  B]
Pattern id=1176 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E5:XX:XX)

Line ia.sinc:5146 :CVTDQ2PD     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0xE6; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,64] = int2float( XmmReg2[0,32] );
    XmmReg1[64,64] = int2float( XmmReg2[32,32] );
}
0: Constructor line ia.sinc:5146(id0.852) printpiece=[CVTDQ2PD,  ,  A, ,,  ,  B]
Pattern id=852 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:E6:[11xx]X:XX)

Line ia.sinc:5139 :CVTDQ2PD     XmmReg, m64       is vexMode=0 &  $(PRE_F3) & byte=0x0F; byte=0xE6; m64 & XmmReg ...
{
    local m:8 = m64;
    XmmReg[0,64] = int2float( m[0,32] );
    XmmReg[64,64] = int2float( m[32,32] );
}
1: Constructor line ia.sinc:5139(id0.851) printpiece=[CVTDQ2PD,  ,  B, ,,  ,  A]
Pattern id=851 pattern=cmb:(ctx:SS:X[x1xx]:X[0xxx]:XX:XX,ins:0F:E6:XX:XX)

Line ia.sinc:5178 :CVTPD2DQ     XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0xE6; xmmmod=3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = trunc( XmmReg2[0,64] );
    XmmReg1[32,32] = trunc( XmmReg2[64,64] );
    XmmReg1[64,32] = 0;
    XmmReg1[96,32] = 0;
}
2: Constructor line ia.sinc:5178(id0.856) printpiece=[CVTPD2DQ,  ,  A, ,,  ,  B]
Pattern id=856 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:E6:[11xx]X:XX)

Line ia.sinc:5169 :CVTPD2DQ     XmmReg, m128      is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0xE6; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = trunc( m[0,64] );
    XmmReg[32,32] = trunc( m[64,64] );
    XmmReg[64,32] = 0;
    XmmReg[96,32] = 0;
}
3: Constructor line ia.sinc:5169(id0.855) printpiece=[CVTPD2DQ,  ,  B, ,,  ,  A]
Pattern id=855 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:E6:XX:XX)

Line ia.sinc:5399 :CVTTPD2DQ    XmmReg1, XmmReg2    is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE6; xmmmod=3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,32] = trunc(XmmReg2[0,64]);
  XmmReg1[32,32] = trunc(XmmReg2[64,64]);
  XmmReg1[64,32] = 0;
  XmmReg1[96,32] = 0;
}
4: Constructor line ia.sinc:5399(id0.884) printpiece=[CVTTPD2DQ,  ,  A, ,,  ,  B]
Pattern id=884 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E6:[11xx]X:XX)

Line ia.sinc:5390 :CVTTPD2DQ    XmmReg, m128        is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE6; m128 & XmmReg ...
{
  local m:16 = m128;
  XmmReg[0,32] = trunc(m[0,64]);
  XmmReg[32,32] = trunc(m[64,64]);
  XmmReg[64,32] = 0;
  XmmReg[96,32] = 0;
}
5: Constructor line ia.sinc:5390(id0.883) printpiece=[CVTTPD2DQ,  ,  B, ,,  ,  A]
Pattern id=883 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E6:XX:XX)

Line ia.sinc:5803 :MOVNTQ       m64, mmxreg      is vexMode=0 & mandover=0 & byte=0x0F; byte=0xE7; mmxreg ... & m64   { m64 = mmxreg; }
0: Constructor line ia.sinc:5803(id0.967) printpiece=[MOVNTQ,  ,  B, ,,  ,  A]
Pattern id=967 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E7:XX:XX)

Line ia.sinc:5805 :MOVNTDQ      m128, XmmReg     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE7; XmmReg ... & m128  { m128 = XmmReg; }
0: Constructor line ia.sinc:5805(id0.968) printpiece=[MOVNTDQ,  ,  B, ,,  ,  A]
Pattern id=968 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E7:XX:XX)

Line ia.sinc:7694 :PSUBSB          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE8; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psubsb(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7694(id0.1285) printpiece=[PSUBSB,  ,  A, ,,  ,  B]
Pattern id=1285 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E8:[11xx]X:XX)

Line ia.sinc:7693 :PSUBSB          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE8; mmxreg ... & m64 ... { mmxreg = psubsb(mmxreg, m64); }
1: Constructor line ia.sinc:7693(id0.1284) printpiece=[PSUBSB,  ,  A, ,,  ,  B]
Pattern id=1284 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E8:XX:XX)

Line ia.sinc:7701 :PSUBSB          XmmReg1, XmmReg2 is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xE8; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psubsb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7701(id0.1289) printpiece=[PSUBSB,  ,  A, ,,  ,  B]
Pattern id=1289 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E8:[11xx]X:XX)

Line ia.sinc:7700 :PSUBSB          XmmReg, m128      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xE8; XmmReg ... & m128 ... { XmmReg = psubsb(XmmReg, m128); }
1: Constructor line ia.sinc:7700(id0.1288) printpiece=[PSUBSB,  ,  A, ,,  ,  B]
Pattern id=1288 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E8:XX:XX)

Line ia.sinc:7698 :PSUBSW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE9; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psubsw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7698(id0.1287) printpiece=[PSUBSW,  ,  A, ,,  ,  B]
Pattern id=1287 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E9:[11xx]X:XX)

Line ia.sinc:7697 :PSUBSW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xE9; mmxreg ... & m64 ... { mmxreg = psubsw(mmxreg, m64); }
1: Constructor line ia.sinc:7697(id0.1286) printpiece=[PSUBSW,  ,  A, ,,  ,  B]
Pattern id=1286 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:E9:XX:XX)

Line ia.sinc:7704 :PSUBSW          XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xE9; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psubsw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7704(id0.1291) printpiece=[PSUBSW,  ,  A, ,,  ,  B]
Pattern id=1291 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E9:[11xx]X:XX)

Line ia.sinc:7703 :PSUBSW          XmmReg, m128      is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xE9; XmmReg ... & m128 ... { XmmReg = psubsw(XmmReg, m128); }
1: Constructor line ia.sinc:7703(id0.1290) printpiece=[PSUBSW,  ,  A, ,,  ,  B]
Pattern id=1290 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:E9:XX:XX)

Line ia.sinc:6960 :PMINSW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEA; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = pminsw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6960(id0.1157) printpiece=[PMINSW,  ,  A, ,,  ,  B]
Pattern id=1157 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EA:[11xx]X:XX)

Line ia.sinc:6959 :PMINSW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEA; mmxreg ... & m64 { mmxreg = pminsw(mmxreg, m64); }
1: Constructor line ia.sinc:6959(id0.1156) printpiece=[PMINSW,  ,  A, ,,  ,  B]
Pattern id=1156 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EA:XX:XX)

Line ia.sinc:6962 :PMINSW        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEA; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = pminsw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6962(id0.1159) printpiece=[PMINSW,  ,  A, ,,  ,  B]
Pattern id=1159 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EA:[11xx]X:XX)

Line ia.sinc:6961 :PMINSW        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEA; XmmReg ... & m128 { XmmReg = pminsw(XmmReg, m128); }
1: Constructor line ia.sinc:6961(id0.1158) printpiece=[PMINSW,  ,  A, ,,  ,  B]
Pattern id=1158 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EA:XX:XX)

Line ia.sinc:7165 :POR            mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEB; mmxmod = 3 & mmxreg1 & mmxreg2	{ mmxreg1 = mmxreg1 | mmxreg2; }
0: Constructor line ia.sinc:7165(id0.1187) printpiece=[POR,  ,  A, ,,  ,  B]
Pattern id=1187 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EB:[11xx]X:XX)

Line ia.sinc:7164 :POR            mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEB; mmxreg ... & m64				{ mmxreg = mmxreg | m64; }
1: Constructor line ia.sinc:7164(id0.1186) printpiece=[POR,  ,  A, ,,  ,  B]
Pattern id=1186 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EB:XX:XX)

Line ia.sinc:7167 :POR            XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEB; xmmmod = 3 & XmmReg1 & XmmReg2	{ XmmReg1 = XmmReg1 | XmmReg2; }
0: Constructor line ia.sinc:7167(id0.1189) printpiece=[POR,  ,  A, ,,  ,  B]
Pattern id=1189 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EB:[11xx]X:XX)

Line ia.sinc:7166 :POR            XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEB; XmmReg ... & m128			    { XmmReg = XmmReg | m128; }
1: Constructor line ia.sinc:7166(id0.1188) printpiece=[POR,  ,  A, ,,  ,  B]
Pattern id=1188 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EB:XX:XX)

Line ia.sinc:6357 :PADDSB         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEC; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = paddsb(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6357(id0.1049) printpiece=[PADDSB,  ,  A, ,,  ,  B]
Pattern id=1049 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EC:[11xx]X:XX)

Line ia.sinc:6356 :PADDSB         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEC; mmxreg ... & m64 { mmxreg = paddsb(mmxreg, m64); }
1: Constructor line ia.sinc:6356(id0.1048) printpiece=[PADDSB,  ,  A, ,,  ,  B]
Pattern id=1048 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EC:XX:XX)

Line ia.sinc:6364 :PADDSB         XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEC; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = paddsb(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6364(id0.1053) printpiece=[PADDSB,  ,  A, ,,  ,  B]
Pattern id=1053 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EC:[11xx]X:XX)

Line ia.sinc:6363 :PADDSB         XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEC; XmmReg ... & m128 { XmmReg = paddsb(XmmReg, m128); }
1: Constructor line ia.sinc:6363(id0.1052) printpiece=[PADDSB,  ,  A, ,,  ,  B]
Pattern id=1052 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EC:XX:XX)

Line ia.sinc:6361 :PADDSW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xED; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = paddsw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6361(id0.1051) printpiece=[PADDSW,  ,  A, ,,  ,  B]
Pattern id=1051 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:ED:[11xx]X:XX)

Line ia.sinc:6360 :PADDSW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xED; mmxreg ... & m64 { mmxreg = paddsw(mmxreg, m64); }
1: Constructor line ia.sinc:6360(id0.1050) printpiece=[PADDSW,  ,  A, ,,  ,  B]
Pattern id=1050 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:ED:XX:XX)

Line ia.sinc:6366 :PADDSW         XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xED; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = paddsw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6366(id0.1055) printpiece=[PADDSW,  ,  A, ,,  ,  B]
Pattern id=1055 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:ED:[11xx]X:XX)

Line ia.sinc:6365 :PADDSW         XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xED; XmmReg ... & m128 { XmmReg = paddsw(XmmReg, m128); }
1: Constructor line ia.sinc:6365(id0.1054) printpiece=[PADDSW,  ,  A, ,,  ,  B]
Pattern id=1054 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:ED:XX:XX)

Line ia.sinc:6886 :PMAXSW        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEE; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = pmaxsw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6886(id0.1149) printpiece=[PMAXSW,  ,  A, ,,  ,  B]
Pattern id=1149 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EE:[11xx]X:XX)

Line ia.sinc:6885 :PMAXSW        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEE; mmxreg ... & m64 { mmxreg = pmaxsw(mmxreg, m64); }
1: Constructor line ia.sinc:6885(id0.1148) printpiece=[PMAXSW,  ,  A, ,,  ,  B]
Pattern id=1148 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EE:XX:XX)

Line ia.sinc:6888 :PMAXSW        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEE; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = pmaxsw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6888(id0.1151) printpiece=[PMAXSW,  ,  A, ,,  ,  B]
Pattern id=1151 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EE:[11xx]X:XX)

Line ia.sinc:6887 :PMAXSW        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEE; XmmReg ... & m128 { XmmReg = pmaxsw(XmmReg, m128); }
1: Constructor line ia.sinc:6887(id0.1150) printpiece=[PMAXSW,  ,  A, ,,  ,  B]
Pattern id=1150 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EE:XX:XX)

Line ia.sinc:8022 :PXOR            mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEF; mmxmod = 3 & mmxreg1 & mmxreg2		{ mmxreg1 = mmxreg1 ^ mmxreg2; }
0: Constructor line ia.sinc:8022(id0.1329) printpiece=[PXOR,  ,  A, ,,  ,  B]
Pattern id=1329 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EF:[11xx]X:XX)

Line ia.sinc:8021 :PXOR            mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xEF; mmxreg ... & m64 { mmxreg = mmxreg ^ m64; }
1: Constructor line ia.sinc:8021(id0.1328) printpiece=[PXOR,  ,  A, ,,  ,  B]
Pattern id=1328 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:EF:XX:XX)

Line ia.sinc:8024 :PXOR            XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEF; xmmmod = 3 & XmmReg1 & XmmReg2	{ XmmReg1 = XmmReg1 ^ XmmReg2; }
0: Constructor line ia.sinc:8024(id0.1331) printpiece=[PXOR,  ,  A, ,,  ,  B]
Pattern id=1331 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EF:[11xx]X:XX)

Line ia.sinc:8023 :PXOR            XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xEF; XmmReg ... & m128 { XmmReg = XmmReg ^ m128; }
1: Constructor line ia.sinc:8023(id0.1330) printpiece=[PXOR,  ,  A, ,,  ,  B]
Pattern id=1330 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:EF:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:5578 :LDDQU        XmmReg, m128        is vexMode=0 &  $(PRE_F2) & byte=0x0F; byte=0xF0; XmmReg ... & m128 { XmmReg = lddqu(XmmReg, m128); }
0: Constructor line ia.sinc:5578(id0.910) printpiece=[LDDQU,  ,  A, ,,  ,  B]
Pattern id=910 pattern=cmb:(ctx:SS:X[1xxx]:X[0xxx]:XX:XX,ins:0F:F0:XX:XX)

Line ia.sinc:7268 :PSLLW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF1; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psllw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7268(id0.1220) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1220 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F1:[11xx]X:XX)

Line ia.sinc:7267 :PSLLW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF1; mmxreg ... & m64 ... { mmxreg = psllw(mmxreg, m64); }
1: Constructor line ia.sinc:7267(id0.1219) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1219 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F1:XX:XX)

Line ia.sinc:7292 :PSLLW          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF1; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psllw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7292(id0.1229) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1229 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F1:[11xx]X:XX)

Line ia.sinc:7291 :PSLLW          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF1; XmmReg ... & m128 ... { XmmReg = psllw(XmmReg, m128); }
1: Constructor line ia.sinc:7291(id0.1228) printpiece=[PSLLW,  ,  A, ,,  ,  B]
Pattern id=1228 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F1:XX:XX)

Line ia.sinc:7277 :PSLLD          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF2; mmxmod = 3 & mmxreg1 & mmxreg2 {
  mmxreg1[0,32] = mmxreg1[0,32] << mmxreg2[0,32];
  mmxreg1[32,32] = mmxreg1[32,32] << mmxreg2[32,32];
}
0: Constructor line ia.sinc:7277(id0.1223) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1223 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F2:[11xx]X:XX)

Line ia.sinc:7271 :PSLLD          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF2; mmxreg ... & m64 ... {
  local m:8 = m64;
  mmxreg[0,32] = mmxreg[0,32] << m[0,32];
  mmxreg[32,32] = mmxreg[32,32] << m[32,32];
}
1: Constructor line ia.sinc:7271(id0.1222) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1222 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F2:XX:XX)

Line ia.sinc:7303 :PSLLD          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF2; xmmmod = 3 & XmmReg1 & XmmReg2 {
  XmmReg1[0,32] = XmmReg1[0,32] << XmmReg2[0,32];
  XmmReg1[32,32] = XmmReg1[32,32] << XmmReg2[32,32];
  XmmReg1[64,32] = XmmReg1[64,32] << XmmReg2[64,32];
  XmmReg1[96,32] = XmmReg1[96,32] << XmmReg2[96,32];
}
0: Constructor line ia.sinc:7303(id0.1232) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1232 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F2:[11xx]X:XX)

Line ia.sinc:7295 :PSLLD          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF2; XmmReg ... & m128 ... {
  local m:16 = m128;
  XmmReg[0,32] = XmmReg[0,32] << m[0,32];
  XmmReg[32,32] = XmmReg[32,32] << m[32,32];
  XmmReg[64,32] = XmmReg[64,32] << m[64,32];
  XmmReg[96,32] = XmmReg[96,32] << m[96,32];
}
1: Constructor line ia.sinc:7295(id0.1231) printpiece=[PSLLD,  ,  A, ,,  ,  B]
Pattern id=1231 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F2:XX:XX)

Line ia.sinc:7288 :PSLLQ          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF3; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = mmxreg1 << mmxreg2; }
0: Constructor line ia.sinc:7288(id0.1226) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1226 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F3:[11xx]X:XX)

Line ia.sinc:7287 :PSLLQ          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF3; mmxreg ... & m64 ... { mmxreg = mmxreg << m64; }
1: Constructor line ia.sinc:7287(id0.1225) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1225 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F3:XX:XX)

Line ia.sinc:7323 :PSLLQ          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF3; xmmmod = 3 & XmmReg1 & XmmReg2 {
  XmmReg1[0,64] = XmmReg1[0,64] << XmmReg2[0,64];
  XmmReg1[64,64] = XmmReg1[64,64] << XmmReg2[64,64];
}
0: Constructor line ia.sinc:7323(id0.1235) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1235 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F3:[11xx]X:XX)

Line ia.sinc:7317 :PSLLQ          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF3; XmmReg ... & m128 ... {
  local m:16 = m128;
  XmmReg[0,64] = XmmReg[0,64] << m[0,64];
  XmmReg[64,64] = XmmReg[64,64] << m[64,64];
}
1: Constructor line ia.sinc:7317(id0.1234) printpiece=[PSLLQ,  ,  A, ,,  ,  B]
Pattern id=1234 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F3:XX:XX)

Line ia.sinc:7137 :PMULUDQ        mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF4; mmxmod = 3 & mmxreg1 & mmxreg2
{
    local a:8 = zext(mmxreg1[0,32]);
    local b:8 = zext(mmxreg2[0,32]);
    mmxreg1 = a * b;
}
0: Constructor line ia.sinc:7137(id0.1183) printpiece=[PMULUDQ,  ,  A, ,,  ,  B]
Pattern id=1183 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F4:[11xx]X:XX)

Line ia.sinc:7130 :PMULUDQ        mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF4; mmxreg ... & m64
{
    local a:8 = zext(mmxreg[0,32]);
    local b:8 = zext(m64[0,32]);
    mmxreg = a * b;
}
1: Constructor line ia.sinc:7130(id0.1182) printpiece=[PMULUDQ,  ,  A, ,,  ,  B]
Pattern id=1182 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F4:XX:XX)

Line ia.sinc:7154 :PMULUDQ        XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF4; xmmmod = 3 & XmmReg1 & XmmReg2
{
    local a:8 = zext(XmmReg1[0,32]);
    local b:8 = zext(XmmReg2[0,32]);
    XmmReg1[0,64]  = a * b;
    local c:8 = zext(XmmReg1[64,32]);
    local d:8 = zext(XmmReg2[64,32]);
    XmmReg1[64,64] = c * d;
}
0: Constructor line ia.sinc:7154(id0.1185) printpiece=[PMULUDQ,  ,  A, ,,  ,  B]
Pattern id=1185 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F4:[11xx]X:XX)

Line ia.sinc:7144 :PMULUDQ        XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF4; XmmReg ... & m128
{
    local a:8 = zext(XmmReg[0,32]);
    local b:8 = zext(m128[0,32]);
    XmmReg[0,64]  = a * b;
    local c:8 = zext(XmmReg[64,32]);
    local d:8 = zext(m128[64,32]);
    XmmReg[64,64] = c * d;
}
1: Constructor line ia.sinc:7144(id0.1184) printpiece=[PMULUDQ,  ,  A, ,,  ,  B]
Pattern id=1184 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F4:XX:XX)

Line ia.sinc:6880 :PMADDWD       mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF5; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = pmaddwd(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:6880(id0.1145) printpiece=[PMADDWD,  ,  A, ,,  ,  B]
Pattern id=1145 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F5:[11xx]X:XX)

Line ia.sinc:6879 :PMADDWD       mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF5; mmxreg ... & m64 { mmxreg = pmaddwd(mmxreg, m64); }
1: Constructor line ia.sinc:6879(id0.1144) printpiece=[PMADDWD,  ,  A, ,,  ,  B]
Pattern id=1144 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F5:XX:XX)

Line ia.sinc:6882 :PMADDWD       XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF5; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = pmaddwd(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:6882(id0.1147) printpiece=[PMADDWD,  ,  A, ,,  ,  B]
Pattern id=1147 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F5:[11xx]X:XX)

Line ia.sinc:6881 :PMADDWD       XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF5; XmmReg ... & m128 { XmmReg = pmaddwd(XmmReg, m128); }
1: Constructor line ia.sinc:6881(id0.1146) printpiece=[PMADDWD,  ,  A, ,,  ,  B]
Pattern id=1146 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F5:XX:XX)

Line ia.sinc:7171 :PSADBW         mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF6; mmxmod = 3 & mmxreg1 & mmxreg2 { mmxreg1 = psadbw(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:7171(id0.1191) printpiece=[PSADBW,  ,  A, ,,  ,  B]
Pattern id=1191 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F6:[11xx]X:XX)

Line ia.sinc:7170 :PSADBW         mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF6; mmxreg ... & m64 { mmxreg = psadbw(mmxreg, m64); }
1: Constructor line ia.sinc:7170(id0.1190) printpiece=[PSADBW,  ,  A, ,,  ,  B]
Pattern id=1190 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F6:XX:XX)

Line ia.sinc:7173 :PSADBW         XmmReg1, XmmReg2 is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF6; xmmmod = 3 & XmmReg1 & XmmReg2 { XmmReg1 = psadbw(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:7173(id0.1193) printpiece=[PSADBW,  ,  A, ,,  ,  B]
Pattern id=1193 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F6:[11xx]X:XX)

Line ia.sinc:7172 :PSADBW         XmmReg, m128     is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF6; XmmReg ... & m128 { XmmReg = psadbw(XmmReg, m128); }
1: Constructor line ia.sinc:7172(id0.1192) printpiece=[PSADBW,  ,  A, ,,  ,  B]
Pattern id=1192 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F6:XX:XX)

Line ia.sinc:8823 :MASKMOVQ            mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF7; mmxmod = 3 & mmxreg1 & mmxreg2		{ mmxreg1 = MaskedMoveQWord(mmxreg1, mmxreg2); }
0: Constructor line ia.sinc:8823(id0.1548) printpiece=[MASKMOVQ,  ,  A, ,,  ,  B]
Pattern id=1548 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F7:[11xx]X:XX)

Line ia.sinc:5581 :MASKMOVDQU        XmmReg1, XmmReg2   is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xF7; XmmReg1 & XmmReg2		{ XmmReg1 = maskmovdqu(XmmReg1, XmmReg2); }
0: Constructor line ia.sinc:5581(id0.911) printpiece=[MASKMOVDQU,  ,  A, ,,  ,  B]
Pattern id=911 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F7:XX:XX)

Line ia.sinc:7553 :PSUBB           mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF8; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] =  mmxreg1[0,8] -  mmxreg2[0,8];
    mmxreg1[16,8] = mmxreg1[16,8] - mmxreg2[16,8];
    mmxreg1[24,8] = mmxreg1[24,8] - mmxreg2[24,8];
    mmxreg1[32,8] = mmxreg1[32,8] - mmxreg2[32,8];
    mmxreg1[40,8] = mmxreg1[40,8] - mmxreg2[40,8];
    mmxreg1[48,8] = mmxreg1[48,8] - mmxreg2[48,8];
    mmxreg1[56,8] = mmxreg1[56,8] - mmxreg2[56,8];
}
0: Constructor line ia.sinc:7553(id0.1269) printpiece=[PSUBB,  ,  A, ,,  ,  B]
Pattern id=1269 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F8:[11xx]X:XX)

Line ia.sinc:7540 :PSUBB           mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF8; mmxreg ... & m64 ...
{
    local m:8 = m64;
    mmxreg[0,8]  = mmxreg[0,8]  - m[0,8];
    mmxreg[8,8]  = mmxreg[8,8]  - m[8,8];
    mmxreg[16,8] = mmxreg[16,8] - m[16,8];
    mmxreg[24,8] = mmxreg[24,8] - m[24,8];
    mmxreg[32,8] = mmxreg[32,8] - m[32,8];
    mmxreg[40,8] = mmxreg[40,8] - m[40,8];
    mmxreg[48,8] = mmxreg[48,8] - m[48,8];
    mmxreg[56,8] = mmxreg[56,8] - m[56,8];
}
1: Constructor line ia.sinc:7540(id0.1268) printpiece=[PSUBB,  ,  A, ,,  ,  B]
Pattern id=1268 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F8:XX:XX)

Line ia.sinc:7630 :PSUBB           XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF8; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8]   = XmmReg1[0,8]   - XmmReg2[0,8];
    XmmReg1[8,8]   = XmmReg1[8,8]   - XmmReg2[8,8];
    XmmReg1[16,8]  = XmmReg1[16,8]  - XmmReg2[16,8];
    XmmReg1[24,8]  = XmmReg1[24,8]  - XmmReg2[24,8];
    XmmReg1[32,8]  = XmmReg1[32,8]  - XmmReg2[32,8];
    XmmReg1[40,8]  = XmmReg1[40,8]  - XmmReg2[40,8];
    XmmReg1[48,8]  = XmmReg1[48,8]  - XmmReg2[48,8];
    XmmReg1[56,8]  = XmmReg1[56,8]  - XmmReg2[56,8];
    XmmReg1[64,8]  = XmmReg1[64,8]  - XmmReg2[64,8];
    XmmReg1[72,8]  = XmmReg1[72,8]  - XmmReg2[72,8];
    XmmReg1[80,8]  = XmmReg1[80,8]  - XmmReg2[80,8];
    XmmReg1[88,8]  = XmmReg1[88,8]  - XmmReg2[88,8];
    XmmReg1[96,8]  = XmmReg1[96,8]  - XmmReg2[96,8];
    XmmReg1[104,8] = XmmReg1[104,8] - XmmReg2[104,8];
    XmmReg1[112,8] = XmmReg1[112,8] - XmmReg2[112,8];
    XmmReg1[120,8] = XmmReg1[120,8] - XmmReg2[120,8];
}
0: Constructor line ia.sinc:7630(id0.1279) printpiece=[PSUBB,  ,  A, ,,  ,  B]
Pattern id=1279 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F8:[11xx]X:XX)

Line ia.sinc:7609 :PSUBB           XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF8; XmmReg ... & m128 ...
{
    local m:16 = m128;
    XmmReg[0,8]   = XmmReg[0,8]   - m[0,8];
    XmmReg[8,8]   = XmmReg[8,8]   - m[8,8];
    XmmReg[16,8]  = XmmReg[16,8]  - m[16,8];
    XmmReg[24,8]  = XmmReg[24,8]  - m[24,8];
    XmmReg[32,8]  = XmmReg[32,8]  - m[32,8];
    XmmReg[40,8]  = XmmReg[40,8]  - m[40,8];
    XmmReg[48,8]  = XmmReg[48,8]  - m[48,8];
    XmmReg[56,8]  = XmmReg[56,8]  - m[56,8];
    XmmReg[64,8]  = XmmReg[64,8]  - m[64,8];
    XmmReg[72,8]  = XmmReg[72,8]  - m[72,8];
    XmmReg[80,8]  = XmmReg[80,8]  - m[80,8];
    XmmReg[88,8]  = XmmReg[88,8]  - m[88,8];
    XmmReg[96,8]  = XmmReg[96,8]  - m[96,8];
    XmmReg[104,8] = XmmReg[104,8] - m[104,8];
    XmmReg[112,8] = XmmReg[112,8] - m[112,8];
    XmmReg[120,8] = XmmReg[120,8] - m[120,8];
}
1: Constructor line ia.sinc:7609(id0.1278) printpiece=[PSUBB,  ,  A, ,,  ,  B]
Pattern id=1278 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F8:XX:XX)

Line ia.sinc:7573 :PSUBW           mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF9; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = mmxreg1[0,16] - mmxreg2[0,16];
    mmxreg1[16,16] = mmxreg1[16,16] - mmxreg2[16,16];
    mmxreg1[32,16] = mmxreg1[32,16] - mmxreg2[32,16];
    mmxreg1[48,16] = mmxreg1[48,16] - mmxreg2[48,16];
}
0: Constructor line ia.sinc:7573(id0.1271) printpiece=[PSUBW,  ,  A, ,,  ,  B]
Pattern id=1271 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F9:[11xx]X:XX)

Line ia.sinc:7564 :PSUBW           mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xF9; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = mmxreg[0,16] - m[0,16];
    mmxreg[16,16] = mmxreg[16,16] - m[16,16];
    mmxreg[32,16] = mmxreg[32,16] - m[32,16];
    mmxreg[48,16] = mmxreg[48,16] - m[48,16];
}
1: Constructor line ia.sinc:7564(id0.1270) printpiece=[PSUBW,  ,  A, ,,  ,  B]
Pattern id=1270 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:F9:XX:XX)

Line ia.sinc:7663 :PSUBW           XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF9; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = XmmReg1[0,16] - XmmReg2[0,16];
    XmmReg1[16,16] = XmmReg1[16,16] - XmmReg2[16,16];
    XmmReg1[32,16] = XmmReg1[32,16] - XmmReg2[32,16];
    XmmReg1[48,16] = XmmReg1[48,16] - XmmReg2[48,16];
    XmmReg1[64,16] = XmmReg1[64,16] - XmmReg2[64,16];
    XmmReg1[80,16] = XmmReg1[80,16] - XmmReg2[80,16];
    XmmReg1[96,16] = XmmReg1[96,16] - XmmReg2[96,16];
    XmmReg1[112,16] = XmmReg1[112,16] - XmmReg2[112,16];
}
0: Constructor line ia.sinc:7663(id0.1281) printpiece=[PSUBW,  ,  A, ,,  ,  B]
Pattern id=1281 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F9:[11xx]X:XX)

Line ia.sinc:7650 :PSUBW           XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xF9; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = XmmReg[0,16] - m[0,16];
    XmmReg[16,16] = XmmReg[16,16] - m[16,16];
    XmmReg[32,16] = XmmReg[32,16] - m[32,16];
    XmmReg[48,16] = XmmReg[48,16] - m[48,16];
    XmmReg[64,16] = XmmReg[64,16] - m[64,16];
    XmmReg[80,16] = XmmReg[80,16] - m[80,16];
    XmmReg[96,16] = XmmReg[96,16] - m[96,16];
    XmmReg[112,16] = XmmReg[112,16] - m[112,16];
}
1: Constructor line ia.sinc:7650(id0.1280) printpiece=[PSUBW,  ,  B, ,,  ,  A]
Pattern id=1280 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:F9:XX:XX)

Line ia.sinc:7588 :PSUBD           mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFA; mmxmod = 3 & mmxreg1 & mmxreg2
{
	mmxreg1[0,32] = mmxreg1[0,32] - mmxreg2[0,32];
	mmxreg1[32,32] = mmxreg1[32,32] - mmxreg2[32,32];
}
0: Constructor line ia.sinc:7588(id0.1273) printpiece=[PSUBD,  ,  A, ,,  ,  B]
Pattern id=1273 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FA:[11xx]X:XX)

Line ia.sinc:7581 :PSUBD           mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFA; mmxreg ... & m64 ...
{
	local m:8 = m64;
	mmxreg[0,32] = mmxreg[0,32] - m[0,32];
	mmxreg[32,32] = mmxreg[32,32] - m[32,32];
}
1: Constructor line ia.sinc:7581(id0.1272) printpiece=[PSUBD,  ,  A, ,,  ,  B]
Pattern id=1272 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FA:XX:XX)

Line ia.sinc:7684 :PSUBD           XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFA; xmmmod = 3 & XmmReg1 & XmmReg2
{
  XmmReg1[0,32] = XmmReg1[0,32] - XmmReg2[0,32];
  XmmReg1[32,32] = XmmReg1[32,32] - XmmReg2[32,32];
  XmmReg1[64,32] = XmmReg1[64,32] - XmmReg2[64,32];
  XmmReg1[96,32] = XmmReg1[96,32] - XmmReg2[96,32];
}
0: Constructor line ia.sinc:7684(id0.1283) printpiece=[PSUBD,  ,  A, ,,  ,  B]
Pattern id=1283 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FA:[11xx]X:XX)

Line ia.sinc:7675 :PSUBD           XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFA; XmmReg ... & m128 ...
{
  local m:16 = m128;
  XmmReg[0,32] = XmmReg[0,32] - m[0,32];
  XmmReg[32,32] = XmmReg[32,32] - m[32,32];
  XmmReg[64,32] = XmmReg[64,32] - m[64,32];
  XmmReg[96,32] = XmmReg[96,32] - m[96,32];
}
1: Constructor line ia.sinc:7675(id0.1282) printpiece=[PSUBD,  ,  A, ,,  ,  B]
Pattern id=1282 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FA:XX:XX)

Line ia.sinc:7595 :PSUBQ           mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFB; mmxmod = 3 & mmxreg1 & mmxreg2		{ mmxreg1 = mmxreg1 - mmxreg2; }
0: Constructor line ia.sinc:7595(id0.1275) printpiece=[PSUBQ,  ,  A, ,,  ,  B]
Pattern id=1275 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FB:[11xx]X:XX)

Line ia.sinc:7594 :PSUBQ           mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFB; mmxreg ... & m64 ...			{ mmxreg = mmxreg - m64; }
1: Constructor line ia.sinc:7594(id0.1274) printpiece=[PSUBQ,  ,  A, ,,  ,  B]
Pattern id=1274 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FB:XX:XX)

Line ia.sinc:7603 :PSUBQ           XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFB; xmmmod = 3 & XmmReg1 & XmmReg2
{
	XmmReg1[0,64] = XmmReg1[0,64] - XmmReg2[0,64];
	XmmReg1[64,64] = XmmReg1[64,64] - XmmReg2[64,64];
}
0: Constructor line ia.sinc:7603(id0.1277) printpiece=[PSUBQ,  ,  A, ,,  ,  B]
Pattern id=1277 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FB:[11xx]X:XX)

Line ia.sinc:7596 :PSUBQ           XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFB; XmmReg ... & m128 ...
{
	local m:16 = m128;
	XmmReg[0,64] = XmmReg[0,64] - m[0,64];
	XmmReg[64,64] = XmmReg[64,64] - m[64,64];
}
1: Constructor line ia.sinc:7596(id0.1276) printpiece=[PSUBQ,  ,  A, ,,  ,  B]
Pattern id=1276 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FB:XX:XX)

Line ia.sinc:6185 :PADDB          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFC; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,8] = mmxreg1[0,8] + mmxreg2[0,8];
    mmxreg1[8,8] = mmxreg1[8,8] + mmxreg2[8,8];
    mmxreg1[16,8] = mmxreg1[16,8] + mmxreg2[16,8];
    mmxreg1[24,8] = mmxreg1[24,8] + mmxreg2[24,8];
    mmxreg1[32,8] = mmxreg1[32,8] + mmxreg2[32,8];
    mmxreg1[40,8] = mmxreg1[40,8] + mmxreg2[40,8];
    mmxreg1[48,8] = mmxreg1[48,8] + mmxreg2[48,8];
    mmxreg1[56,8] = mmxreg1[56,8] + mmxreg2[56,8];
}
0: Constructor line ia.sinc:6185(id0.1033) printpiece=[PADDB,  ,  A, ,,  ,  B]
Pattern id=1033 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FC:[11xx]X:XX)

Line ia.sinc:6172 :PADDB          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFC; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,8] = mmxreg[0,8] + m[0,8];
    mmxreg[8,8] = mmxreg[8,8] + m[8,8];
    mmxreg[16,8] = mmxreg[16,8] + m[16,8];
    mmxreg[24,8] = mmxreg[24,8] + m[24,8];
    mmxreg[32,8] = mmxreg[32,8] + m[32,8];
    mmxreg[40,8] = mmxreg[40,8] + m[40,8];
    mmxreg[48,8] = mmxreg[48,8] + m[48,8];
    mmxreg[56,8] = mmxreg[56,8] + m[56,8];
}
1: Constructor line ia.sinc:6172(id0.1032) printpiece=[PADDB,  ,  A, ,,  ,  B]
Pattern id=1032 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FC:XX:XX)

Line ia.sinc:6270 :PADDB  XmmReg1, XmmReg2  is vexMode=0 & $(PRE_66) & byte=0x0F; byte=0xFC; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,8] = XmmReg1[0,8] + XmmReg2[0,8];
    XmmReg1[8,8] = XmmReg1[8,8] + XmmReg2[8,8];
    XmmReg1[16,8] = XmmReg1[16,8] + XmmReg2[16,8];
    XmmReg1[24,8] = XmmReg1[24,8] + XmmReg2[24,8];
    XmmReg1[32,8] = XmmReg1[32,8] + XmmReg2[32,8];
    XmmReg1[40,8] = XmmReg1[40,8] + XmmReg2[40,8];
    XmmReg1[48,8] = XmmReg1[48,8] + XmmReg2[48,8];
    XmmReg1[56,8] = XmmReg1[56,8] + XmmReg2[56,8];
    XmmReg1[64,8] = XmmReg1[64,8] + XmmReg2[64,8];
    XmmReg1[72,8] = XmmReg1[72,8] + XmmReg2[72,8];
    XmmReg1[80,8] = XmmReg1[80,8] + XmmReg2[80,8];
    XmmReg1[88,8] = XmmReg1[88,8] + XmmReg2[88,8];
    XmmReg1[96,8] = XmmReg1[96,8] + XmmReg2[96,8];
    XmmReg1[104,8] = XmmReg1[104,8] + XmmReg2[104,8];
    XmmReg1[112,8] = XmmReg1[112,8] + XmmReg2[112,8];
    XmmReg1[120,8] = XmmReg1[120,8] + XmmReg2[120,8];
}
0: Constructor line ia.sinc:6270(id0.1039) printpiece=[PADDB,  ,  A, ,,  ,  B]
Pattern id=1039 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FC:[11xx]X:XX)

Line ia.sinc:6227 :PADDB          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFC; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,8] = XmmReg[0,8] + m[0,8];
    XmmReg[8,8] = XmmReg[8,8] + m[8,8];
    XmmReg[16,8] = XmmReg[16,8] + m[16,8];
    XmmReg[24,8] = XmmReg[24,8] + m[24,8];
    XmmReg[32,8] = XmmReg[32,8] + m[32,8];
    XmmReg[40,8] = XmmReg[40,8] + m[40,8];
    XmmReg[48,8] = XmmReg[48,8] + m[48,8];
    XmmReg[56,8] = XmmReg[56,8] + m[56,8];
    XmmReg[64,8] = XmmReg[64,8] + m[64,8];
    XmmReg[72,8] = XmmReg[72,8] + m[72,8];
    XmmReg[80,8] = XmmReg[80,8] + m[80,8];
    XmmReg[88,8] = XmmReg[88,8] + m[88,8];
    XmmReg[96,8] = XmmReg[96,8] + m[96,8];
    XmmReg[104,8] = XmmReg[104,8] + m[104,8];
    XmmReg[112,8] = XmmReg[112,8] + m[112,8];
    XmmReg[120,8] = XmmReg[120,8] + m[120,8];
}
1: Constructor line ia.sinc:6227(id0.1038) printpiece=[PADDB,  ,  B, ,,  ,  A]
Pattern id=1038 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FC:XX:XX)

Line ia.sinc:6206 :PADDW          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFD; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,16] = mmxreg1[0,16] + mmxreg2[0,16];
    mmxreg1[16,16] = mmxreg1[16,16] + mmxreg2[16,16];
    mmxreg1[32,16] = mmxreg1[32,16] + mmxreg2[32,16];
    mmxreg1[48,16] = mmxreg1[48,16] + mmxreg2[48,16];
}
0: Constructor line ia.sinc:6206(id0.1035) printpiece=[PADDW,  ,  A, ,,  ,  B]
Pattern id=1035 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FD:[11xx]X:XX)

Line ia.sinc:6197 :PADDW          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFD; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,16] = mmxreg[0,16] + m[0,16];
    mmxreg[16,16] = mmxreg[16,16] + m[16,16];
    mmxreg[32,16] = mmxreg[32,16] + m[32,16];
    mmxreg[48,16] = mmxreg[48,16] + m[48,16];
}
1: Constructor line ia.sinc:6197(id0.1034) printpiece=[PADDW,  ,  A, ,,  ,  B]
Pattern id=1034 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FD:XX:XX)

Line ia.sinc:6303 :PADDW          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFD; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,16] = XmmReg1[0,16] + XmmReg2[0,16];
    XmmReg1[16,16] = XmmReg1[16,16] + XmmReg2[16,16];
    XmmReg1[32,16] = XmmReg1[32,16] + XmmReg2[32,16];
    XmmReg1[48,16] = XmmReg1[48,16] + XmmReg2[48,16];
    XmmReg1[64,16] = XmmReg1[64,16] + XmmReg2[64,16];
    XmmReg1[80,16] = XmmReg1[80,16] + XmmReg2[80,16];
    XmmReg1[96,16] = XmmReg1[96,16] + XmmReg2[96,16];
    XmmReg1[112,16] = XmmReg1[112,16] + XmmReg2[112,16];
}
0: Constructor line ia.sinc:6303(id0.1041) printpiece=[PADDW,  ,  A, ,,  ,  B]
Pattern id=1041 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FD:[11xx]X:XX)

Line ia.sinc:6290 :PADDW          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFD; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,16] = XmmReg[0,16] + m[0,16];
    XmmReg[16,16] = XmmReg[16,16] + m[16,16];
    XmmReg[32,16] = XmmReg[32,16] + m[32,16];
    XmmReg[48,16] = XmmReg[48,16] + m[48,16];
    XmmReg[64,16] = XmmReg[64,16] + m[64,16];
    XmmReg[80,16] = XmmReg[80,16] + m[80,16];
    XmmReg[96,16] = XmmReg[96,16] + m[96,16];
    XmmReg[112,16] = XmmReg[112,16] + m[112,16];
}
1: Constructor line ia.sinc:6290(id0.1040) printpiece=[PADDW,  ,  B, ,,  ,  A]
Pattern id=1040 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FD:XX:XX)

Line ia.sinc:6221 :PADDD          mmxreg1, mmxreg2 is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFE; mmxmod = 3 & mmxreg1 & mmxreg2
{
    mmxreg1[0,32] = mmxreg1[0,32] + mmxreg2[0,32];
    mmxreg1[32,32] = mmxreg1[32,32] + mmxreg2[32,32];
}
0: Constructor line ia.sinc:6221(id0.1037) printpiece=[PADDD,  ,  A, ,,  ,  B]
Pattern id=1037 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FE:[11xx]X:XX)

Line ia.sinc:6214 :PADDD          mmxreg, m64      is vexMode=0 &  mandover=0 & byte=0x0F; byte=0xFE; mmxreg ... & m64
{
    local m:8 = m64;
    mmxreg[0,32] = mmxreg[0,32] + m[0,32];
    mmxreg[32,32] = mmxreg[32,32] + m[32,32];
}
1: Constructor line ia.sinc:6214(id0.1036) printpiece=[PADDD,  ,  A, ,,  ,  B]
Pattern id=1036 pattern=cmb:(ctx:SS:X[000x]:X[0xxx]:XX:XX,ins:0F:FE:XX:XX)

Line ia.sinc:6324 :PADDD          XmmReg1, XmmReg2  is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFE; xmmmod = 3 & XmmReg1 & XmmReg2
{
    XmmReg1[0,32] = XmmReg1[0,32] + XmmReg2[0,32];
    XmmReg1[32,32] = XmmReg1[32,32] + XmmReg2[32,32];
    XmmReg1[64,32] = XmmReg1[64,32] + XmmReg2[64,32];
    XmmReg1[96,32] = XmmReg1[96,32] + XmmReg2[96,32];
}
0: Constructor line ia.sinc:6324(id0.1043) printpiece=[PADDD,  ,  A, ,,  ,  B]
Pattern id=1043 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FE:[11xx]X:XX)

Line ia.sinc:6315 :PADDD          XmmReg, m128      is vexMode=0 &  $(PRE_66) & byte=0x0F; byte=0xFE; m128 & XmmReg ...
{
    local m:16 = m128;
    XmmReg[0,32] = XmmReg[0,32] + m[0,32];
    XmmReg[32,32] = XmmReg[32,32] + m[32,32];
    XmmReg[64,32] = XmmReg[64,32] + m[64,32];
    XmmReg[96,32] = XmmReg[96,32] + m[96,32];
}
1: Constructor line ia.sinc:6315(id0.1042) printpiece=[PADDD,  ,  B, ,,  ,  A]
Pattern id=1042 pattern=cmb:(ctx:SS:X[xx1x]:X[0xxx]:XX:XX,ins:0F:FE:XX:XX)

Line ia.sinc:3854 :UD0  Reg32, rm32 is vexMode=0 & byte=0x0f; byte=0xff; rm32 & Reg32 ...           { invalidInstructionException(); goto inst_start; }
0: Constructor line ia.sinc:3854(id0.597) printpiece=[UD0,  ,  B, ,,  ,  A]
Pattern id=597 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:0F:FF:XX:XX)

Line avx.sinc:3291 :VTESTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; XmmReg1 ... & XmmReg2_m128
{
	vtestpd_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3291(id0.1901) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1901 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:1773 :VPALIGNR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x0F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpalignr_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1773(id0.1723) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1723 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line avx.sinc:3298 :VTESTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x0F; YmmReg1 ... & YmmReg2_m256
{
	vtestpd_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:3298(id0.1902) printpiece=[VTESTPD,  ,  A, ,,  ,  B]
Pattern id=1902 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:0F:XX:XX:XX)

Line avx2.sinc:143 :VPALIGNR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x0F; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpalignr_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:143(id0.1942) printpiece=[VPALIGNR,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1942 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:0F:XX:XX:XX)

Line ia.sinc:1661 :ADC rm8,Reg8      is vexMode=0 & byte=0x10; rm8 & Reg8 ...                 { addCarryFlags( rm8, Reg8 ); resultflags( rm8 ); }
0: Constructor line ia.sinc:1661(id0.32) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=32 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:10:XX:XX:XX)

Line avx_manual.sinc:74 :VMOVUPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x10; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = XmmReg2_m128;
	YmmReg1[0,128] = tmp;
	YmmReg1[128,64] = 0;
	YmmReg1[192,64] = 0;
}
0: Constructor line avx_manual.sinc:74(id0.1918) printpiece=[VMOVUPS,  ,  B, ,,  ,  D]
Pattern id=1918 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:10:XX:XX:XX)

Line avx_manual.sinc:97 :VMOVUPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x10; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = YmmReg2_m256;
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx_manual.sinc:97(id0.1921) printpiece=[VMOVUPS,  ,  B, ,,  ,  C]
Pattern id=1921 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:10:XX:XX:XX)

Line avx.sinc:1505 :VMOVUPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x10; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovupd_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1505(id0.1693) printpiece=[VMOVUPD,  ,  B, ,,  ,  D]
Pattern id=1693 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:10:XX:XX:XX)

Line avx.sinc:1520 :VMOVUPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x10; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovupd_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1520(id0.1695) printpiece=[VMOVUPD,  ,  B, ,,  ,  C]
Pattern id=1695 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:10:XX:XX:XX)

Line avx.sinc:1474 :VMOVSS XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x10; (XmmReg1 & YmmReg1) & (mod=0x3 & XmmReg2)
{
	local tmp:16 = vmovss_avx( vexVVVV_XmmReg, XmmReg2 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1474(id0.1689) printpiece=[VMOVSS,  ,  D, ,,  ,  C, ,,  ,  F]
Pattern id=1689 pattern=cmb:(ctx:SS:X[010x]:X[1xxx]:[xx00][001x]:XX,ins:10:[11xx]X:XX:XX)

Line avx.sinc:1482 :VMOVSS XmmReg1, m32 is $(VEX_NONE) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x10; (XmmReg1 & YmmReg1) ... & m32
{
	local tmp:16 = vmovss_avx( m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1482(id0.1690) printpiece=[VMOVSS,  ,  C, ,,  ,  E]
Pattern id=1690 pattern=cmb:(ctx:SS:X[010x]:X[1x00]:0[001x]:XX,ins:10:XX:XX:XX)

Line avx_manual.sinc:38 :VMOVSD XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x10; XmmReg1 & YmmReg1 & (mod=0x3 & XmmReg2)
{
	local tmpa:8 = XmmReg2[0,64];
	local tmpb:8 = vexVVVV_XmmReg[64,64];
	YmmReg1 = 0;
	XmmReg1[0,64] = tmpa;
	XmmReg1[64,64] = tmpb;
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx_manual.sinc:38(id0.1914) printpiece=[VMOVSD,  ,  D, ,,  ,  C, ,,  ,  F]
Pattern id=1914 pattern=cmb:(ctx:SS:X[100x]:X[1xxx]:[xx00][001x]:XX,ins:10:[11xx]X:XX:XX)

Line avx_manual.sinc:49 :VMOVSD XmmReg1, m64 is $(VEX_NONE) & $(VEX_LIG) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x10; (XmmReg1 & YmmReg1) ... & m64
{
	YmmReg1[0,64] = m64;
	YmmReg1[64,64] = 0;
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx_manual.sinc:49(id0.1915) printpiece=[VMOVSD,  ,  C, ,,  ,  E]
Pattern id=1915 pattern=cmb:(ctx:SS:X[100x]:X[1x00]:0[001x]:XX,ins:10:XX:XX:XX)

Line ia.sinc:1662 :ADC rm16,Reg16    is vexMode=0 & opsize=0 & byte=0x11; rm16 & Reg16 ...    { addCarryFlags( rm16, Reg16 ); resultflags( rm16 ); }
0: Constructor line ia.sinc:1662(id0.33) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=33 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:11:XX:XX:XX)

Line ia.sinc:1663 :ADC rm32,Reg32    is vexMode=0 & opsize=1 & byte=0x11; rm32 & check_rm32_dest ... & Reg32 ...    { addCarryFlags( rm32, Reg32 ); build check_rm32_dest; resultflags( rm32 ); }
0: Constructor line ia.sinc:1663(id0.34) printpiece=[ADC,  ,  A, ,,  C]
Pattern id=34 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:11:XX:XX:XX)

Line avx_manual.sinc:84 :VMOVUPS XmmReg2, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x11; XmmReg1 & (mod = 3 & XmmReg2 & YmmReg2) 
{
	XmmReg2 = XmmReg1;
	YmmReg2 = zext(XmmReg2);
}
0: Constructor line avx_manual.sinc:84(id0.1919) printpiece=[VMOVUPS,  ,  C, ,,  ,  B]
Pattern id=1919 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:11:[11xx]X:XX:XX)

Line avx_manual.sinc:91 :VMOVUPS m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x11; XmmReg1 ... & m128
{
	m128 = XmmReg1;
}
1: Constructor line avx_manual.sinc:91(id0.1920) printpiece=[VMOVUPS,  ,  C, ,,  ,  B]
Pattern id=1920 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:11:XX:XX:XX)

Line avx_manual.sinc:105 :VMOVUPS YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x11; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = YmmReg1;
}
0: Constructor line avx_manual.sinc:105(id0.1922) printpiece=[VMOVUPS,  ,  C, ,,  ,  B]
Pattern id=1922 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:11:XX:XX:XX)

Line avx.sinc:1513 :VMOVUPD XmmReg2_m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x11; XmmReg1 ... & XmmReg2_m128
{
	XmmReg2_m128 = vmovupd_avx( XmmReg1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1513(id0.1694) printpiece=[VMOVUPD,  ,  C, ,,  ,  B]
Pattern id=1694 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:11:XX:XX:XX)

Line avx.sinc:1527 :VMOVUPD YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x11; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = vmovupd_avx( YmmReg1 );
	# TODO ZmmReg2 = zext(YmmReg2)
}
0: Constructor line avx.sinc:1527(id0.1696) printpiece=[VMOVUPD,  ,  C, ,,  ,  B]
Pattern id=1696 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:11:XX:XX:XX)

Line avx.sinc:1490 :VMOVSS XmmReg2, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x11; XmmReg1 & (mod=0x3 & (XmmReg2 & YmmReg2))
{
	local tmp:16 = vmovss_avx( vexVVVV_XmmReg, XmmReg1 );
	YmmReg2 = zext(tmp);
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1490(id0.1691) printpiece=[VMOVSS,  ,  E, ,,  ,  C, ,,  ,  D]
Pattern id=1691 pattern=cmb:(ctx:SS:X[010x]:X[1xxx]:[xx00][001x]:XX,ins:11:[11xx]X:XX:XX)

Line avx.sinc:1498 :VMOVSS m32, XmmReg1 is $(VEX_NONE) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x11; XmmReg1 ... & m32
{
	m32 = vmovss_avx( XmmReg1 );
}
1: Constructor line avx.sinc:1498(id0.1692) printpiece=[VMOVSS,  ,  D, ,,  ,  C]
Pattern id=1692 pattern=cmb:(ctx:SS:X[010x]:X[1x00]:0[001x]:XX,ins:11:XX:XX:XX)

Line avx_manual.sinc:57 :VMOVSD XmmReg2, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x11; XmmReg1 & (mod=0x3 & (XmmReg2 & YmmReg2))
{
	local tmpa:8 = XmmReg1[0,64];
	local tmpb:8 = vexVVVV_XmmReg[64,64];
	YmmReg2 = 0;
	XmmReg2[0,64] = tmpa;
	XmmReg2[64,64] = tmpb;
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx_manual.sinc:57(id0.1916) printpiece=[VMOVSD,  ,  E, ,,  ,  C, ,,  ,  D]
Pattern id=1916 pattern=cmb:(ctx:SS:X[100x]:X[1xxx]:[xx00][001x]:XX,ins:11:[11xx]X:XX:XX)

Line avx_manual.sinc:68 :VMOVSD m64, XmmReg1 is $(VEX_NONE) & $(VEX_LIG) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x11; XmmReg1 ... & m64
{
	m64 = XmmReg1[0,64];
}
1: Constructor line avx_manual.sinc:68(id0.1917) printpiece=[VMOVSD,  ,  D, ,,  ,  C]
Pattern id=1917 pattern=cmb:(ctx:SS:X[100x]:X[1x00]:0[001x]:XX,ins:11:XX:XX:XX)

Line ia.sinc:1667 :ADC Reg8,rm8      is vexMode=0 & byte=0x12; rm8 & Reg8 ...                 { addCarryFlags( Reg8, rm8 ); resultflags( Reg8 ); }
0: Constructor line ia.sinc:1667(id0.35) printpiece=[ADC,  ,  B, ,,  A]
Pattern id=35 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:12:XX:XX:XX)

Line avx.sinc:1259 :VMOVHLPS XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x12; (XmmReg1 & YmmReg1) & (mod=0x3 & XmmReg2)
{
	local tmp:16 = vmovhlps_avx( vexVVVV_XmmReg, XmmReg2 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1259(id0.1662) printpiece=[VMOVHLPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1662 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:12:[11xx]X:XX:XX)

Line avx.sinc:1322 :VMOVLPS XmmReg1, vexVVVV_XmmReg, m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x12; (XmmReg1 & YmmReg1) ... & m64
{
	local tmp:16 = vmovlps_avx( vexVVVV_XmmReg, m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1322(id0.1670) printpiece=[VMOVLPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1670 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:12:XX:XX:XX)

Line avx.sinc:1307 :VMOVLPD XmmReg1, vexVVVV_XmmReg, m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x12; (XmmReg1 & YmmReg1) ... & m64
{
	local tmp:16 = vmovlpd_avx( vexVVVV_XmmReg, m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1307(id0.1668) printpiece=[VMOVLPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1668 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:12:XX:XX:XX)

Line avx.sinc:1458 :VMOVSLDUP XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x12; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovsldup_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1458(id0.1687) printpiece=[VMOVSLDUP,  ,  B, ,,  ,  D]
Pattern id=1687 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:12:XX:XX:XX)

Line avx.sinc:1466 :VMOVSLDUP YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x12; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovsldup_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1466(id0.1688) printpiece=[VMOVSLDUP,  ,  B, ,,  ,  C]
Pattern id=1688 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:12:XX:XX:XX)

Line avx.sinc:1213 :VMOVDDUP XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x12; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vmovddup_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1213(id0.1656) printpiece=[VMOVDDUP,  ,  B, ,,  ,  D]
Pattern id=1656 pattern=cmb:(ctx:SS:X[100x]:X8:0[001x]:XX,ins:12:XX:XX:XX)

Line avx.sinc:1221 :VMOVDDUP YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x12; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovddup_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1221(id0.1657) printpiece=[VMOVDDUP,  ,  B, ,,  ,  C]
Pattern id=1657 pattern=cmb:(ctx:SS:X[100x]:XC:0[001x]:XX,ins:12:XX:XX:XX)

Line ia.sinc:1668 :ADC Reg16,rm16    is vexMode=0 & opsize=0 & byte=0x13; rm16 & Reg16 ...    { addCarryFlags( Reg16, rm16 ); resultflags( Reg16 ); }
0: Constructor line ia.sinc:1668(id0.36) printpiece=[ADC,  ,  B, ,,  A]
Pattern id=36 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:13:XX:XX:XX)

Line avx.sinc:647 :VCVTPH2PS XmmReg1, XmmReg2_m64 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
        local tmp:16 = vcvtph2ps_f16c( XmmReg2_m64 );
        YmmReg1 = zext(tmp);
        # TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:647(id0.1595) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  C]
Pattern id=1595 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line ia.sinc:1668 :ADC Reg16,rm16    is vexMode=0 & opsize=0 & byte=0x13; rm16 & Reg16 ...    { addCarryFlags( Reg16, rm16 ); resultflags( Reg16 ); }
0: Constructor line ia.sinc:1668(id0.36) printpiece=[ADC,  ,  B, ,,  A]
Pattern id=36 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:13:XX:XX:XX)

Line avx.sinc:655 :VCVTPH2PS YmmReg1, XmmReg2_m128 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; YmmReg1 ... & XmmReg2_m128
{
        YmmReg1 = vcvtph2ps_f16c( XmmReg2_m128 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:655(id0.1596) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  B]
Pattern id=1596 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line ia.sinc:1669 :ADC Reg32,rm32    is vexMode=0 & opsize=1 & byte=0x13; rm32 & Reg32 ... & check_Reg32_dest ...   { addCarryFlags( Reg32, rm32 ); build check_Reg32_dest; resultflags( Reg32 ); }
0: Constructor line ia.sinc:1669(id0.37) printpiece=[ADC,  ,  B, ,,  A]
Pattern id=37 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:13:XX:XX:XX)

Line avx.sinc:647 :VCVTPH2PS XmmReg1, XmmReg2_m64 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
        local tmp:16 = vcvtph2ps_f16c( XmmReg2_m64 );
        YmmReg1 = zext(tmp);
        # TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:647(id0.1595) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  C]
Pattern id=1595 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line ia.sinc:1669 :ADC Reg32,rm32    is vexMode=0 & opsize=1 & byte=0x13; rm32 & Reg32 ... & check_Reg32_dest ...   { addCarryFlags( Reg32, rm32 ); build check_Reg32_dest; resultflags( Reg32 ); }
0: Constructor line ia.sinc:1669(id0.37) printpiece=[ADC,  ,  B, ,,  A]
Pattern id=37 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:13:XX:XX:XX)

Line avx.sinc:655 :VCVTPH2PS YmmReg1, XmmReg2_m128 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; YmmReg1 ... & XmmReg2_m128
{
        YmmReg1 = vcvtph2ps_f16c( XmmReg2_m128 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:655(id0.1596) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  B]
Pattern id=1596 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line avx.sinc:1330 :VMOVLPS m64, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x13; XmmReg1 ... & m64
{
	m64 = vmovlps_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1330(id0.1671) printpiece=[VMOVLPS,  ,  C, ,,  ,  B]
Pattern id=1671 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:13:XX:XX:XX)

Line avx.sinc:1315 :VMOVLPD m64, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x13; XmmReg1 ... & m64
{
	m64 = vmovlpd_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1315(id0.1669) printpiece=[VMOVLPD,  ,  C, ,,  ,  B]
Pattern id=1669 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:13:XX:XX:XX)

Line avx.sinc:647 :VCVTPH2PS XmmReg1, XmmReg2_m64 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
        local tmp:16 = vcvtph2ps_f16c( XmmReg2_m64 );
        YmmReg1 = zext(tmp);
        # TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:647(id0.1595) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  C]
Pattern id=1595 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line avx.sinc:655 :VCVTPH2PS YmmReg1, XmmReg2_m128 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x13; YmmReg1 ... & XmmReg2_m128
{
        YmmReg1 = vcvtph2ps_f16c( XmmReg2_m128 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:655(id0.1596) printpiece=[VCVTPH2PS,  ,  A, ,,  ,  B]
Pattern id=1596 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:13:XX:XX:XX)

Line ia.sinc:1644 :ADC AL,imm8		is vexMode=0 & byte=0x14; AL & imm8						{ addCarryFlags( AL, imm8:1 ); resultflags( AL ); }
0: Constructor line ia.sinc:1644(id0.24) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=24 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:14:XX:XX:XX)

Line avx.sinc:3057 :VUNPCKLPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x14; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vunpcklps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3057(id0.1871) printpiece=[VUNPCKLPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1871 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:14:XX:XX:XX)

Line avx.sinc:3065 :VUNPCKLPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x14; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vunpcklps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3065(id0.1872) printpiece=[VUNPCKLPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1872 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:14:XX:XX:XX)

Line avx.sinc:3041 :VUNPCKLPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x14; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vunpcklpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3041(id0.1869) printpiece=[VUNPCKLPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1869 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:14:XX:XX:XX)

Line avx.sinc:1934 :VPEXTRB Reg32_m8, XmmReg1, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x14; XmmReg1 ... & Reg32_m8; imm8
{
	Reg32_m8 = vpextrb_avx( XmmReg1, imm8:1 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1934(id0.1741) printpiece=[VPEXTRB,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1741 pattern=cmb:(ctx:SS:X2:X8:0[011x]:XX,ins:14:XX:XX:XX)

Line avx.sinc:3049 :VUNPCKLPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x14; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vunpcklpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3049(id0.1870) printpiece=[VUNPCKLPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1870 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:14:XX:XX:XX)

Line ia.sinc:1645 :ADC AX,imm16		is vexMode=0 & opsize=0 & byte=0x15; AX & imm16			{ addCarryFlags( AX, imm16:2 ); resultflags( AX ); }
0: Constructor line ia.sinc:1645(id0.25) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=25 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:15:XX:XX:XX)

Line ia.sinc:1646 :ADC EAX,imm32		is vexMode=0 & opsize=1 & byte=0x15; EAX & check_EAX_dest & imm32 { addCarryFlags( EAX, imm32:4 ); build check_EAX_dest; resultflags( EAX ); }
0: Constructor line ia.sinc:1646(id0.26) printpiece=[ADC,  ,  A, ,,  C]
Pattern id=26 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:15:XX:XX:XX)

Line avx.sinc:3025 :VUNPCKHPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x15; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vunpckhps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3025(id0.1867) printpiece=[VUNPCKHPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1867 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:15:XX:XX:XX)

Line avx.sinc:3033 :VUNPCKHPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x15; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vunpckhps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3033(id0.1868) printpiece=[VUNPCKHPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1868 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:15:XX:XX:XX)

Line avx.sinc:3009 :VUNPCKHPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x15; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vunpckhpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3009(id0.1865) printpiece=[VUNPCKHPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1865 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:15:XX:XX:XX)

Line avx.sinc:1965 :VPEXTRW Reg32_m16, XmmReg1, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x15; XmmReg1 ... & Reg32_m16; imm8
{
	Reg32_m16 = vpextrw_avx( XmmReg1, imm8:1 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1965(id0.1744) printpiece=[VPEXTRW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1744 pattern=cmb:(ctx:SS:X2:X8:0[011x]:XX,ins:15:XX:XX:XX)

Line avx.sinc:3017 :VUNPCKHPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x15; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vunpckhpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3017(id0.1866) printpiece=[VUNPCKHPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1866 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:15:XX:XX:XX)

Line ia.sinc:3374 :PUSH SS        is vexMode=0 & addrsize=0 & byte=0x16 & SS              { push22(SS); }
0: Constructor line ia.sinc:3374(id0.418) printpiece=[PUSH,  ,  A]
Pattern id=418 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:16:XX:XX:XX)

Line ia.sinc:3375 :PUSH SS        is vexMode=0 & addrsize=1 & byte=0x16 & SS              { pushseg44(SS); }
0: Constructor line ia.sinc:3375(id0.419) printpiece=[PUSH,  ,  A]
Pattern id=419 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:16:XX:XX:XX)

Line avx.sinc:1298 :VMOVLHPS XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x16; (XmmReg1 & YmmReg1) & (mod=0x3 & XmmReg2)
{
	local tmp:16 = vmovlhps_avx( vexVVVV_XmmReg, XmmReg2 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1298(id0.1667) printpiece=[VMOVLHPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1667 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:16:[11xx]X:XX:XX)

Line avx.sinc:1283 :VMOVHPS XmmReg1, vexVVVV_XmmReg, m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x16; (XmmReg1 & YmmReg1) ... & m64
{
	local tmp:16 = vmovhps_avx( vexVVVV_XmmReg, m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1283(id0.1665) printpiece=[VMOVHPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1665 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:16:XX:XX:XX)

Line avx.sinc:1268 :VMOVHPD XmmReg1, vexVVVV_XmmReg, m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x16; (XmmReg1 & YmmReg1) ... & m64
{
	local tmp:16 = vmovhpd_avx( vexVVVV_XmmReg, m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1268(id0.1663) printpiece=[VMOVHPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1663 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:16:XX:XX:XX)

Line avx2.sinc:1072 :VPERMPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x16; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpermps_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1072(id0.2054) printpiece=[VPERMPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2054 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:16:XX:XX:XX)

Line avx.sinc:1942 :VPEXTRD rm32, XmmReg1, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x16; XmmReg1 ... & rm32; imm8
{
	rm32 = vpextrd_avx( XmmReg1, imm8:1 );
}
0: Constructor line avx.sinc:1942(id0.1742) printpiece=[VPEXTRD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1742 pattern=cmb:(ctx:SS:X2:X8:0[011x]:XX,ins:16:XX:XX:XX)

Line avx.sinc:1442 :VMOVSHDUP XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x16; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovshdup_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1442(id0.1685) printpiece=[VMOVSHDUP,  ,  B, ,,  ,  D]
Pattern id=1685 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:16:XX:XX:XX)

Line avx.sinc:1450 :VMOVSHDUP YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x16; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovshdup_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1450(id0.1686) printpiece=[VMOVSHDUP,  ,  B, ,,  ,  C]
Pattern id=1686 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:16:XX:XX:XX)

Line ia.sinc:3292 :POP SS         is vexMode=0 & addrsize=0 & byte=0x17 & SS              { pop22(SS); }
0: Constructor line ia.sinc:3292(id0.377) printpiece=[POP,  ,  A]
Pattern id=377 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:17:XX:XX:XX)

Line ia.sinc:3293 :POP SS         is vexMode=0 & addrsize=1 & byte=0x17 & SS              { popseg44(SS); }
0: Constructor line ia.sinc:3293(id0.378) printpiece=[POP,  ,  A]
Pattern id=378 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:17:XX:XX:XX)

Line avx.sinc:1291 :VMOVHPS m64, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x17; XmmReg1 ... & m64
{
	m64 = vmovhps_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1291(id0.1666) printpiece=[VMOVHPS,  ,  C, ,,  ,  B]
Pattern id=1666 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:17:XX:XX:XX)

Line avx.sinc:1276 :VMOVHPD m64, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x17; XmmReg1 ... & m64
{
	m64 = vmovhpd_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1276(id0.1664) printpiece=[VMOVHPD,  ,  C, ,,  ,  B]
Pattern id=1664 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:17:XX:XX:XX)

Line avx.sinc:2658 :VPTEST XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x17; XmmReg1 ... & XmmReg2_m128
{
	vptest_avx( XmmReg1, XmmReg2_m128 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:2658(id0.1823) printpiece=[VPTEST,  ,  B, ,,  ,  C]
Pattern id=1823 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:17:XX:XX:XX)

Line avx.sinc:2665 :VPTEST YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x17; YmmReg1 ... & YmmReg2_m256
{
	vptest_avx( YmmReg1, YmmReg2_m256 );
	# TODO set flags AF, CF, PF, SF, ZF
}
0: Constructor line avx.sinc:2665(id0.1824) printpiece=[VPTEST,  ,  B, ,,  ,  C]
Pattern id=1824 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:17:XX:XX:XX)

Line avx.sinc:907 :VEXTRACTPS rm32, XmmReg1, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x17; XmmReg1 ... & rm32; imm8
{
	rm32 = vextractps_avx( XmmReg1, imm8:1 );
}
0: Constructor line avx.sinc:907(id0.1620) printpiece=[VEXTRACTPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1620 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:17:XX:XX:XX)

Line ia.sinc:3593 :SBB  rm8,Reg8     is vexMode=0 & byte=0x18; rm8 & Reg8 ...											{ subCarryFlags(  rm8, Reg8 ); resultflags(rm8); }
0: Constructor line ia.sinc:3593(id0.513) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=513 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:18:XX:XX:XX)

Line avx.sinc:3107 :VBROADCASTSS XmmReg1, XmmReg2 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x18; (XmmReg1 & YmmReg1) & (mod=0x3 & XmmReg2)
{
        local tmp:16 = vbroadcastss_avx2( XmmReg2 );
        YmmReg1 = zext(tmp);
        # TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:3107(id0.1877) printpiece=[VBROADCASTSS,  ,  A, ,,  ,  C]
Pattern id=1877 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][010x]:XX,ins:18:[11xx]X:XX:XX)

Line avx.sinc:3074 :VBROADCASTSS XmmReg1, m32 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x18; (XmmReg1 & YmmReg1) ... & m32
{
        local tmp:16 = vbroadcastss_avx( m32 );
        YmmReg1 = zext(tmp);
        # TODO ZmmReg1 = zext(XmmReg1)
}
2: Constructor line avx.sinc:3074(id0.1873) printpiece=[VBROADCASTSS,  ,  A, ,,  ,  C]
Pattern id=1873 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][010x]:XX,ins:18:XX:XX:XX)

Line ia.sinc:3593 :SBB  rm8,Reg8     is vexMode=0 & byte=0x18; rm8 & Reg8 ...											{ subCarryFlags(  rm8, Reg8 ); resultflags(rm8); }
0: Constructor line ia.sinc:3593(id0.513) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=513 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:18:XX:XX:XX)

Line avx.sinc:3116 :VBROADCASTSS YmmReg1, XmmReg2 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x18; YmmReg1 & (mod=0x3 & XmmReg2)
{
        YmmReg1 = vbroadcastss_avx2( XmmReg2 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:3116(id0.1878) printpiece=[VBROADCASTSS,  ,  A, ,,  ,  B]
Pattern id=1878 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:18:[11xx]X:XX:XX)

Line avx.sinc:3082 :VBROADCASTSS YmmReg1, m32 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x18; YmmReg1 ... & m32
{
        YmmReg1 = vbroadcastss_avx( m32 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
2: Constructor line avx.sinc:3082(id0.1874) printpiece=[VBROADCASTSS,  ,  A, ,,  ,  B]
Pattern id=1874 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:18:XX:XX:XX)

Line ia.sinc:3593 :SBB  rm8,Reg8     is vexMode=0 & byte=0x18; rm8 & Reg8 ...											{ subCarryFlags(  rm8, Reg8 ); resultflags(rm8); }
0: Constructor line ia.sinc:3593(id0.513) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=513 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:18:XX:XX:XX)

Line avx.sinc:3142 :VINSERTF128 YmmReg1, vexVVVV_YmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x18; YmmReg1 ... & XmmReg2_m128; imm8
{
	YmmReg1 = vinsertf128_avx( vexVVVV_YmmReg, XmmReg2_m128, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3142(id0.1881) printpiece=[VINSERTF128,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1881 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:18:XX:XX:XX)

Line ia.sinc:3594 :SBB  rm16,Reg16       is vexMode=0 & opsize=0 & byte=0x19; rm16 & Reg16 ...						{ subCarryFlags( rm16, Reg16 ); resultflags(rm16); }
0: Constructor line ia.sinc:3594(id0.514) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=514 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:19:XX:XX:XX)

Line avx.sinc:3125 :VBROADCASTSD YmmReg1, XmmReg2 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 & (mod=0x3 & XmmReg2)
{
        YmmReg1 = vbroadcastsd_avx2( XmmReg2 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:3125(id0.1879) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1879 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:[11xx]X:XX:XX)

Line avx.sinc:3090 :VBROADCASTSD YmmReg1, m64 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 ... & m64
{
        YmmReg1 = vbroadcastsd_avx( m64 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
2: Constructor line avx.sinc:3090(id0.1875) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1875 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:XX:XX:XX)

Line ia.sinc:3595 :SBB  rm32,Reg32       is vexMode=0 & opsize=1 & byte=0x19; rm32 & check_rm32_dest ... & Reg32 ...	{ subCarryFlags( rm32, Reg32 ); build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3595(id0.515) printpiece=[SBB,  ,  A, ,,  C]
Pattern id=515 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:19:XX:XX:XX)

Line avx.sinc:3125 :VBROADCASTSD YmmReg1, XmmReg2 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 & (mod=0x3 & XmmReg2)
{
        YmmReg1 = vbroadcastsd_avx2( XmmReg2 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:3125(id0.1879) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1879 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:[11xx]X:XX:XX)

Line avx.sinc:3090 :VBROADCASTSD YmmReg1, m64 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 ... & m64
{
        YmmReg1 = vbroadcastsd_avx( m64 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
2: Constructor line avx.sinc:3090(id0.1875) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1875 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:XX:XX:XX)

Line avx.sinc:3125 :VBROADCASTSD YmmReg1, XmmReg2 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 & (mod=0x3 & XmmReg2)
{
        YmmReg1 = vbroadcastsd_avx2( XmmReg2 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3125(id0.1879) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1879 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:[11xx]X:XX:XX)

Line avx.sinc:3090 :VBROADCASTSD YmmReg1, m64 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x19; YmmReg1 ... & m64
{
        YmmReg1 = vbroadcastsd_avx( m64 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:3090(id0.1875) printpiece=[VBROADCASTSD,  ,  A, ,,  ,  B]
Pattern id=1875 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:19:XX:XX:XX)

Line avx.sinc:3134 :VEXTRACTF128 XmmReg2_m128, YmmReg1, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x19; YmmReg1 ... & XmmReg2_m128; imm8
{
	XmmReg2_m128 = vextractf128_avx( YmmReg1, imm8:1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:3134(id0.1880) printpiece=[VEXTRACTF128,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1880 pattern=cmb:(ctx:SS:X2:XC:0[011x]:XX,ins:19:XX:XX:XX)

Line ia.sinc:3600 :SBB  Reg8,rm8     is vexMode=0 & byte=0x1a; rm8 & Reg8 ...											{ subCarryFlags( Reg8, rm8 ); resultflags(Reg8); } 
0: Constructor line ia.sinc:3600(id0.516) printpiece=[SBB,  ,  B, ,,  A]
Pattern id=516 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:1A:XX:XX:XX)

Line avx.sinc:3098 :VBROADCASTF128 YmmReg1, m128 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x1A; YmmReg1 ... & m128
{
        YmmReg1 = vbroadcastf128_avx( m128 );
        # TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx.sinc:3098(id0.1876) printpiece=[VBROADCASTF128,  ,  A, ,,  ,  B]
Pattern id=1876 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][010x]:XX,ins:1A:XX:XX:XX)

Line ia.sinc:3601 :SBB  Reg16,rm16       is vexMode=0 & opsize=0 & byte=0x1b; rm16 & Reg16 ...						{ subCarryFlags( Reg16, rm16 ); resultflags(Reg16); }
0: Constructor line ia.sinc:3601(id0.517) printpiece=[SBB,  ,  B, ,,  A]
Pattern id=517 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:1B:XX:XX:XX)

Line ia.sinc:3602 :SBB  Reg32,rm32       is vexMode=0 & opsize=1 & byte=0x1b; rm32 & Reg32 ... & check_Reg32_dest ...	{ subCarryFlags( Reg32, rm32 ); build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:3602(id0.518) printpiece=[SBB,  ,  B, ,,  A]
Pattern id=518 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:1B:XX:XX:XX)

Line ia.sinc:3574 :SBB  AL,imm8      is vexMode=0 & byte=0x1c; AL & imm8									{ subCarryFlags( AL, imm8 ); resultflags(AL); }
0: Constructor line ia.sinc:3574(id0.505) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=505 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:1C:XX:XX:XX)

Line avx.sinc:1638 :VPABSB XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpabsb_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1638(id0.1708) printpiece=[VPABSB,  ,  B, ,,  ,  D]
Pattern id=1708 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:1C:XX:XX:XX)

Line avx2.sinc:23 :VPABSB YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpabsb_avx2( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:23(id0.1927) printpiece=[VPABSB,  ,  B, ,,  ,  C]
Pattern id=1927 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:1C:XX:XX:XX)

Line ia.sinc:3575 :SBB  AX,imm16     is vexMode=0 & opsize=0 & byte=0x1d; AX & imm16						{ subCarryFlags( AX, imm16 ); resultflags(AX); }
0: Constructor line ia.sinc:3575(id0.506) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=506 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:663 :VCVTPS2PH XmmReg2_m64, XmmReg1, imm8 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; XmmReg1 ... & XmmReg2_m64; imm8
{
        XmmReg2_m64 = vcvtps2ph_f16c( XmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
1: Constructor line avx.sinc:663(id0.1597) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1597 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line ia.sinc:3575 :SBB  AX,imm16     is vexMode=0 & opsize=0 & byte=0x1d; AX & imm16						{ subCarryFlags( AX, imm16 ); resultflags(AX); }
0: Constructor line ia.sinc:3575(id0.506) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=506 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:670 :VCVTPS2PH XmmReg2_m128, YmmReg1, imm8 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; YmmReg1 ... & XmmReg2_m128; imm8
{
        XmmReg2_m128 = vcvtps2ph_f16c( YmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
1: Constructor line avx.sinc:670(id0.1598) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1598 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line ia.sinc:3576 :SBB  EAX,imm32    is vexMode=0 & opsize=1 & byte=0x1d; EAX & check_EAX_dest & imm32	{ subCarryFlags( EAX, imm32 ); build check_EAX_dest; resultflags(EAX); }
0: Constructor line ia.sinc:3576(id0.507) printpiece=[SBB,  ,  A, ,,  C]
Pattern id=507 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:663 :VCVTPS2PH XmmReg2_m64, XmmReg1, imm8 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; XmmReg1 ... & XmmReg2_m64; imm8
{
        XmmReg2_m64 = vcvtps2ph_f16c( XmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
1: Constructor line avx.sinc:663(id0.1597) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1597 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line ia.sinc:3576 :SBB  EAX,imm32    is vexMode=0 & opsize=1 & byte=0x1d; EAX & check_EAX_dest & imm32	{ subCarryFlags( EAX, imm32 ); build check_EAX_dest; resultflags(EAX); }
0: Constructor line ia.sinc:3576(id0.507) printpiece=[SBB,  ,  A, ,,  C]
Pattern id=507 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:670 :VCVTPS2PH XmmReg2_m128, YmmReg1, imm8 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; YmmReg1 ... & XmmReg2_m128; imm8
{
        XmmReg2_m128 = vcvtps2ph_f16c( YmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
1: Constructor line avx.sinc:670(id0.1598) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1598 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:1647 :VPABSW XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpabsw_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1647(id0.1709) printpiece=[VPABSW,  ,  B, ,,  ,  D]
Pattern id=1709 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:663 :VCVTPS2PH XmmReg2_m64, XmmReg1, imm8 is $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; XmmReg1 ... & XmmReg2_m64; imm8
{
        XmmReg2_m64 = vcvtps2ph_f16c( XmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:663(id0.1597) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1597 pattern=cmb:(ctx:SS:X2:X[x0xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line avx2.sinc:31 :VPABSW YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpabsw_avx2( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:31(id0.1928) printpiece=[VPABSW,  ,  B, ,,  ,  C]
Pattern id=1928 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:1D:XX:XX:XX)

Line avx.sinc:670 :VCVTPS2PH XmmReg2_m128, YmmReg1, imm8 is $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x1D; YmmReg1 ... & XmmReg2_m128; imm8
{
        XmmReg2_m128 = vcvtps2ph_f16c( YmmReg1, imm8:1 );
        # TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:670(id0.1598) printpiece=[VCVTPS2PH,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1598 pattern=cmb:(ctx:SS:X2:X[x1xx]:[xx00][011x]:XX,ins:1D:XX:XX:XX)

Line ia.sinc:3376 :PUSH DS        is vexMode=0 & addrsize=0 & byte=0x1e & DS              { push22(DS); }
0: Constructor line ia.sinc:3376(id0.420) printpiece=[PUSH,  ,  A]
Pattern id=420 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:1E:XX:XX:XX)

Line ia.sinc:3377 :PUSH DS        is vexMode=0 & addrsize=1 & byte=0x1e & DS              { pushseg44(DS); }
0: Constructor line ia.sinc:3377(id0.421) printpiece=[PUSH,  ,  A]
Pattern id=421 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:1E:XX:XX:XX)

Line avx.sinc:1656 :VPABSD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1E; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpabsd_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1656(id0.1710) printpiece=[VPABSD,  ,  B, ,,  ,  D]
Pattern id=1710 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:1E:XX:XX:XX)

Line avx2.sinc:39 :VPABSD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x1E; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpabsd_avx2( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:39(id0.1929) printpiece=[VPABSD,  ,  B, ,,  ,  C]
Pattern id=1929 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:1E:XX:XX:XX)

Line ia.sinc:3288 :POP DS         is vexMode=0 & addrsize=0 & byte=0x1f & DS              { pop22(DS); }
0: Constructor line ia.sinc:3288(id0.373) printpiece=[POP,  ,  A]
Pattern id=373 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:1F:XX:XX:XX)

Line ia.sinc:3289 :POP DS         is vexMode=0 & addrsize=1 & byte=0x1f & DS              { popseg44(DS); }
0: Constructor line ia.sinc:3289(id0.374) printpiece=[POP,  ,  A]
Pattern id=374 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:1F:XX:XX:XX)

Line ia.sinc:1721 :AND rm8,Reg8      is vexMode=0 & byte=0x20; rm8 & Reg8 ...                     { logicalflags();   rm8 =   rm8 &  Reg8; resultflags(  rm8); }
0: Constructor line ia.sinc:1721(id0.60) printpiece=[AND,  ,  A, ,,  B]
Pattern id=60 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:20:XX:XX:XX)

Line avx.sinc:2200 :VPMOVSXBW XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x20; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovsxbw_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2200(id0.1769) printpiece=[VPMOVSXBW,  ,  B, ,,  ,  D]
Pattern id=1769 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:20:XX:XX:XX)

Line avx.sinc:2036 :VPINSRB XmmReg1, vexVVVV_XmmReg, Reg32_m8, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x20; (XmmReg1 & YmmReg1) ... & Reg32_m8; imm8
{
	local tmp:16 = vpinsrb_avx( vexVVVV_XmmReg, Reg32_m8, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2036(id0.1752) printpiece=[VPINSRB,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1752 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:20:XX:XX:XX)

Line avx2.sinc:415 :VPMOVSXBW YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x20; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovsxbw_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:415(id0.1976) printpiece=[VPMOVSXBW,  ,  B, ,,  ,  C]
Pattern id=1976 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:20:XX:XX:XX)

Line ia.sinc:1722 :AND rm16,Reg16    is vexMode=0 & opsize=0 & byte=0x21; rm16 & Reg16 ...        { logicalflags();  rm16 =  rm16 & Reg16; resultflags( rm16); }
0: Constructor line ia.sinc:1722(id0.61) printpiece=[AND,  ,  A, ,,  B]
Pattern id=61 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:21:XX:XX:XX)

Line ia.sinc:1723 :AND rm32,Reg32    is vexMode=0 & opsize=1 & byte=0x21; rm32 & check_rm32_dest ... & Reg32 ...        { logicalflags();  rm32 =  rm32 & Reg32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:1723(id0.62) printpiece=[AND,  ,  A, ,,  C]
Pattern id=62 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:21:XX:XX:XX)

Line avx.sinc:2209 :VPMOVSXBD XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x21; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vpmovsxbd_avx( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2209(id0.1770) printpiece=[VPMOVSXBD,  ,  B, ,,  ,  D]
Pattern id=1770 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:21:XX:XX:XX)

Line avx.sinc:978 :VINSERTPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x21; (XmmReg1 & YmmReg1) ... & XmmReg2_m32; imm8
{
	local tmp:16 = vinsertps_avx( vexVVVV_XmmReg, XmmReg2_m32, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:978(id0.1629) printpiece=[VINSERTPS,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1629 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:21:XX:XX:XX)

Line avx2.sinc:423 :VPMOVSXBD YmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x21; YmmReg1 ... & XmmReg2_m64
{
	YmmReg1 = vpmovsxbd_avx2( XmmReg2_m64 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:423(id0.1977) printpiece=[VPMOVSXBD,  ,  B, ,,  ,  C]
Pattern id=1977 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:21:XX:XX:XX)

Line ia.sinc:1727 :AND Reg8,rm8      is vexMode=0 & byte=0x22; rm8 & Reg8 ...                            { logicalflags();  Reg8 =  Reg8 &   rm8; resultflags( Reg8); } 
0: Constructor line ia.sinc:1727(id0.63) printpiece=[AND,  ,  B, ,,  A]
Pattern id=63 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:22:XX:XX:XX)

Line avx.sinc:2218 :VPMOVSXBQ XmmReg1, XmmReg2_m16 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x22; (XmmReg1 & YmmReg1) ... & XmmReg2_m16
{
	local tmp:16 = vpmovsxbq_avx( XmmReg2_m16 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2218(id0.1771) printpiece=[VPMOVSXBQ,  ,  B, ,,  ,  D]
Pattern id=1771 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:22:XX:XX:XX)

Line avx.sinc:2045 :VPINSRD XmmReg1, vexVVVV_XmmReg, rm32, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x22; (XmmReg1 & YmmReg1) ... & rm32; imm8
{
	local tmp:16 = vpinsrd_avx( vexVVVV_XmmReg, rm32, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2045(id0.1753) printpiece=[VPINSRD,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1753 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:22:XX:XX:XX)

Line avx2.sinc:431 :VPMOVSXBQ YmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x22; YmmReg1 ... & XmmReg2_m32
{
	YmmReg1 = vpmovsxbq_avx2( XmmReg2_m32 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:431(id0.1978) printpiece=[VPMOVSXBQ,  ,  B, ,,  ,  C]
Pattern id=1978 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:22:XX:XX:XX)

Line ia.sinc:1728 :AND Reg16,rm16    is vexMode=0 & opsize=0 & byte=0x23; rm16 & Reg16 ...        { logicalflags(); Reg16 = Reg16 &  rm16; resultflags(Reg16); }
0: Constructor line ia.sinc:1728(id0.64) printpiece=[AND,  ,  B, ,,  A]
Pattern id=64 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:23:XX:XX:XX)

Line ia.sinc:1729 :AND Reg32,rm32    is vexMode=0 & opsize=1 & byte=0x23; rm32 & Reg32 ... & check_Reg32_dest ...        { logicalflags(); Reg32 = Reg32 &  rm32; build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:1729(id0.65) printpiece=[AND,  ,  B, ,,  A]
Pattern id=65 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:23:XX:XX:XX)

Line avx.sinc:2227 :VPMOVSXWD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x23; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovsxwd_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2227(id0.1772) printpiece=[VPMOVSXWD,  ,  B, ,,  ,  D]
Pattern id=1772 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:23:XX:XX:XX)

Line avx2.sinc:439 :VPMOVSXWD YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x23; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovsxwd_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:439(id0.1979) printpiece=[VPMOVSXWD,  ,  B, ,,  ,  C]
Pattern id=1979 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:23:XX:XX:XX)

Line ia.sinc:1704 :AND AL,imm8       is vexMode=0 & byte=0x24; AL & imm8                                 { logicalflags();    AL =    AL &  imm8; resultflags(   AL); }
0: Constructor line ia.sinc:1704(id0.52) printpiece=[AND,  ,  A, ,,  B]
Pattern id=52 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:24:XX:XX:XX)

Line avx.sinc:2236 :VPMOVSXWQ XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x24; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vpmovsxwq_avx( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2236(id0.1773) printpiece=[VPMOVSXWQ,  ,  B, ,,  ,  D]
Pattern id=1773 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:24:XX:XX:XX)

Line avx2.sinc:447 :VPMOVSXWQ YmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x24; YmmReg1 ... & XmmReg2_m64
{
	YmmReg1 = vpmovsxwq_avx2( XmmReg2_m64 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:447(id0.1980) printpiece=[VPMOVSXWQ,  ,  B, ,,  ,  C]
Pattern id=1980 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:24:XX:XX:XX)

Line ia.sinc:1705 :AND AX,imm16      is vexMode=0 & opsize=0 & byte=0x25; AX & imm16          { logicalflags();    AX =    AX & imm16; resultflags(   AX); }
0: Constructor line ia.sinc:1705(id0.53) printpiece=[AND,  ,  A, ,,  B]
Pattern id=53 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:25:XX:XX:XX)

Line ia.sinc:1706 :AND EAX,imm32     is vexMode=0 & opsize=1 & byte=0x25; EAX & check_EAX_dest & imm32         { logicalflags();   EAX =   EAX & imm32; build check_EAX_dest; resultflags(  EAX); }
0: Constructor line ia.sinc:1706(id0.54) printpiece=[AND,  ,  A, ,,  C]
Pattern id=54 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:25:XX:XX:XX)

Line avx.sinc:2245 :VPMOVSXDQ XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x25; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovsxdq_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2245(id0.1774) printpiece=[VPMOVSXDQ,  ,  B, ,,  ,  D]
Pattern id=1774 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:25:XX:XX:XX)

Line avx2.sinc:455 :VPMOVSXDQ YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x25; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovsxdq_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:455(id0.1981) printpiece=[VPMOVSXDQ,  ,  B, ,,  ,  C]
Pattern id=1981 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:25:XX:XX:XX)

Line ia.sinc:1503 :^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1503(id0.3) printpiece=[ A]
Pattern id=3 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:26:XX:XX:XX)

Line ia.sinc:2410 :DAA            is vexMode=0 & bit64=0 & byte=0x27       { local car = ((AL & 0xf) > 9) | AF;
                           AL = AL + 6 * car;
                           CF = CF | car * carry(AL,6);
                           AF = car;
                           car = ((AL & 0xf0) > 0x90) | CF;
                           AL = AL + 0x60 * car;
                           CF = car; }
0: Constructor line ia.sinc:2410(id0.160) printpiece=[DAA]
Pattern id=160 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:27:XX:XX:XX)

Line ia.sinc:3800 :SUB  rm8,Reg8     is vexMode=0 & byte=0x28; rm8 & Reg8 ...                 { subflags(  rm8,Reg8 );   rm8 =   rm8 -  Reg8; resultflags(  rm8); }
0: Constructor line ia.sinc:3800(id0.576) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=576 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:28:XX:XX:XX)

Line avx.sinc:1149 :VMOVAPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x28; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovaps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1149(id0.1650) printpiece=[VMOVAPS,  ,  B, ,,  ,  D]
Pattern id=1650 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:28:XX:XX:XX)

Line avx.sinc:1119 :VMOVAPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x28; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovapd_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1119(id0.1646) printpiece=[VMOVAPD,  ,  B, ,,  ,  D]
Pattern id=1646 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:28:XX:XX:XX)

Line avx.sinc:2308 :VPMULDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x28; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmuldq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2308(id0.1781) printpiece=[VPMULDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1781 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:28:XX:XX:XX)

Line avx.sinc:1164 :VMOVAPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x28; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovaps_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1164(id0.1652) printpiece=[VMOVAPS,  ,  B, ,,  ,  C]
Pattern id=1652 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:28:XX:XX:XX)

Line avx.sinc:1134 :VMOVAPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x28; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovapd_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1134(id0.1648) printpiece=[VMOVAPD,  ,  B, ,,  ,  C]
Pattern id=1648 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:28:XX:XX:XX)

Line avx2.sinc:511 :VPMULDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x28; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmuldq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:511(id0.1988) printpiece=[VPMULDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1988 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:28:XX:XX:XX)

Line ia.sinc:3801 :SUB  rm16,Reg16       is vexMode=0 & opsize=0 & byte=0x29; rm16 & Reg16 ...        { subflags( rm16,Reg16);  rm16 =  rm16 - Reg16; resultflags( rm16); }
0: Constructor line ia.sinc:3801(id0.577) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=577 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:29:XX:XX:XX)

Line ia.sinc:3802 :SUB  rm32,Reg32       is vexMode=0 & opsize=1 & byte=0x29; rm32 & check_rm32_dest ... & Reg32 ...        { subflags( rm32,Reg32);  rm32 =  rm32 - Reg32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:3802(id0.578) printpiece=[SUB,  ,  A, ,,  C]
Pattern id=578 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:29:XX:XX:XX)

Line avx.sinc:1157 :VMOVAPS XmmReg2_m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x29; XmmReg1 ... & XmmReg2_m128
{
	XmmReg2_m128 = vmovaps_avx( XmmReg1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1157(id0.1651) printpiece=[VMOVAPS,  ,  C, ,,  ,  B]
Pattern id=1651 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:29:XX:XX:XX)

Line avx.sinc:1127 :VMOVAPD XmmReg2_m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x29; XmmReg1 ... & XmmReg2_m128
{
	XmmReg2_m128 = vmovapd_avx( XmmReg1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1127(id0.1647) printpiece=[VMOVAPD,  ,  C, ,,  ,  B]
Pattern id=1647 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:29:XX:XX:XX)

Line avx_manual.sinc:111 :VPCMPEQQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x29; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	XmmReg1[0,64] = zext(vexVVVV_XmmReg[0,64] == XmmReg2_m128[0,64]) * 0xffffffffffffffff:8;
	XmmReg1[64,64] = zext(vexVVVV_XmmReg[64,64] == XmmReg2_m128[64,64]) * 0xffffffffffffffff:8;
	YmmReg1 = zext(XmmReg1);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx_manual.sinc:111(id0.1923) printpiece=[VPCMPEQQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1923 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:29:XX:XX:XX)

Line avx.sinc:1171 :VMOVAPS YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x29; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = vmovaps_avx( YmmReg1 );
	# TODO ZmmReg2 = zext(YmmReg2)
}
0: Constructor line avx.sinc:1171(id0.1653) printpiece=[VMOVAPS,  ,  C, ,,  ,  B]
Pattern id=1653 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:29:XX:XX:XX)

Line avx.sinc:1141 :VMOVAPD YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x29; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = vmovapd_avx( YmmReg1 );
	# TODO ZmmReg2 = zext(YmmReg2)
}
0: Constructor line avx.sinc:1141(id0.1649) printpiece=[VMOVAPD,  ,  C, ,,  ,  B]
Pattern id=1649 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:29:XX:XX:XX)

Line avx2_manual.sinc:113 :VPCMPEQQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x29; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1[0,64] = zext(vexVVVV_YmmReg[0,64] == YmmReg2_m256[0,64]) * 0xffffffffffffffff:8;
	YmmReg1[64,64] = zext(vexVVVV_YmmReg[64,64] == YmmReg2_m256[64,64]) * 0xffffffffffffffff:8;
	YmmReg1[128,64] = zext(vexVVVV_YmmReg[128,64] == YmmReg2_m256[128,64]) * 0xffffffffffffffff:8;
	YmmReg1[192,64] = zext(vexVVVV_YmmReg[192,64] == YmmReg2_m256[192,64]) * 0xffffffffffffffff:8;
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2_manual.sinc:113(id0.2079) printpiece=[VPCMPEQQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2079 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:29:XX:XX:XX)

Line ia.sinc:3806 :SUB  Reg8,rm8     is vexMode=0 & byte=0x2a; rm8 & Reg8 ...                 { subflags( Reg8,rm8  );  Reg8 =  Reg8 -   rm8; resultflags( Reg8); } 
0: Constructor line ia.sinc:3806(id0.579) printpiece=[SUB,  ,  B, ,,  A]
Pattern id=579 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:2A:XX:XX:XX)

Line avx.sinc:1367 :VMOVNTDQA XmmReg1, m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x2A; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vmovntdqa_avx( m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1367(id0.1676) printpiece=[VMOVNTDQA,  ,  B, ,,  ,  D]
Pattern id=1676 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:2A:XX:XX:XX)

Line avx2.sinc:7 :VMOVNTDQA YmmReg1, m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x2A; YmmReg1 ... & m256
{
	YmmReg1 = vmovntdqa_avx2( m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:7(id0.1925) printpiece=[VMOVNTDQA,  ,  B, ,,  ,  C]
Pattern id=1925 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:2A:XX:XX:XX)

Line avx.sinc:723 :VCVTSI2SS XmmReg1, vexVVVV_XmmReg, rm32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2A; (XmmReg1 & YmmReg1) ... & rm32
{
	local tmp:16 = vcvtsi2ss_avx( vexVVVV_XmmReg, rm32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:723(id0.1602) printpiece=[VCVTSI2SS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1602 pattern=cmb:(ctx:SS:X4:X[10xx]:[xx00][001x]:XX,ins:2A:XX:XX:XX)

Line avx.sinc:704 :VCVTSI2SD XmmReg1, vexVVVV_XmmReg, rm32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2A; (XmmReg1 & YmmReg1) ... & rm32
{
	local tmp:16 = vcvtsi2sd_avx( vexVVVV_XmmReg, rm32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:704(id0.1601) printpiece=[VCVTSI2SD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1601 pattern=cmb:(ctx:SS:X8:X[10xx]:[xx00][001x]:XX,ins:2A:XX:XX:XX)

Line ia.sinc:3807 :SUB  Reg16,rm16       is vexMode=0 & opsize=0 & byte=0x2b; rm16 & Reg16 ...        { subflags(Reg16,rm16 ); Reg16 = Reg16 -  rm16; resultflags(Reg16); }
0: Constructor line ia.sinc:3807(id0.580) printpiece=[SUB,  ,  B, ,,  A]
Pattern id=580 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:2B:XX:XX:XX)

Line ia.sinc:3808 :SUB  Reg32,rm32       is vexMode=0 & opsize=1 & byte=0x2b; rm32 & Reg32 ... & check_Reg32_dest ...       { subflags(Reg32,rm32 ); Reg32 = Reg32 -  rm32; build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:3808(id0.581) printpiece=[SUB,  ,  B, ,,  A]
Pattern id=581 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:2B:XX:XX:XX)

Line avx.sinc:1402 :VMOVNTPS m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x2B; XmmReg1 ... & m128
{
	m128 = vmovntps_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1402(id0.1681) printpiece=[VMOVNTPS,  ,  C, ,,  ,  B]
Pattern id=1681 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:2B:XX:XX:XX)

Line avx.sinc:1389 :VMOVNTPD m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x2B; XmmReg1 ... & m128
{
	m128 = vmovntpd_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1389(id0.1679) printpiece=[VMOVNTPD,  ,  C, ,,  ,  B]
Pattern id=1679 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:2B:XX:XX:XX)

Line avx.sinc:1683 :VPACKUSDW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_XmmReg; byte=0x2B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpackusdw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1683(id0.1713) printpiece=[VPACKUSDW,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1713 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:2B:XX:XX:XX)

Line avx.sinc:1408 :VMOVNTPS m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x2B; YmmReg1 ... & m256
{
	m256 = vmovntps_avx( YmmReg1 );
}
0: Constructor line avx.sinc:1408(id0.1682) printpiece=[VMOVNTPS,  ,  C, ,,  ,  B]
Pattern id=1682 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:2B:XX:XX:XX)

Line avx.sinc:1395 :VMOVNTPD m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x2B; YmmReg1 ... & m256
{
	m256 = vmovntpd_avx( YmmReg1 );
}
0: Constructor line avx.sinc:1395(id0.1680) printpiece=[VMOVNTPD,  ,  C, ,,  ,  B]
Pattern id=1680 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:2B:XX:XX:XX)

Line avx2.sinc:63 :VPACKUSDW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_YmmReg; byte=0x2B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpackusdw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:63(id0.1932) printpiece=[VPACKUSDW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1932 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:2B:XX:XX:XX)

Line ia.sinc:3783 :SUB  AL,imm8      is vexMode=0 & byte=0x2c; AL & imm8                          { subflags(   AL,imm8 );    AL =    AL -  imm8; resultflags(   AL); }
0: Constructor line ia.sinc:3783(id0.568) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=568 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:2C:XX:XX:XX)

Line avx.sinc:3150 :VMASKMOVPS XmmReg1, vexVVVV_XmmReg, m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2C; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vmaskmovps_avx( vexVVVV_XmmReg, m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3150(id0.1882) printpiece=[VMASKMOVPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1882 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:2C:XX:XX:XX)

Line avx.sinc:3158 :VMASKMOVPS YmmReg1, vexVVVV_YmmReg, m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x2C; YmmReg1 ... & m256
{
	YmmReg1 = vmaskmovps_avx( vexVVVV_YmmReg, m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3158(id0.1883) printpiece=[VMASKMOVPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1883 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:2C:XX:XX:XX)

Line avx.sinc:816 :VCVTTSS2SI Reg32, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_W0); byte=0x2C; Reg32 ... & XmmReg2_m32
{
	Reg32 = vcvttss2si_avx( XmmReg2_m32 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:816(id0.1610) printpiece=[VCVTTSS2SI,  ,  A, ,,  ,  B]
Pattern id=1610 pattern=cmb:(ctx:SS:X4:X8:0[001x]:XX,ins:2C:XX:XX:XX)

Line avx.sinc:800 :VCVTTSD2SI Reg32, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_W0); byte=0x2C; Reg32 ... & XmmReg2_m64
{
	Reg32 = vcvttsd2si_avx( XmmReg2_m64 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:800(id0.1609) printpiece=[VCVTTSD2SI,  ,  A, ,,  ,  B]
Pattern id=1609 pattern=cmb:(ctx:SS:X8:X8:0[001x]:XX,ins:2C:XX:XX:XX)

Line ia.sinc:3784 :SUB  AX,imm16     is vexMode=0 & opsize=0 & byte=0x2d; AX & imm16              { subflags(   AX,imm16);    AX =    AX - imm16; resultflags(   AX); }
0: Constructor line ia.sinc:3784(id0.569) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=569 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:2D:XX:XX:XX)

Line ia.sinc:3785 :SUB  EAX,imm32        is vexMode=0 & opsize=1 & byte=0x2d; EAX & check_EAX_dest & imm32         { subflags(  EAX,imm32);   EAX =   EAX - imm32; build check_EAX_dest; resultflags(  EAX); }
0: Constructor line ia.sinc:3785(id0.570) printpiece=[SUB,  ,  A, ,,  C]
Pattern id=570 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:2D:XX:XX:XX)

Line avx.sinc:3166 :VMASKMOVPD XmmReg1, vexVVVV_XmmReg, m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2D; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vmaskmovpd_avx( vexVVVV_XmmReg, m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3166(id0.1884) printpiece=[VMASKMOVPD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1884 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:2D:XX:XX:XX)

Line avx.sinc:3174 :VMASKMOVPD YmmReg1, vexVVVV_YmmReg, m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x2D; YmmReg1 ... & m256
{
	YmmReg1 = vmaskmovpd_avx( vexVVVV_YmmReg, m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3174(id0.1885) printpiece=[VMASKMOVPD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1885 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:2D:XX:XX:XX)

Line avx.sinc:751 :VCVTSS2SI Reg32, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_W0); byte=0x2D; Reg32 ... & XmmReg2_m32
{
	Reg32 = vcvtss2si_avx( XmmReg2_m32 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:751(id0.1604) printpiece=[VCVTSS2SI,  ,  A, ,,  ,  B]
Pattern id=1604 pattern=cmb:(ctx:SS:X4:X8:0[001x]:XX,ins:2D:XX:XX:XX)

Line avx.sinc:679 :VCVTSD2SI Reg32, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_W0); byte=0x2D; Reg32 ... & XmmReg2_m64
{
	Reg32 = vcvtsd2si_avx( XmmReg2_m64 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:679(id0.1599) printpiece=[VCVTSD2SI,  ,  A, ,,  ,  B]
Pattern id=1599 pattern=cmb:(ctx:SS:X8:X8:0[001x]:XX,ins:2D:XX:XX:XX)

Line ia.sinc:1500 :^instruction is instrPhase=0 & over=0x2e; instruction     [ segover=1; ]  {} # CS override
:^instruction is instrPhase=0 & over=0x36; instruction     [ segover=2; ]  {} # SS override
:^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1500(id0.0) printpiece=[ A]
Pattern id=0 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:2E:XX:XX:XX)

Line avx.sinc:3001 :VUCOMISS XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x2E; XmmReg1 ... & XmmReg2_m32
{
	vucomiss_avx( XmmReg1, XmmReg2_m32 );
	# TODO set flags AF, CF, OF, PF, SF, ZF
}
1: Constructor line avx.sinc:3001(id0.1864) printpiece=[VUCOMISS,  ,  B, ,,  ,  C]
Pattern id=1864 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:2E:XX:XX:XX)

Line ia.sinc:1500 :^instruction is instrPhase=0 & over=0x2e; instruction     [ segover=1; ]  {} # CS override
:^instruction is instrPhase=0 & over=0x36; instruction     [ segover=2; ]  {} # SS override
:^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1500(id0.0) printpiece=[ A]
Pattern id=0 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:2E:XX:XX:XX)

Line avx.sinc:2993 :VUCOMISD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x2E; XmmReg1 ... & XmmReg2_m64
{
	vucomisd_avx( XmmReg1, XmmReg2_m64 );
	# TODO set flags AF, CF, OF, PF, SF, ZF
}
1: Constructor line avx.sinc:2993(id0.1863) printpiece=[VUCOMISD,  ,  B, ,,  ,  C]
Pattern id=1863 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:2E:XX:XX:XX)

Line ia.sinc:1500 :^instruction is instrPhase=0 & over=0x2e; instruction     [ segover=1; ]  {} # CS override
:^instruction is instrPhase=0 & over=0x36; instruction     [ segover=2; ]  {} # SS override
:^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1500(id0.0) printpiece=[ A]
Pattern id=0 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:2E:XX:XX:XX)

Line avx.sinc:3181 :VMASKMOVPS m128, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2E; XmmReg1 ... & m128
{
	m128 = vmaskmovps_avx( vexVVVV_XmmReg, XmmReg1 );
}
1: Constructor line avx.sinc:3181(id0.1886) printpiece=[VMASKMOVPS,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=1886 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:2E:XX:XX:XX)

Line ia.sinc:1500 :^instruction is instrPhase=0 & over=0x2e; instruction     [ segover=1; ]  {} # CS override
:^instruction is instrPhase=0 & over=0x36; instruction     [ segover=2; ]  {} # SS override
:^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1500(id0.0) printpiece=[ A]
Pattern id=0 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:2E:XX:XX:XX)

Line avx.sinc:3187 :VMASKMOVPS m256, vexVVVV_YmmReg, YmmReg1 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x2E; YmmReg1 ... & m256
{
	m256 = vmaskmovps_avx( vexVVVV_YmmReg, YmmReg1 );
}
1: Constructor line avx.sinc:3187(id0.1887) printpiece=[VMASKMOVPS,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=1887 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:2E:XX:XX:XX)

Line ia.sinc:2417 :DAS            is vexMode=0 & bit64=0 & byte=0x2f       { local car = ((AL & 0xf) > 9) | AF;
                           AL = AL - 6 * car;
                           CF = CF | car * (AL < 6);
                           AF = car;
                           car = (AL > 0x9f) | CF;
                           AL = AL - 0x60 * car;
                           CF = car; }
0: Constructor line ia.sinc:2417(id0.161) printpiece=[DAS]
Pattern id=161 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:2F:XX:XX:XX)

Line avx.sinc:540 :VCOMISS XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x2F; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vcomiss_avx( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:540(id0.1582) printpiece=[VCOMISS,  ,  B, ,,  ,  D]
Pattern id=1582 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:2F:XX:XX:XX)

Line avx.sinc:531 :VCOMISD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x2F; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vcomisd_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:531(id0.1581) printpiece=[VCOMISD,  ,  B, ,,  ,  D]
Pattern id=1581 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:2F:XX:XX:XX)

Line avx.sinc:3193 :VMASKMOVPD m128, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x2F; XmmReg1 ... & m128
{
	m128 = vmaskmovpd_avx( vexVVVV_XmmReg, XmmReg1 );
}
0: Constructor line avx.sinc:3193(id0.1888) printpiece=[VMASKMOVPD,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=1888 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:2F:XX:XX:XX)

Line avx.sinc:3199 :VMASKMOVPD m256, vexVVVV_YmmReg, YmmReg1 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x2F; YmmReg1 ... & m256
{
	m256 = vmaskmovpd_avx( vexVVVV_YmmReg, YmmReg1 );
}
0: Constructor line avx.sinc:3199(id0.1889) printpiece=[VMASKMOVPD,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=1889 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:2F:XX:XX:XX)

Line ia.sinc:3999 :XOR rm8,Reg8      is vexMode=0 & byte=0x30; rm8 & Reg8 ...                     { logicalflags();   rm8 =   rm8 ^  Reg8; resultflags(  rm8); }
0: Constructor line ia.sinc:3999(id0.644) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=644 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:30:XX:XX:XX)

Line avx.sinc:2254 :VPMOVZXBW XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x30; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovzxbw_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2254(id0.1775) printpiece=[VPMOVZXBW,  ,  B, ,,  ,  D]
Pattern id=1775 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:30:XX:XX:XX)

Line avx2.sinc:463 :VPMOVZXBW YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x30; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovzxbw_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:463(id0.1982) printpiece=[VPMOVZXBW,  ,  B, ,,  ,  C]
Pattern id=1982 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:30:XX:XX:XX)

Line ia.sinc:4000 :XOR rm16,Reg16    is vexMode=0 & opsize=0 & byte=0x31; rm16 & Reg16 ...        { logicalflags();  rm16 =  rm16 ^ Reg16; resultflags( rm16); }
0: Constructor line ia.sinc:4000(id0.645) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=645 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:31:XX:XX:XX)

Line ia.sinc:4001 :XOR rm32,Reg32    is vexMode=0 & opsize=1 & byte=0x31; rm32 & check_rm32_dest ... & Reg32 ... { logicalflags();  rm32 =  rm32 ^ Reg32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:4001(id0.646) printpiece=[XOR,  ,  A, ,,  C]
Pattern id=646 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:31:XX:XX:XX)

Line avx.sinc:2263 :VPMOVZXBD XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x31; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vpmovzxbd_avx( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2263(id0.1776) printpiece=[VPMOVZXBD,  ,  B, ,,  ,  D]
Pattern id=1776 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:31:XX:XX:XX)

Line avx2.sinc:471 :VPMOVZXBD YmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x31; YmmReg1 ... & XmmReg2_m64
{
	YmmReg1 = vpmovzxbd_avx2( XmmReg2_m64 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:471(id0.1983) printpiece=[VPMOVZXBD,  ,  B, ,,  ,  C]
Pattern id=1983 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:31:XX:XX:XX)

Line ia.sinc:4005 :XOR Reg8,rm8      is vexMode=0 & byte=0x32; rm8 & Reg8 ...                     { logicalflags();  Reg8 =  Reg8 ^   rm8; resultflags( Reg8); } 
0: Constructor line ia.sinc:4005(id0.647) printpiece=[XOR,  ,  B, ,,  A]
Pattern id=647 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:32:XX:XX:XX)

Line avx.sinc:2272 :VPMOVZXBQ XmmReg1, XmmReg2_m16 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x32; (XmmReg1 & YmmReg1) ... & XmmReg2_m16
{
	local tmp:16 = vpmovzxbq_avx( XmmReg2_m16 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2272(id0.1777) printpiece=[VPMOVZXBQ,  ,  B, ,,  ,  D]
Pattern id=1777 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:32:XX:XX:XX)

Line avx2.sinc:479 :VPMOVZXBQ YmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x32; YmmReg1 ... & XmmReg2_m32
{
	YmmReg1 = vpmovzxbq_avx2( XmmReg2_m32 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:479(id0.1984) printpiece=[VPMOVZXBQ,  ,  B, ,,  ,  C]
Pattern id=1984 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:32:XX:XX:XX)

Line ia.sinc:4006 :XOR Reg16,rm16    is vexMode=0 & opsize=0 & byte=0x33; rm16 & Reg16 ...        { logicalflags(); Reg16 = Reg16 ^  rm16; resultflags(Reg16); }
0: Constructor line ia.sinc:4006(id0.648) printpiece=[XOR,  ,  B, ,,  A]
Pattern id=648 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:33:XX:XX:XX)

Line ia.sinc:4007 :XOR Reg32,rm32    is vexMode=0 & opsize=1 & byte=0x33; rm32 & Reg32 ... & check_Reg32_dest ... { logicalflags(); Reg32 = Reg32 ^  rm32; build check_Reg32_dest; resultflags(Reg32); }
0: Constructor line ia.sinc:4007(id0.649) printpiece=[XOR,  ,  B, ,,  A]
Pattern id=649 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:33:XX:XX:XX)

Line avx.sinc:2281 :VPMOVZXWD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x33; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovzxwd_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2281(id0.1778) printpiece=[VPMOVZXWD,  ,  B, ,,  ,  D]
Pattern id=1778 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:33:XX:XX:XX)

Line avx2.sinc:487 :VPMOVZXWD YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x33; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovzxwd_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:487(id0.1985) printpiece=[VPMOVZXWD,  ,  B, ,,  ,  C]
Pattern id=1985 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:33:XX:XX:XX)

Line ia.sinc:3982 :XOR AL,imm8       is vexMode=0 & byte=0x34; AL & imm8                          { logicalflags();    AL =    AL ^  imm8; resultflags(   AL); }
0: Constructor line ia.sinc:3982(id0.636) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=636 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:34:XX:XX:XX)

Line avx.sinc:2290 :VPMOVZXWQ XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x34; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vpmovzxwq_avx( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2290(id0.1779) printpiece=[VPMOVZXWQ,  ,  B, ,,  ,  D]
Pattern id=1779 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:34:XX:XX:XX)

Line avx2.sinc:495 :VPMOVZXWQ YmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x34; YmmReg1 ... & XmmReg2_m64
{
	YmmReg1 = vpmovzxwq_avx2( XmmReg2_m64 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:495(id0.1986) printpiece=[VPMOVZXWQ,  ,  B, ,,  ,  C]
Pattern id=1986 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:34:XX:XX:XX)

Line ia.sinc:3983 :XOR AX,imm16      is vexMode=0 & opsize=0 & byte=0x35; AX & imm16              { logicalflags();    AX =    AX ^ imm16; resultflags(   AX); }
0: Constructor line ia.sinc:3983(id0.637) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=637 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:35:XX:XX:XX)

Line ia.sinc:3984 :XOR EAX,imm32     is vexMode=0 & opsize=1 & byte=0x35; EAX & imm32 & check_EAX_dest	{ logicalflags();  EAX = EAX ^ imm32; build check_EAX_dest; resultflags(  EAX);}
0: Constructor line ia.sinc:3984(id0.638) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=638 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:35:XX:XX:XX)

Line avx.sinc:2299 :VPMOVZXDQ XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x35; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpmovzxdq_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2299(id0.1780) printpiece=[VPMOVZXDQ,  ,  B, ,,  ,  D]
Pattern id=1780 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:35:XX:XX:XX)

Line avx2.sinc:503 :VPMOVZXDQ YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x35; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpmovzxdq_avx2( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:503(id0.1987) printpiece=[VPMOVZXDQ,  ,  B, ,,  ,  C]
Pattern id=1987 pattern=cmb:(ctx:SS:X[001x]:XC:0[010x]:XX,ins:35:XX:XX:XX)

Line ia.sinc:1501 :^instruction is instrPhase=0 & over=0x36; instruction     [ segover=2; ]  {} # SS override
:^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1501(id0.1) printpiece=[ A]
Pattern id=1 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:36:XX:XX:XX)

Line avx2.sinc:1056 :VPERMD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x36; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpermd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:1056(id0.2052) printpiece=[VPERMD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2052 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:36:XX:XX:XX)

Line ia.sinc:1639 :AAA			is vexMode=0 & bit64=0 & byte=0x37		{ local car = ((AL & 0xf) > 9) | AF; AL = (AL+6*car)&0xf; AH=AH+car; CF=car; AF=car; }
0: Constructor line ia.sinc:1639(id0.20) printpiece=[AAA]
Pattern id=20 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:37:XX:XX:XX)

Line avx.sinc:1909 :VPCMPGTQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x37; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpgtq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1909(id0.1738) printpiece=[VPCMPGTQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1738 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:37:XX:XX:XX)

Line avx2.sinc:247 :VPCMPGTQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x37; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpgtq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:247(id0.1955) printpiece=[VPCMPGTQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1955 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:37:XX:XX:XX)

Line ia.sinc:2214 :CMP rm8,Reg8       is vexMode=0 & byte=0x38; rm8 & Reg8 ...                { subflags(  rm8,Reg8 ); local tmp =   rm8 -   Reg8; resultflags(tmp); }
0: Constructor line ia.sinc:2214(id0.142) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=142 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:38:XX:XX:XX)

Line avx.sinc:2146 :VPMINSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_XmmReg; byte=0x38; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminsb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2146(id0.1763) printpiece=[VPMINSB,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1763 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:38:XX:XX:XX)

Line avx2.sinc:367 :VPMINSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_YmmReg; byte=0x38; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminsb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:367(id0.1970) printpiece=[VPMINSB,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1970 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:38:XX:XX:XX)

Line avx2_manual.sinc:3 :VINSERTI128 YmmReg1, vexVVVV_YmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x38; YmmReg1 ... & XmmReg2_m128; imm8 & imm8_0 {
	local tmp:16 = XmmReg2_m128;

	# ignoring all but the least significant bit
	if (imm8_0:1 == 0) goto <case0>;
	if (imm8_0:1 == 1) goto <case1>;

 <case0>
	YmmReg1[0,128] = tmp;
	YmmReg1[128,128] = vexVVVV_YmmReg[128,128];
	goto <done>;

 <case1>
	YmmReg1[0,128] = vexVVVV_YmmReg[0,128];
	YmmReg1[128,128] = tmp;

 <done>
}
0: Constructor line avx2_manual.sinc:3(id0.2074) printpiece=[VINSERTI128,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2074 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:38:XX:XX:XX)

Line ia.sinc:2215 :CMP rm16,Reg16     is vexMode=0 & opsize=0 & byte=0x39; rm16 & Reg16 ...       { subflags( rm16,Reg16); local tmp =  rm16 -  Reg16; resultflags(tmp); }
0: Constructor line ia.sinc:2215(id0.143) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=143 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:39:XX:XX:XX)

Line ia.sinc:2216 :CMP rm32,Reg32     is vexMode=0 & opsize=1 & byte=0x39; rm32 & Reg32 ...       { subflags( rm32, Reg32 ); local tmp =  rm32 -  Reg32; resultflags(tmp); }
0: Constructor line ia.sinc:2216(id0.144) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=144 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:39:XX:XX:XX)

Line avx.sinc:2164 :VPMINSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x39; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminsd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2164(id0.1765) printpiece=[VPMINSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1765 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:39:XX:XX:XX)

Line avx2.sinc:383 :VPMINSD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x39; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminsd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:383(id0.1972) printpiece=[VPMINSD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1972 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:39:XX:XX:XX)

Line avx2.sinc:901 :VEXTRACTI128 XmmReg2_m128, YmmReg1, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0); byte=0x39; YmmReg1 ... & XmmReg2_m128; imm8
{
	XmmReg2_m128 = vextracti128_avx2( YmmReg1, imm8:1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx2.sinc:901(id0.2039) printpiece=[VEXTRACTI128,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2039 pattern=cmb:(ctx:SS:X2:XC:0[011x]:XX,ins:39:XX:XX:XX)

Line ia.sinc:2220 :CMP Reg8,rm8       is vexMode=0 & byte=0x3a; rm8 & Reg8 ...                            { subflags( Reg8,rm8  ); local tmp =  Reg8 -    rm8; resultflags(tmp); } 
0: Constructor line ia.sinc:2220(id0.145) printpiece=[CMP,  ,  B, ,,  A]
Pattern id=145 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:3A:XX:XX:XX)

Line avx.sinc:2182 :VPMINUW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_XmmReg; byte=0x3A; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminuw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2182(id0.1767) printpiece=[VPMINUW,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1767 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3A:XX:XX:XX)

Line avx2.sinc:399 :VPMINUW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_YmmReg; byte=0x3A; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminuw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:399(id0.1974) printpiece=[VPMINUW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1974 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3A:XX:XX:XX)

Line ia.sinc:2221 :CMP Reg16,rm16     is vexMode=0 & opsize=0 & byte=0x3b; rm16 & Reg16 ...       { subflags(Reg16,rm16 ); local tmp = Reg16 -   rm16; resultflags(tmp); }
0: Constructor line ia.sinc:2221(id0.146) printpiece=[CMP,  ,  B, ,,  A]
Pattern id=146 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:3B:XX:XX:XX)

Line ia.sinc:2222 :CMP Reg32,Rmr32     is vexMode=0 & opsize=1 & byte=0x3b; Reg32 & mod=3 & Rmr32       { subflags(Reg32,Rmr32 ); local tmp = Reg32 -   Rmr32; resultflags(tmp); }
0: Constructor line ia.sinc:2222(id0.147) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=147 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:3B:[11xx]X:XX:XX)

Line ia.sinc:2223 :CMP Reg32,m32     is vexMode=0 & opsize=1 & byte=0x3b; Reg32 ... & m32      {subflags(Reg32,m32 ); local tmp = Reg32 -   m32; resultflags(tmp); }
1: Constructor line ia.sinc:2223(id0.148) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=148 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:3B:XX:XX:XX)

Line avx.sinc:2191 :VPMINUD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x3B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminud_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2191(id0.1768) printpiece=[VPMINUD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1768 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3B:XX:XX:XX)

Line avx2.sinc:407 :VPMINUD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x3B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminud_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:407(id0.1975) printpiece=[VPMINUD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1975 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3B:XX:XX:XX)

Line ia.sinc:2197 :CMP AL,imm8        is vexMode=0 & byte=0x3c; AL & imm8                                 { subflags(   AL,imm8 ); local tmp =    AL -   imm8; resultflags(tmp); }
0: Constructor line ia.sinc:2197(id0.134) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=134 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:3C:XX:XX:XX)

Line avx.sinc:2092 :VPMAXSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x3C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxsb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2092(id0.1757) printpiece=[VPMAXSB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1757 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3C:XX:XX:XX)

Line avx2.sinc:319 :VPMAXSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x3C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxsb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:319(id0.1964) printpiece=[VPMAXSB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1964 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3C:XX:XX:XX)

Line ia.sinc:2198 :CMP AX,imm16       is vexMode=0 & opsize=0 & byte=0x3d; AX & imm16         { subflags(   AX,imm16); local tmp =    AX -  imm16; resultflags(tmp); }
0: Constructor line ia.sinc:2198(id0.135) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=135 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:3D:XX:XX:XX)

Line ia.sinc:2199 :CMP EAX,imm32      is vexMode=0 & opsize=1 & byte=0x3d; EAX & imm32            { subflags(  EAX,imm32); local tmp =   EAX -  imm32; resultflags(tmp); }
0: Constructor line ia.sinc:2199(id0.136) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=136 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:3D:XX:XX:XX)

Line avx.sinc:2110 :VPMAXSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x3D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxsd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2110(id0.1759) printpiece=[VPMAXSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1759 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3D:XX:XX:XX)

Line avx2.sinc:335 :VPMAXSD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x3D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxsd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:335(id0.1966) printpiece=[VPMAXSD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1966 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3D:XX:XX:XX)

Line ia.sinc:1502 :^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1502(id0.2) printpiece=[ A]
Pattern id=2 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:3E:XX:XX:XX)

Line avx.sinc:2128 :VPMAXUW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_XmmReg; byte=0x3E; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxuw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:2128(id0.1761) printpiece=[VPMAXUW,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1761 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3E:XX:XX:XX)

Line ia.sinc:1502 :^instruction is instrPhase=0 & over=0x3e; instruction     [ segover=3; ]  {} # DS override
:^instruction is instrPhase=0 & over=0x26; instruction     [ segover=4; ]  {} # ES override
:^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1502(id0.2) printpiece=[ A]
Pattern id=2 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:3E:XX:XX:XX)

Line avx2.sinc:351 :VPMAXUW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & vexVVVV_YmmReg; byte=0x3E; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxuw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:351(id0.1968) printpiece=[VPMAXUW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1968 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3E:XX:XX:XX)

Line ia.sinc:1642 :AAS			is vexMode=0 & bit64=0 & byte=0x3f		{ local car = ((AL & 0xf) > 9) | AF; AL = (AL-6*car)&0xf; AH=AH-car; CF=car; AF=car; }
0: Constructor line ia.sinc:1642(id0.23) printpiece=[AAS]
Pattern id=23 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:3F:XX:XX:XX)

Line avx.sinc:2137 :VPMAXUD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x3F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxud_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2137(id0.1762) printpiece=[VPMAXUD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1762 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:3F:XX:XX:XX)

Line avx2.sinc:359 :VPMAXUD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x3F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxud_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:359(id0.1969) printpiece=[VPMAXUD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1969 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:3F:XX:XX:XX)

Line ia.sinc:2786 :INC  Rmr16        is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & row = 4 & page = 0 & Rmr16 { OF = scarry(Rmr16,1);   Rmr16 =  Rmr16 + 1; resultflags( Rmr16); }
0: Constructor line ia.sinc:2786(id0.201) printpiece=[INC,  ,  A]
Pattern id=201 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:4[0xxx]:XX:XX:XX)

Line ia.sinc:2787 :INC  Rmr32        is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & row = 4 & page = 0 & Rmr32 { OF = scarry(Rmr32,1);   Rmr32 =  Rmr32 + 1; resultflags( Rmr32); }
0: Constructor line ia.sinc:2787(id0.202) printpiece=[INC,  ,  A]
Pattern id=202 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:4[0xxx]:XX:XX:XX)

Line avx.sinc:2344 :VPMULLD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x40; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmulld_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2344(id0.1785) printpiece=[VPMULLD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1785 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:40:XX:XX:XX)

Line avx.sinc:891 :VDPPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x40; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vdpps_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:891(id0.1618) printpiece=[VDPPS,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1618 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:40:XX:XX:XX)

Line avx2.sinc:543 :VPMULLD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x40; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmulld_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:543(id0.1992) printpiece=[VPMULLD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1992 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][010x]:XX,ins:40:XX:XX:XX)

Line avx.sinc:899 :VDPPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x40; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vdpps_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:899(id0.1619) printpiece=[VDPPS,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1619 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:40:XX:XX:XX)

Line avx.sinc:2000 :VPHMINPOSUW XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0x41; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vphminposuw_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2000(id0.1748) printpiece=[VPHMINPOSUW,  ,  B, ,,  ,  D]
Pattern id=1748 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:41:XX:XX:XX)

Line avx.sinc:882 :VDPPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x41; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vdppd_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:882(id0.1617) printpiece=[VDPPD,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1617 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:41:XX:XX:XX)

Line avx.sinc:1547 :VMPSADBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x42; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vmpsadbw_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1547(id0.1697) printpiece=[VMPSADBW,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1697 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:42:XX:XX:XX)

Line avx2.sinc:15 :VMPSADBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x42; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vmpsadbw_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:15(id0.1926) printpiece=[VMPSADBW,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1926 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][011x]:XX,ins:42:XX:XX:XX)

Line pclmulqdq.sinc:93 :VPCLMULLQLQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; byte=0x00
{
    local src1:16 = zext(vexVVVV_XmmReg[0,64]);
    local src2:16 = zext(XmmReg2[0,64]);
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:93(id0.2094) printpiece=[VPCLMULLQLQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=2094 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:00:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
2: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:101 :VPCLMULHQLQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; byte=0x01
{
    local src1:16 = zext(vexVVVV_XmmReg[64,64]);
    local src2:16 = zext(XmmReg2[0,64]);
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:101(id0.2095) printpiece=[VPCLMULHQLQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=2095 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:01:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
2: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:109 :VPCLMULLQHQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; byte=0x10
{
    local src1:16 = zext(vexVVVV_XmmReg[0,64]);
    local src2:16 = zext(XmmReg2[64,64]);
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:109(id0.2096) printpiece=[VPCLMULLQHQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=2096 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:10:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
2: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:117 :VPCLMULHQHQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; byte=0x11
{
    local src1:16 = zext(vexVVVV_XmmReg[64,64]);
    local src2:16 = zext(XmmReg2[64,64]);
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:117(id0.2097) printpiece=[VPCLMULHQHQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=2097 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:11:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
2: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line pclmulqdq.sinc:125 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; xmmmod=3 & (XmmReg1 & YmmReg1) & XmmReg2; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>
		
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(XmmReg2[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(XmmReg2[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line pclmulqdq.sinc:125(id0.2098) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2098 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:[11xx]X:XX:XX)

Line pclmulqdq.sinc:149 :VPCLMULQDQ XmmReg1, vexVVVV_XmmReg, m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x44; (XmmReg1 & YmmReg1) ... & m128; imm8 & imm8_4 & imm8_0
{
	if (imm8_0:1) goto <src1_b>;
		src1:16 = zext(vexVVVV_XmmReg[0,64]);
		goto <done1>;
		
	<src1_b>
		src1 = zext(vexVVVV_XmmReg[64,64]);
	
	<done1>

        local m:16 = m128;
	if (imm8_4:1) goto <src2_b>;
		src2:16 = zext(m[0,64]);
		goto <done2>;
		
	<src2_b>
		src2 = zext(m[64,64]);
		
	<done2>
	
    pclmul(src1,src2,XmmReg1);
	YmmReg1 = zext(XmmReg1);
}
1: Constructor line pclmulqdq.sinc:149(id0.2099) printpiece=[VPCLMULQDQ,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=2099 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][011x]:XX,ins:44:XX:XX:XX)

Line avx2.sinc:1192 :VPSRLVD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x45; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrlvd_avx2( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1192(id0.2070) printpiece=[VPSRLVD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2070 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:45:XX:XX:XX)

Line avx2.sinc:1209 :VPSRLVD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x45; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsrlvd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1209(id0.2072) printpiece=[VPSRLVD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2072 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:45:XX:XX:XX)

Line avx2.sinc:1201 :VPSRLVQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x45; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrlvq_avx2( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1201(id0.2071) printpiece=[VPSRLVQ,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2071 pattern=cmb:(ctx:SS:X3:X[10xx]:[xx00][010x]:XX,ins:45:XX:XX:XX)

Line avx2.sinc:1216 :VPSRLVQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x45; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsrlvq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1216(id0.2073) printpiece=[VPSRLVQ,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2073 pattern=cmb:(ctx:SS:X3:X[11xx]:[xx00][010x]:XX,ins:45:XX:XX:XX)

Line avx2.sinc:1176 :VPSRAVD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x46; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsravd_avx2( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1176(id0.2068) printpiece=[VPSRAVD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2068 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:46:XX:XX:XX)

Line avx2.sinc:1184 :VPSRAVD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x46; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsravd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1184(id0.2069) printpiece=[VPSRAVD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2069 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:46:XX:XX:XX)

Line avx2.sinc:1048 :VPERM2I128 YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x46; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vperm2i128_avx2( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1048(id0.2051) printpiece=[VPERM2I128,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2051 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:46:XX:XX:XX)

Line avx2.sinc:1144 :VPSLLVD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x47; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsllvd_avx2( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1144(id0.2064) printpiece=[VPSLLVD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2064 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:47:XX:XX:XX)

Line avx2.sinc:1161 :VPSLLVD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x47; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsllvd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1161(id0.2066) printpiece=[VPSLLVD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2066 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:47:XX:XX:XX)

Line avx2.sinc:1153 :VPSLLVQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x47; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsllvq_avx2( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1153(id0.2065) printpiece=[VPSLLVQ,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2065 pattern=cmb:(ctx:SS:X3:X[10xx]:[xx00][010x]:XX,ins:47:XX:XX:XX)

Line avx2.sinc:1168 :VPSLLVQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x47; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsllvq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1168(id0.2067) printpiece=[VPSLLVQ,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2067 pattern=cmb:(ctx:SS:X3:X[11xx]:[xx00][010x]:XX,ins:47:XX:XX:XX)

Line ia.sinc:2432 :DEC Rmr16     is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & row=4 & page=1 & Rmr16  { OF = sborrow(Rmr16,1);   Rmr16 =  Rmr16 - 1; resultflags( Rmr16); }
0: Constructor line ia.sinc:2432(id0.165) printpiece=[DEC,  ,  A]
Pattern id=165 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:4[1xxx]:XX:XX:XX)

Line ia.sinc:2433 :DEC Rmr32     is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & row=4 & page=1 & Rmr32 & check_Rmr32_dest  { OF = sborrow(Rmr32,1);   Rmr32 =  Rmr32 - 1; build check_Rmr32_dest; resultflags( Rmr32); }
0: Constructor line ia.sinc:2433(id0.166) printpiece=[DEC,  ,  A]
Pattern id=166 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:4[1xxx]:XX:XX:XX)

Line avx.sinc:1818 :VPBLENDVB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x4C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; Xmm_imm8_7_4
{
	local tmp:16 = vpblendvb_avx( vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1818(id0.1728) printpiece=[VPBLENDVB,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1728 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:4C:XX:XX:XX)

Line avx2.sinc:183 :VPBLENDVB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x4C; YmmReg1 ... & YmmReg2_m256; Ymm_imm8_7_4
{
	YmmReg1 = vpblendvb_avx2( vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:183(id0.1947) printpiece=[VPBLENDVB,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1947 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:4C:XX:XX:XX)

Line avx.sinc:201 :VBLENDVPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x4A; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; Xmm_imm8_7_4
{
	local tmp:16 = vblendvps_avx( vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:201(id0.1573) printpiece=[VBLENDVPS,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1573 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:4A:XX:XX:XX)

Line avx.sinc:209 :VBLENDVPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x4A; YmmReg1 ... & YmmReg2_m256; Ymm_imm8_7_4
{
	YmmReg1 = vblendvps_avx( vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:209(id0.1574) printpiece=[VBLENDVPS,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1574 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:4A:XX:XX:XX)

Line avx.sinc:185 :VBLENDVPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x4B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; Xmm_imm8_7_4
{
	local tmp:16 = vblendvpd_avx( vexVVVV_XmmReg, XmmReg2_m128, Xmm_imm8_7_4 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:185(id0.1571) printpiece=[VBLENDVPD,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1571 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][011x]:XX,ins:4B:XX:XX:XX)

Line avx.sinc:193 :VBLENDVPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x4B; YmmReg1 ... & YmmReg2_m256; Ymm_imm8_7_4
{
	YmmReg1 = vblendvpd_avx( vexVVVV_YmmReg, YmmReg2_m256, Ymm_imm8_7_4 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:193(id0.1572) printpiece=[VBLENDVPD,  ,  B, ,,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=1572 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][011x]:XX,ins:4B:XX:XX:XX)

Line ia.sinc:3341 :PUSH Rmr16     is vexMode=0 & addrsize=0 & opsize=0 & row=5 & page=0 & Rmr16       { push22(Rmr16); }
0: Constructor line ia.sinc:3341(id0.404) printpiece=[PUSH,  ,  A]
Pattern id=404 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:5[0xxx]:XX:XX:XX)

Line ia.sinc:3343 :PUSH Rmr32     is vexMode=0 & addrsize=0 & opsize=1 & row=5 & page=0 & Rmr32       { push24(Rmr32); }
0: Constructor line ia.sinc:3343(id0.406) printpiece=[PUSH,  ,  A]
Pattern id=406 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:5[0xxx]:XX:XX:XX)

Line ia.sinc:3342 :PUSH Rmr16     is vexMode=0 & addrsize=1 & opsize=0 & row=5 & page=0 & Rmr16       { push42(Rmr16); }
0: Constructor line ia.sinc:3342(id0.405) printpiece=[PUSH,  ,  A]
Pattern id=405 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:5[0xxx]:XX:XX:XX)

Line ia.sinc:3344 :PUSH Rmr32     is vexMode=0 & addrsize=1 & opsize=1 & row=5 & page=0 & Rmr32       { push44(Rmr32); }
0: Constructor line ia.sinc:3344(id0.407) printpiece=[PUSH,  ,  A]
Pattern id=407 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:5[0xxx]:XX:XX:XX)

Line avx.sinc:1352 :VMOVMSKPS Reg32, XmmReg2 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x50; Reg32 & (mod=0x3 & XmmReg2)
{
	Reg32 = vmovmskps_avx( XmmReg2 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1352(id0.1674) printpiece=[VMOVMSKPS,  ,  B, ,,  ,  C]
Pattern id=1674 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:50:[11xx]X:XX:XX)

Line avx.sinc:1359 :VMOVMSKPS Reg32, YmmReg2 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x50; Reg32 & (mod=0x3 & YmmReg2)
{
	Reg32 = vmovmskps_avx( YmmReg2 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1359(id0.1675) printpiece=[VMOVMSKPS,  ,  B, ,,  ,  C]
Pattern id=1675 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:50:[11xx]X:XX:XX)

Line avx.sinc:1337 :VMOVMSKPD Reg32, XmmReg2 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x50; Reg32 & (mod=0x3 & XmmReg2)
{
	Reg32 = vmovmskpd_avx( XmmReg2 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1337(id0.1672) printpiece=[VMOVMSKPD,  ,  B, ,,  ,  C]
Pattern id=1672 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:50:[11xx]X:XX:XX)

Line avx.sinc:1344 :VMOVMSKPD Reg32, YmmReg2 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x50; Reg32 & (mod=0x3 & YmmReg2)
{
	Reg32 = vmovmskpd_avx( YmmReg2 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1344(id0.1673) printpiece=[VMOVMSKPD,  ,  B, ,,  ,  C]
Pattern id=1673 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:50:[11xx]X:XX:XX)

Line avx.sinc:2902 :VSQRTPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x51; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vsqrtps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2902(id0.1852) printpiece=[VSQRTPS,  ,  B, ,,  ,  D]
Pattern id=1852 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2910 :VSQRTPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x51; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vsqrtps_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2910(id0.1853) printpiece=[VSQRTPS,  ,  B, ,,  ,  C]
Pattern id=1853 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2886 :VSQRTPD XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x51; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vsqrtpd_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2886(id0.1850) printpiece=[VSQRTPD,  ,  B, ,,  ,  D]
Pattern id=1850 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2894 :VSQRTPD YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x51; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vsqrtpd_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2894(id0.1851) printpiece=[VSQRTPD,  ,  B, ,,  ,  C]
Pattern id=1851 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2927 :VSQRTSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x51; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vsqrtss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2927(id0.1855) printpiece=[VSQRTSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1855 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2918 :VSQRTSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x51; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vsqrtsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2918(id0.1854) printpiece=[VSQRTSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1854 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:51:XX:XX:XX)

Line avx.sinc:2829 :VRSQRTPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x52; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vrsqrtps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2829(id0.1843) printpiece=[VRSQRTPS,  ,  B, ,,  ,  D]
Pattern id=1843 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:52:XX:XX:XX)

Line avx.sinc:2837 :VRSQRTPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x52; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vrsqrtps_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2837(id0.1844) printpiece=[VRSQRTPS,  ,  B, ,,  ,  C]
Pattern id=1844 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:52:XX:XX:XX)

Line avx.sinc:2845 :VRSQRTSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x52; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vrsqrtss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2845(id0.1845) printpiece=[VRSQRTSS,  ,  D, ,,  ,  C, ,,  ,  F]
Pattern id=1845 pattern=cmb:(ctx:SS:X[010x]:X[1xxx]:[xx00][001x]:XX,ins:52:XX:XX:XX)

Line avx.sinc:2754 :VRCPPS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x53; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vrcpps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2754(id0.1834) printpiece=[VRCPPS,  ,  B, ,,  ,  D]
Pattern id=1834 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:53:XX:XX:XX)

Line avx.sinc:2762 :VRCPPS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x53; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vrcpps_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2762(id0.1835) printpiece=[VRCPPS,  ,  B, ,,  ,  C]
Pattern id=1835 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:53:XX:XX:XX)

Line avx.sinc:2770 :VRCPSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_LIG) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x53; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vrcpss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2770(id0.1836) printpiece=[VRCPSS,  ,  D, ,,  ,  C, ,,  ,  F]
Pattern id=1836 pattern=cmb:(ctx:SS:X[010x]:X[1xxx]:[xx00][001x]:XX,ins:53:XX:XX:XX)

Line avx.sinc:105 :VANDPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x54; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vandps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:105(id0.1561) printpiece=[VANDPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1561 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:54:XX:XX:XX)

Line avx.sinc:113 :VANDPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x54; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vandps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:113(id0.1562) printpiece=[VANDPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1562 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:54:XX:XX:XX)

Line avx.sinc:89 :VANDPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x54; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vandpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:89(id0.1559) printpiece=[VANDPD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1559 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:54:XX:XX:XX)

Line avx.sinc:97 :VANDPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x54; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vandpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:97(id0.1560) printpiece=[VANDPD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1560 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:54:XX:XX:XX)

Line avx.sinc:137 :VANDNPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x55; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vandnps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:137(id0.1565) printpiece=[VANDNPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1565 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:55:XX:XX:XX)

Line avx.sinc:145 :VANDNPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x55; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vandnps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:145(id0.1566) printpiece=[VANDNPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1566 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:55:XX:XX:XX)

Line avx.sinc:121 :VANDNPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x55; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vandnpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:121(id0.1563) printpiece=[VANDNPD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1563 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:55:XX:XX:XX)

Line avx.sinc:129 :VANDNPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x55; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vandnpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:129(id0.1564) printpiece=[VANDNPD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1564 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:55:XX:XX:XX)

Line avx.sinc:1622 :VORPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x56; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vorps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1622(id0.1706) printpiece=[VORPS,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1706 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:56:XX:XX:XX)

Line avx.sinc:1630 :VORPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x56; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vorps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1630(id0.1707) printpiece=[VORPS,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1707 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:56:XX:XX:XX)

Line avx.sinc:1606 :VORPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0x56; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vorpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1606(id0.1704) printpiece=[VORPD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1704 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:56:XX:XX:XX)

Line avx.sinc:1614 :VORPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0x56; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vorpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1614(id0.1705) printpiece=[VORPD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1705 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:56:XX:XX:XX)

Line avx.sinc:3338 :VXORPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x57; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vxorps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3338(id0.1907) printpiece=[VXORPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1907 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:57:XX:XX:XX)

Line avx.sinc:3346 :VXORPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x57; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vxorps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3346(id0.1908) printpiece=[VXORPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1908 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:57:XX:XX:XX)

Line avx.sinc:3322 :VXORPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x57; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vxorpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:3322(id0.1905) printpiece=[VXORPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1905 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:57:XX:XX:XX)

Line avx.sinc:3330 :VXORPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x57; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vxorpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:3330(id0.1906) printpiece=[VXORPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1906 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:57:XX:XX:XX)

Line ia.sinc:3279 :POP Rmr16      is vexMode=0 & addrsize=0 & opsize=0 & row=5 & page=1 & Rmr16       { pop22(Rmr16); }
0: Constructor line ia.sinc:3279(id0.369) printpiece=[POP,  ,  A]
Pattern id=369 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:5[1xxx]:XX:XX:XX)

Line ia.sinc:3281 :POP Rmr32      is vexMode=0 & addrsize=0 & opsize=1 & row=5 & page=1 & Rmr32 		{ pop24(Rmr32); }
0: Constructor line ia.sinc:3281(id0.371) printpiece=[POP,  ,  A]
Pattern id=371 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:5[1xxx]:XX:XX:XX)

Line ia.sinc:3280 :POP Rmr16      is vexMode=0 & addrsize=1 & opsize=0 & row=5 & page=1 & Rmr16       { pop42(Rmr16); }
0: Constructor line ia.sinc:3280(id0.370) printpiece=[POP,  ,  A]
Pattern id=370 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:5[1xxx]:XX:XX:XX)

Line ia.sinc:3282 :POP Rmr32      is vexMode=0 & addrsize=1 & opsize=1 & row=5 & page=1 & Rmr32 		{ pop44(Rmr32); }
0: Constructor line ia.sinc:3282(id0.372) printpiece=[POP,  ,  A]
Pattern id=372 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:5[1xxx]:XX:XX:XX)

Line avx.sinc:23 :VADDPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x58; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vaddps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:23(id0.1551) printpiece=[VADDPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1551 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:31 :VADDPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x58; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vaddps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:31(id0.1552) printpiece=[VADDPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1552 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:7 :VADDPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x58; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vaddpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:7(id0.1549) printpiece=[VADDPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1549 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx2.sinc:1008 :VPBROADCASTD XmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x58; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vpbroadcastd_avx2( XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1008(id0.2046) printpiece=[VPBROADCASTD,  ,  A, ,,  ,  C]
Pattern id=2046 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:15 :VADDPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x58; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vaddpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:15(id0.1550) printpiece=[VADDPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1550 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx2.sinc:1016 :VPBROADCASTD YmmReg1, XmmReg2_m32 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x58; YmmReg1 ... & XmmReg2_m32
{
	YmmReg1 = vpbroadcastd_avx2( XmmReg2_m32 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1016(id0.2047) printpiece=[VPBROADCASTD,  ,  A, ,,  ,  B]
Pattern id=2047 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:48 :VADDSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x58; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vaddss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:48(id0.1554) printpiece=[VADDSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1554 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:39 :VADDSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x58; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vaddsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:39(id0.1553) printpiece=[VADDSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1553 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:58:XX:XX:XX)

Line avx.sinc:1572 :VMULPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x59; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmulps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1572(id0.1700) printpiece=[VMULPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1700 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:1580 :VMULPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x59; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmulps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1580(id0.1701) printpiece=[VMULPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1701 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:1556 :VMULPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x59; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmulpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1556(id0.1698) printpiece=[VMULPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1698 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx2.sinc:1024 :VPBROADCASTQ XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x59; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vpbroadcastq_avx2( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1024(id0.2048) printpiece=[VPBROADCASTQ,  ,  A, ,,  ,  C]
Pattern id=2048 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:1564 :VMULPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x59; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmulpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1564(id0.1699) printpiece=[VMULPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1699 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx2.sinc:1032 :VPBROADCASTQ YmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x59; YmmReg1 ... & XmmReg2_m64
{
	YmmReg1 = vpbroadcastq_avx2( XmmReg2_m64 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1032(id0.2049) printpiece=[VPBROADCASTQ,  ,  A, ,,  ,  B]
Pattern id=2049 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:1597 :VMULSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x59; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vmulss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1597(id0.1703) printpiece=[VMULSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1703 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:1588 :VMULSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x59; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vmulsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1588(id0.1702) printpiece=[VMULSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1702 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:59:XX:XX:XX)

Line avx.sinc:631 :VCVTPS2PD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x5A; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vcvtps2pd_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:631(id0.1593) printpiece=[VCVTPS2PD,  ,  B, ,,  ,  D]
Pattern id=1593 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:639 :VCVTPS2PD YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x5A; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vcvtps2pd_avx( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:639(id0.1594) printpiece=[VCVTPS2PD,  ,  B, ,,  ,  C]
Pattern id=1594 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:598 :VCVTPD2PS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x5A; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvtpd2ps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:598(id0.1589) printpiece=[VCVTPD2PS,  ,  B, ,,  ,  D]
Pattern id=1589 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:606 :VCVTPD2PS XmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x5A; (XmmReg1 & YmmReg1) ... & YmmReg2_m256
{
	local tmp:16 = vcvtpd2ps_avx( YmmReg2_m256 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:606(id0.1590) printpiece=[VCVTPD2PS,  ,  B, ,,  ,  D]
Pattern id=1590 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:5A:XX:XX:XX)

Line avx2.sinc:1040 :VBROADCASTI128 YmmReg1, m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x5A; YmmReg1 ... & m128
{
	YmmReg1 = vbroadcasti128_avx2( m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1040(id0.2050) printpiece=[VBROADCASTI128,  ,  A, ,,  ,  B]
Pattern id=2050 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:742 :VCVTSS2SD XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5A; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vcvtss2sd_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:742(id0.1603) printpiece=[VCVTSS2SD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1603 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:695 :VCVTSD2SS XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5A; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vcvtsd2ss_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:695(id0.1600) printpiece=[VCVTSD2SS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1600 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:5A:XX:XX:XX)

Line avx.sinc:565 :VCVTDQ2PS XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvtdq2ps_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:565(id0.1585) printpiece=[VCVTDQ2PS,  ,  B, ,,  ,  D]
Pattern id=1585 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:573 :VCVTDQ2PS YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vcvtdq2ps_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:573(id0.1586) printpiece=[VCVTDQ2PS,  ,  B, ,,  ,  C]
Pattern id=1586 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:615 :VCVTPS2DQ XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvtps2dq_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:615(id0.1591) printpiece=[VCVTPS2DQ,  ,  B, ,,  ,  D]
Pattern id=1591 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:623 :VCVTPS2DQ YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vcvtps2dq_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:623(id0.1592) printpiece=[VCVTPS2DQ,  ,  B, ,,  ,  C]
Pattern id=1592 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:784 :VCVTTPS2DQ XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvttps2dq_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:784(id0.1607) printpiece=[VCVTTPS2DQ,  ,  B, ,,  ,  D]
Pattern id=1607 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:792 :VCVTTPS2DQ YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x5B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vcvttps2dq_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:792(id0.1608) printpiece=[VCVTTPS2DQ,  ,  B, ,,  ,  C]
Pattern id=1608 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:5B:XX:XX:XX)

Line avx.sinc:2959 :VSUBPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vsubps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2959(id0.1859) printpiece=[VSUBPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1859 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:2967 :VSUBPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vsubps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2967(id0.1860) printpiece=[VSUBPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1860 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:2943 :VSUBPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vsubpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2943(id0.1857) printpiece=[VSUBPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1857 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:2951 :VSUBPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vsubpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2951(id0.1858) printpiece=[VSUBPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1858 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:2984 :VSUBSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5C; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vsubss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2984(id0.1862) printpiece=[VSUBSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1862 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:2975 :VSUBSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5C; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vsubsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2975(id0.1861) printpiece=[VSUBSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1861 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:5C:XX:XX:XX)

Line avx.sinc:1085 :VMINPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vminps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1085(id0.1642) printpiece=[VMINPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1642 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:1093 :VMINPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vminps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1093(id0.1643) printpiece=[VMINPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1643 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:1069 :VMINPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vminpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1069(id0.1640) printpiece=[VMINPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1640 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:1077 :VMINPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vminpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1077(id0.1641) printpiece=[VMINPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1641 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:1110 :VMINSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5D; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vminss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1110(id0.1645) printpiece=[VMINSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1645 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:1101 :VMINSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5D; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vminsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1101(id0.1644) printpiece=[VMINSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1644 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:5D:XX:XX:XX)

Line avx.sinc:848 :VDIVPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5E; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vdivps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:848(id0.1613) printpiece=[VDIVPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1613 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:856 :VDIVPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5E; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vdivps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:856(id0.1614) printpiece=[VDIVPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1614 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:832 :VDIVPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5E; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vdivpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:832(id0.1611) printpiece=[VDIVPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1611 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:840 :VDIVPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5E; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vdivpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:840(id0.1612) printpiece=[VDIVPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1612 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:873 :VDIVSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5E; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vdivss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:873(id0.1616) printpiece=[VDIVSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1616 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:864 :VDIVSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5E; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vdivsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:864(id0.1615) printpiece=[VDIVSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1615 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:5E:XX:XX:XX)

Line avx.sinc:1035 :VMAXPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmaxps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1035(id0.1636) printpiece=[VMAXPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1636 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line avx.sinc:1043 :VMAXPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmaxps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1043(id0.1637) printpiece=[VMAXPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1637 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line avx.sinc:1019 :VMAXPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmaxpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1019(id0.1634) printpiece=[VMAXPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1634 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line avx.sinc:1027 :VMAXPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x5F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmaxpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1027(id0.1635) printpiece=[VMAXPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1635 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line avx.sinc:1060 :VMAXSS XmmReg1, vexVVVV_XmmReg, XmmReg2_m32 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5F; (XmmReg1 & YmmReg1) ... & XmmReg2_m32
{
	local tmp:16 = vmaxss_avx( vexVVVV_XmmReg, XmmReg2_m32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1060(id0.1639) printpiece=[VMAXSS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1639 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line avx.sinc:1051 :VMAXSD XmmReg1, vexVVVV_XmmReg, XmmReg2_m64 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x5F; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vmaxsd_avx( vexVVVV_XmmReg, XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1051(id0.1638) printpiece=[VMAXSD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1638 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:5F:XX:XX:XX)

Line ia.sinc:3391 :PUSHA          is vexMode=0 & addrsize=0 & opsize=0 & byte=0x60            { local tmp=SP; push22(AX); push22(CX); push22(DX); push22(BX); push22(tmp); push22(BP); push22(SI); push22(DI); }
0: Constructor line ia.sinc:3391(id0.428) printpiece=[PUSHA]
Pattern id=428 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:60:XX:XX:XX)

Line ia.sinc:3393 :PUSHAD         is vexMode=0 & addrsize=0 & opsize=1 & byte=0x60            { local tmp=ESP; push24(EAX); push24(ECX); push24(EDX); push24(EBX); push24(tmp); push24(EBP); push24(ESI); push24(EDI); }
0: Constructor line ia.sinc:3393(id0.430) printpiece=[PUSHAD]
Pattern id=430 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:60:XX:XX:XX)

Line ia.sinc:3392 :PUSHA          is vexMode=0 & addrsize=1 & opsize=0 & byte=0x60            { local tmp=SP; push42(AX); push42(CX); push42(DX); push42(BX); push42(tmp); push42(BP); push42(SI); push42(DI); }
0: Constructor line ia.sinc:3392(id0.429) printpiece=[PUSHA]
Pattern id=429 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:60:XX:XX:XX)

Line ia.sinc:3394 :PUSHAD         is vexMode=0 & addrsize=1 & opsize=1 & byte=0x60            { local tmp=ESP; push44(EAX); push44(ECX); push44(EDX); push44(EBX); push44(tmp); push44(EBP); push44(ESI); push44(EDI); }
0: Constructor line ia.sinc:3394(id0.431) printpiece=[PUSHAD]
Pattern id=431 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:60:XX:XX:XX)

Line avx.sinc:2709 :VPUNPCKLBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x60; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpcklbw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2709(id0.1829) printpiece=[VPUNPCKLBW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1829 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:60:XX:XX:XX)

Line avx.sinc:1874 :VPCMPESTRM XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A); byte=0x60; XmmReg1 ... & XmmReg2_m128; imm8
{
	vpcmpestrm_avx( XmmReg1, XmmReg2_m128, imm8:1 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1874(id0.1734) printpiece=[VPCMPESTRM,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1734 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:60:XX:XX:XX)

Line avx2.sinc:861 :VPUNPCKLBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x60; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpcklbw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:861(id0.2034) printpiece=[VPUNPCKLBW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2034 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:60:XX:XX:XX)

Line ia.sinc:3305 :POPA           is vexMode=0 & addrsize=0 & opsize=0 & byte=0x61            { pop22(DI); pop22(SI); pop22(BP); tmp:2=0; pop22(tmp); pop22(BX); pop22(DX); pop22(CX); pop22(AX); }
0: Constructor line ia.sinc:3305(id0.383) printpiece=[POPA]
Pattern id=383 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:61:XX:XX:XX)

Line ia.sinc:3307 :POPAD          is vexMode=0 & addrsize=0 & opsize=1 & byte=0x61            { pop24(EDI); pop24(ESI); pop24(EBP); tmp:4=0; pop24(tmp); pop24(EBX); pop24(EDX); pop24(ECX); pop24(EAX); }
0: Constructor line ia.sinc:3307(id0.385) printpiece=[POPAD]
Pattern id=385 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:61:XX:XX:XX)

Line ia.sinc:3306 :POPA           is vexMode=0 & addrsize=1 & opsize=0 & byte=0x61            { pop42(DI); pop42(SI); pop42(BP); tmp:2=0; pop42(tmp); pop42(BX); pop42(DX); pop42(CX); pop42(AX); }
0: Constructor line ia.sinc:3306(id0.384) printpiece=[POPA]
Pattern id=384 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:61:XX:XX:XX)

Line ia.sinc:3308 :POPAD          is vexMode=0 & addrsize=1 & opsize=1 & byte=0x61            { pop44(EDI); pop44(ESI); pop44(EBP); tmp:4=0; pop44(tmp); pop44(EBX); pop44(EDX); pop44(ECX); pop44(EAX); }
0: Constructor line ia.sinc:3308(id0.386) printpiece=[POPAD]
Pattern id=386 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:61:XX:XX:XX)

Line avx.sinc:2718 :VPUNPCKLWD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x61; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpcklwd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2718(id0.1830) printpiece=[VPUNPCKLWD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1830 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:61:XX:XX:XX)

Line avx.sinc:1866 :VPCMPESTRI XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A); byte=0x61; XmmReg1 ... & XmmReg2_m128; imm8
{
	vpcmpestri_avx( XmmReg1, XmmReg2_m128, imm8:1 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1866(id0.1733) printpiece=[VPCMPESTRI,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1733 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:61:XX:XX:XX)

Line avx2.sinc:869 :VPUNPCKLWD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x61; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpcklwd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:869(id0.2035) printpiece=[VPUNPCKLWD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2035 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:61:XX:XX:XX)

Line ia.sinc:1738 :BOUND Reg16,m16    is vexMode=0 & bit64=0 & opsize=0 & byte=0x62; m16 & Reg16 ...      { }
0: Constructor line ia.sinc:1738(id0.67) printpiece=[BOUND,  ,  B, ,,  A]
Pattern id=67 pattern=cmb:(ctx:X[0x00]:XX:X[0xxx]:XX,ins:62:XX:XX:XX)

Line ia.sinc:1739 :BOUND Reg32,m32    is vexMode=0 & bit64=0 & opsize=1 & byte=0x62; m32 & Reg32 ...      { }
0: Constructor line ia.sinc:1739(id0.68) printpiece=[BOUND,  ,  B, ,,  A]
Pattern id=68 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:62:XX:XX:XX)

Line avx.sinc:2727 :VPUNPCKLDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x62; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpckldq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2727(id0.1831) printpiece=[VPUNPCKLDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1831 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:62:XX:XX:XX)

Line avx.sinc:1926 :VPCMPISTRM XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x62; XmmReg1 ... & XmmReg2_m128; imm8
{
	vpcmpistrm_avx( XmmReg1, XmmReg2_m128, imm8:1 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1926(id0.1740) printpiece=[VPCMPISTRM,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1740 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:62:XX:XX:XX)

Line avx2.sinc:877 :VPUNPCKLDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x62; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpckldq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:877(id0.2036) printpiece=[VPUNPCKLDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2036 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:62:XX:XX:XX)

Line ia.sinc:1735 :ARPL rm16,Reg16    is $(LONGMODE_OFF) & vexMode=0 & bit64=0 & byte=0x63; rm16 & Reg16 ...                { local rpldest=rm16&3; local rplsrc=Reg16&3; local rpldiff=rplsrc-rpldest;
                                          ZF = rpldiff s> 0; rm16 = rm16 + (zext(CF) * rpldiff); }
0: Constructor line ia.sinc:1735(id0.66) printpiece=[ARPL,  ,  A, ,,  B]
Pattern id=66 pattern=cmb:(ctx:X[0x00]:XX:X[0xxx]:XX,ins:63:XX:XX:XX)

Line ia.sinc:1735 :ARPL rm16,Reg16    is $(LONGMODE_OFF) & vexMode=0 & bit64=0 & byte=0x63; rm16 & Reg16 ...                { local rpldest=rm16&3; local rplsrc=Reg16&3; local rpldiff=rplsrc-rpldest;
                                          ZF = rpldiff s> 0; rm16 = rm16 + (zext(CF) * rpldiff); }
0: Constructor line ia.sinc:1735(id0.66) printpiece=[ARPL,  ,  A, ,,  B]
Pattern id=66 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:63:XX:XX:XX)

Line ia.sinc:3175 :MOVSXD Reg32,rm32  is vexMode=0 & bit64=1 & opsize=1 & byte=0x63; rm32 & Reg32 ... & check_Reg32_dest ... { Reg32 = rm32; build check_Reg32_dest; }
0: Constructor line ia.sinc:3175(id0.315) printpiece=[MOVSXD,  ,  B, ,,  A]
Pattern id=315 pattern=cmb:(ctx:X[1x01]:XX:X[0xxx]:XX,ins:63:XX:XX:XX)

Line ia.sinc:1735 :ARPL rm16,Reg16    is $(LONGMODE_OFF) & vexMode=0 & bit64=0 & byte=0x63; rm16 & Reg16 ...                { local rpldest=rm16&3; local rplsrc=Reg16&3; local rpldiff=rplsrc-rpldest;
                                          ZF = rpldiff s> 0; rm16 = rm16 + (zext(CF) * rpldiff); }
0: Constructor line ia.sinc:1735(id0.66) printpiece=[ARPL,  ,  A, ,,  B]
Pattern id=66 pattern=cmb:(ctx:X[0x10]:XX:X[0xxx]:XX,ins:63:XX:XX:XX)

Line ia.sinc:1735 :ARPL rm16,Reg16    is $(LONGMODE_OFF) & vexMode=0 & bit64=0 & byte=0x63; rm16 & Reg16 ...                { local rpldest=rm16&3; local rplsrc=Reg16&3; local rpldiff=rplsrc-rpldest;
                                          ZF = rpldiff s> 0; rm16 = rm16 + (zext(CF) * rpldiff); }
0: Constructor line ia.sinc:1735(id0.66) printpiece=[ARPL,  ,  A, ,,  B]
Pattern id=66 pattern=cmb:(ctx:X[0x11]:XX:X[0xxx]:XX,ins:63:XX:XX:XX)

Line avx.sinc:1665 :VPACKSSWB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x63; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpacksswb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1665(id0.1711) printpiece=[VPACKSSWB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1711 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:63:XX:XX:XX)

Line avx.sinc:1918 :VPCMPISTRI XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0x63; XmmReg1 ... & XmmReg2_m128; imm8
{
	vpcmpistri_avx( XmmReg1, XmmReg2_m128, imm8:1 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1918(id0.1739) printpiece=[VPCMPISTRI,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1739 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:63:XX:XX:XX)

Line avx2.sinc:47 :VPACKSSWB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x63; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpacksswb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:47(id0.1930) printpiece=[VPACKSSWB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1930 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:63:XX:XX:XX)

Line ia.sinc:1504 :^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1504(id0.4) printpiece=[ A]
Pattern id=4 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:64:XX:XX:XX)

Line avx.sinc:1882 :VPCMPGTB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x64; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpgtb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1882(id0.1735) printpiece=[VPCMPGTB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1735 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:64:XX:XX:XX)

Line ia.sinc:1504 :^instruction is instrPhase=0 & over=0x64; instruction     [ segover=5; ]  {} # FS override
:^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1504(id0.4) printpiece=[ A]
Pattern id=4 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:64:XX:XX:XX)

Line avx2.sinc:223 :VPCMPGTB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x64; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpgtb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:223(id0.1952) printpiece=[VPCMPGTB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1952 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:64:XX:XX:XX)

Line ia.sinc:1505 :^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1505(id0.5) printpiece=[ A]
Pattern id=5 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:65:XX:XX:XX)

Line avx.sinc:1891 :VPCMPGTW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x65; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpgtw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1891(id0.1736) printpiece=[VPCMPGTW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1736 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:65:XX:XX:XX)

Line ia.sinc:1505 :^instruction is instrPhase=0 & over=0x65; instruction     [ segover=6; ]  {} # GS override
:^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1505(id0.5) printpiece=[ A]
Pattern id=5 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:65:XX:XX:XX)

Line avx2.sinc:231 :VPCMPGTW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x65; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpgtw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:231(id0.1953) printpiece=[VPCMPGTW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1953 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:65:XX:XX:XX)

Line ia.sinc:1506 :^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1506(id0.6) printpiece=[ A]
Pattern id=6 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:66:XX:XX:XX)

Line avx.sinc:1900 :VPCMPGTD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x66; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpgtd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1900(id0.1737) printpiece=[VPCMPGTD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1737 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:66:XX:XX:XX)

Line ia.sinc:1506 :^instruction is instrPhase=0 & over=0x66; instruction     [ opsize=opsize $xor 1; mandover = mandover $xor 1; ] {} # Operand size override
:^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1506(id0.6) printpiece=[ A]
Pattern id=6 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:66:XX:XX:XX)

Line avx2.sinc:239 :VPCMPGTD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x66; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpgtd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:239(id0.1954) printpiece=[VPCMPGTD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1954 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:66:XX:XX:XX)

Line ia.sinc:1507 :^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1507(id0.7) printpiece=[ A]
Pattern id=7 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:67:XX:XX:XX)

Line avx.sinc:1692 :VPACKUSWB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x67; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpackuswb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:1692(id0.1714) printpiece=[VPACKUSWB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1714 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:67:XX:XX:XX)

Line ia.sinc:1507 :^instruction is instrPhase=0 & over=0x67; instruction     [ addrsize=addrsize $xor 1; ] {} # Address size override
:^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1507(id0.7) printpiece=[ A]
Pattern id=7 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:67:XX:XX:XX)

Line avx2.sinc:71 :VPACKUSWB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x67; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpackuswb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:71(id0.1933) printpiece=[VPACKUSWB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1933 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:67:XX:XX:XX)

Line ia.sinc:3360 :PUSH simm16_16    is vexMode=0 & addrsize=0 & opsize=0 & byte=0x68; simm16_16    { tmp:2=simm16_16; push22(tmp); }
0: Constructor line ia.sinc:3360(id0.412) printpiece=[PUSH,  ,  A]
Pattern id=412 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:68:XX:XX:XX)

Line ia.sinc:3365 :PUSH imm32     is vexMode=0 & addrsize=0 & opsize=1 & byte=0x68; imm32     { tmp:4=imm32; push24(tmp); }
0: Constructor line ia.sinc:3365(id0.414) printpiece=[PUSH,  ,  A]
Pattern id=414 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:68:XX:XX:XX)

Line ia.sinc:3361 :PUSH simm16_16    is vexMode=0 & addrsize=1 & opsize=0 & byte=0x68; simm16_16    { tmp:2=simm16_16; push42(tmp); }
0: Constructor line ia.sinc:3361(id0.413) printpiece=[PUSH,  ,  A]
Pattern id=413 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:68:XX:XX:XX)

Line ia.sinc:3366 :PUSH imm32     is vexMode=0 & addrsize=1 & opsize=1 & byte=0x68; imm32     { tmp:4=imm32; push44(tmp); }
0: Constructor line ia.sinc:3366(id0.415) printpiece=[PUSH,  ,  A]
Pattern id=415 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:68:XX:XX:XX)

Line avx.sinc:2673 :VPUNPCKHBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x68; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpckhbw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2673(id0.1825) printpiece=[VPUNPCKHBW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1825 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:68:XX:XX:XX)

Line avx2.sinc:829 :VPUNPCKHBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x68; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpckhbw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:829(id0.2030) printpiece=[VPUNPCKHBW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2030 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:68:XX:XX:XX)

Line ia.sinc:2751 :IMUL Reg16,rm16,simm16_16 is vexMode=0 & opsize=0 & byte=0x69; (rm16 & Reg16 ...) ; simm16_16    { tmp:4 = sext(rm16) * sext(simm16_16);
                                          Reg16 = tmp(0); high:2 = tmp(2); imultflags(Reg16,tmp);}
0: Constructor line ia.sinc:2751(id0.190) printpiece=[IMUL,  ,  B, ,,  A, ,,  C]
Pattern id=190 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:69:XX:XX:XX)

Line ia.sinc:2753 :IMUL Reg32,rm32,simm32_32 is vexMode=0 & opsize=1 & byte=0x69; (rm32 & Reg32 ... & check_Reg32_dest ...) ; simm32_32    { tmp:8 = sext(rm32) * sext(simm32_32);
                                          Reg32 = tmp(0); high:4 = tmp(4); imultflags(Reg32,tmp); build check_Reg32_dest; }
0: Constructor line ia.sinc:2753(id0.191) printpiece=[IMUL,  ,  B, ,,  A, ,,  D]
Pattern id=191 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:69:XX:XX:XX)

Line avx.sinc:2682 :VPUNPCKHWD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x69; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpckhwd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2682(id0.1826) printpiece=[VPUNPCKHWD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1826 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:69:XX:XX:XX)

Line avx2.sinc:837 :VPUNPCKHWD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x69; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpckhwd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:837(id0.2031) printpiece=[VPUNPCKHWD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2031 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:69:XX:XX:XX)

Line ia.sinc:3349 :PUSH simm8_16     is vexMode=0 & addrsize=0 & opsize=0 & byte=0x6a; simm8_16     { tmp:2=simm8_16; push22(tmp); }
0: Constructor line ia.sinc:3349(id0.408) printpiece=[PUSH,  ,  A]
Pattern id=408 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:6A:XX:XX:XX)

Line ia.sinc:3354 :PUSH simm8_32     is vexMode=0 & addrsize=0 & opsize=1 & byte=0x6a; simm8_32     { tmp:4=simm8_32; push24(tmp); }
0: Constructor line ia.sinc:3354(id0.410) printpiece=[PUSH,  ,  A]
Pattern id=410 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:6A:XX:XX:XX)

Line ia.sinc:3350 :PUSH simm8_16     is vexMode=0 & addrsize=1 & opsize=0 & byte=0x6a; simm8_16     { tmp:2=simm8_16; push42(tmp); }
0: Constructor line ia.sinc:3350(id0.409) printpiece=[PUSH,  ,  A]
Pattern id=409 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:6A:XX:XX:XX)

Line ia.sinc:3355 :PUSH simm8_32     is vexMode=0 & addrsize=1 & opsize=1 & byte=0x6a; simm8_32     { tmp:4=simm8_32; push44(tmp); }
0: Constructor line ia.sinc:3355(id0.411) printpiece=[PUSH,  ,  A]
Pattern id=411 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:6A:XX:XX:XX)

Line avx.sinc:2691 :VPUNPCKHDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x6A; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpckhdq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2691(id0.1827) printpiece=[VPUNPCKHDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1827 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:6A:XX:XX:XX)

Line avx2.sinc:845 :VPUNPCKHDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x6A; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpckhdq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:845(id0.2032) printpiece=[VPUNPCKHDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2032 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:6A:XX:XX:XX)

Line ia.sinc:2742 :IMUL Reg16,rm16,simm8_16  is vexMode=0 & opsize=0 & byte=0x6b; (rm16 & Reg16 ...) ; simm8_16 { tmp:4 = sext(rm16) * sext(simm8_16);
                                          Reg16 = tmp(0); high:2 = tmp(2); imultflags(Reg16,tmp);}
0: Constructor line ia.sinc:2742(id0.188) printpiece=[IMUL,  ,  B, ,,  A, ,,  C]
Pattern id=188 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:6B:XX:XX:XX)

Line ia.sinc:2744 :IMUL Reg32,rm32,simm8_32  is vexMode=0 & opsize=1 & byte=0x6b; (rm32 & Reg32 ... & check_Reg32_dest ... ) ; simm8_32 { tmp:8 = sext(rm32) * sext(simm8_32);
                                          Reg32 = tmp(0); high:4 = tmp(4); imultflags(Reg32,tmp); build check_Reg32_dest; }
0: Constructor line ia.sinc:2744(id0.189) printpiece=[IMUL,  ,  B, ,,  A, ,,  D]
Pattern id=189 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:6B:XX:XX:XX)

Line avx.sinc:1674 :VPACKSSDW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x6B; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpackssdw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1674(id0.1712) printpiece=[VPACKSSDW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1712 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:6B:XX:XX:XX)

Line avx2.sinc:55 :VPACKSSDW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x6B; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpackssdw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:55(id0.1931) printpiece=[VPACKSSDW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1931 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:6B:XX:XX:XX)

Line ia.sinc:2789 :INSB^rep^reptail eseDI1,DX is vexMode=0 & rep & reptail & byte=0x6c & eseDI1 & DX      { build rep; build eseDI1; eseDI1 = in(DX); build reptail; }
0: Constructor line ia.sinc:2789(id0.203) printpiece=[INSB,  A,  B,  ,  C, ,,  D]
Pattern id=203 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:6C:XX:XX:XX)

Line avx.sinc:2736 :VPUNPCKLQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x6C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpcklqdq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2736(id0.1832) printpiece=[VPUNPCKLQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1832 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:6C:XX:XX:XX)

Line avx2.sinc:885 :VPUNPCKLQDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x6C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpcklqdq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:885(id0.2037) printpiece=[VPUNPCKLQDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2037 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:6C:XX:XX:XX)

Line ia.sinc:2790 :INSW^rep^reptail eseDI2,DX is vexMode=0 & rep & reptail & opsize=0 & byte=0x6d & eseDI2 & DX   { build rep; build eseDI2; eseDI2 = in(DX); build reptail; }
0: Constructor line ia.sinc:2790(id0.204) printpiece=[INSW,  A,  B,  ,  C, ,,  D]
Pattern id=204 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:6D:XX:XX:XX)

Line ia.sinc:2791 :INSD^rep^reptail eseDI4,DX is vexMode=0 & rep & reptail & opsize=1 & byte=0x6d & eseDI4 & DX   { build rep; build eseDI4; eseDI4 = in(DX); build reptail; }
0: Constructor line ia.sinc:2791(id0.205) printpiece=[INSD,  A,  B,  ,  C, ,,  D]
Pattern id=205 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:6D:XX:XX:XX)

Line ia.sinc:2792 :INSD^rep^reptail eseDI4,DX is vexMode=0 & rep & reptail & opsize=2 & byte=0x6d & eseDI4 & DX   { build rep; build eseDI4; eseDI4 = in(DX); build reptail; }
0: Constructor line ia.sinc:2792(id0.206) printpiece=[INSD,  A,  B,  ,  C, ,,  D]
Pattern id=206 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:6D:XX:XX:XX)

Line avx.sinc:2700 :VPUNPCKHQDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x6D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpunpckhqdq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2700(id0.1828) printpiece=[VPUNPCKHQDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1828 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:6D:XX:XX:XX)

Line avx2.sinc:853 :VPUNPCKHQDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x6D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpunpckhqdq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:853(id0.2033) printpiece=[VPUNPCKHQDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2033 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:6D:XX:XX:XX)

Line ia.sinc:3263 :OUTSB^rep^reptail DX,dseSI1    is vexMode=0 & rep & reptail & byte=0x6e & DX & dseSI1      { build rep; build dseSI1; out(dseSI1,DX); build reptail;}
0: Constructor line ia.sinc:3263(id0.360) printpiece=[OUTSB,  A,  B,  ,  C, ,,  D]
Pattern id=360 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:6E:XX:XX:XX)

Line avx.sinc:1179 :VMOVD XmmReg1, rm32 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_W0); byte=0x6E; (XmmReg1 & YmmReg1) ... & rm32
{
	local tmp:16 = vmovd_avx( rm32 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1179(id0.1654) printpiece=[VMOVD,  ,  A, ,,  ,  C]
Pattern id=1654 pattern=cmb:(ctx:SS:X2:X8:0[001x]:XX,ins:6E:XX:XX:XX)

Line ia.sinc:3264 :OUTSW^rep^reptail DX,dseSI2    is vexMode=0 & rep & reptail & opsize=0 & byte=0x6f & DX & dseSI2   { build rep; build dseSI2; out(dseSI2,DX); build reptail;}
0: Constructor line ia.sinc:3264(id0.361) printpiece=[OUTSW,  A,  B,  ,  C, ,,  D]
Pattern id=361 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:6F:XX:XX:XX)

Line ia.sinc:3265 :OUTSD^rep^reptail DX,dseSI4    is vexMode=0 & rep & reptail &            byte=0x6f & DX & dseSI4   { build rep; build dseSI4; out(dseSI4,DX); build reptail;}
1: Constructor line ia.sinc:3265(id0.362) printpiece=[OUTSD,  A,  B,  ,  C, ,,  D]
Pattern id=362 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:6F:XX:XX:XX)

Line avx_manual.sinc:3 :VMOVDQA XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x6F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	YmmReg1 = zext(XmmReg2_m128);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx_manual.sinc:3(id0.1909) printpiece=[VMOVDQA,  ,  B, ,,  ,  D]
Pattern id=1909 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:6F:XX:XX:XX)

Line avx_manual.sinc:24 :VMOVDQA YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x6F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = YmmReg2_m256;
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx_manual.sinc:24(id0.1912) printpiece=[VMOVDQA,  ,  B, ,,  ,  C]
Pattern id=1912 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:6F:XX:XX:XX)

Line avx.sinc:1229 :VMOVDQU XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x6F; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vmovdqu_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1229(id0.1658) printpiece=[VMOVDQU,  ,  B, ,,  ,  D]
Pattern id=1658 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:6F:XX:XX:XX)

Line avx.sinc:1244 :VMOVDQU YmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x6F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vmovdqu_avx( YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:1244(id0.1660) printpiece=[VMOVDQU,  ,  B, ,,  ,  C]
Pattern id=1660 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:6F:XX:XX:XX)

Line ia.sinc:2833 :J^cc rel8      is vexMode=0 & row=7 & cc; rel8                                       { if (cc) goto rel8; }
0: Constructor line ia.sinc:2833(id0.220) printpiece=[J,  A,  ,  B]
Pattern id=220 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:7X:XX:XX:XX)

Line avx.sinc:2398 :VPSHUFD XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x70; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpshufd_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2398(id0.1791) printpiece=[VPSHUFD,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1791 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:70:XX:XX:XX)

Line avx2.sinc:591 :VPSHUFD YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x70; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpshufd_avx2( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:591(id0.1998) printpiece=[VPSHUFD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1998 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:70:XX:XX:XX)

Line avx.sinc:2407 :VPSHUFHW XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x70; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpshufhw_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2407(id0.1792) printpiece=[VPSHUFHW,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1792 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:70:XX:XX:XX)

Line avx2.sinc:599 :VPSHUFHW YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x70; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpshufhw_avx2( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:599(id0.1999) printpiece=[VPSHUFHW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1999 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:70:XX:XX:XX)

Line avx.sinc:2416 :VPSHUFLW XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x70; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vpshuflw_avx( XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2416(id0.1793) printpiece=[VPSHUFLW,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1793 pattern=cmb:(ctx:SS:X[100x]:X8:0[001x]:XX,ins:70:XX:XX:XX)

Line avx2.sinc:607 :VPSHUFLW YmmReg1, YmmReg2_m256, imm8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0x70; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vpshuflw_avx2( YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:607(id0.2000) printpiece=[VPSHUFLW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2000 pattern=cmb:(ctx:SS:X[100x]:XC:0[001x]:XX,ins:70:XX:XX:XX)

Line avx.sinc:2549 :VPSRLW vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x71; reg_opcode=2 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsrlw_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2549(id0.1810) printpiece=[VPSRLW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1810 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:71:D[0xxx]:XX:XX)

Line avx2.sinc:730 :VPSRLW vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x71; reg_opcode=2 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsrlw_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:730(id0.2017) printpiece=[VPSRLW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2017 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:71:D[0xxx]:XX:XX)

Line avx.sinc:2512 :VPSRAW vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x71; reg_opcode=4 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsraw_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2512(id0.1805) printpiece=[VPSRAW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1805 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:71:E[0xxx]:XX:XX)

Line avx2.sinc:695 :VPSRAW vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x71; reg_opcode=4 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsraw_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:695(id0.2012) printpiece=[VPSRAW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2012 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:71:E[0xxx]:XX:XX)

Line avx.sinc:2467 :VPSLLW vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x71; reg_opcode=6 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsllw_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2467(id0.1799) printpiece=[VPSLLW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1799 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:71:F[0xxx]:XX:XX)

Line avx2.sinc:653 :VPSLLW vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x71; reg_opcode=6 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsllw_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:653(id0.2006) printpiece=[VPSLLW,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2006 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:71:F[0xxx]:XX:XX)

Line avx.sinc:2564 :VPSRLD vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x72; reg_opcode=2 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsrld_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2564(id0.1812) printpiece=[VPSRLD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1812 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:72:D[0xxx]:XX:XX)

Line avx2.sinc:744 :VPSRLD vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x72; reg_opcode=2 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsrld_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:744(id0.2019) printpiece=[VPSRLD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2019 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:72:D[0xxx]:XX:XX)

Line avx.sinc:2527 :VPSRAD vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x72; reg_opcode=4 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsrad_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2527(id0.1807) printpiece=[VPSRAD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1807 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:72:E[0xxx]:XX:XX)

Line avx2.sinc:709 :VPSRAD vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x72; reg_opcode=4 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsrad_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:709(id0.2014) printpiece=[VPSRAD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2014 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:72:E[0xxx]:XX:XX)

Line avx.sinc:2482 :VPSLLD vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x72; reg_opcode=6 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpslld_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2482(id0.1801) printpiece=[VPSLLD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1801 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:72:F[0xxx]:XX:XX)

Line avx2.sinc:667 :VPSLLD vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x72; reg_opcode=6 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpslld_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:667(id0.2008) printpiece=[VPSLLD,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2008 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:72:F[0xxx]:XX:XX)

Line avx.sinc:2579 :VPSRLQ vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x73; reg_opcode=2 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsrlq_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2579(id0.1814) printpiece=[VPSRLQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1814 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:73:D[0xxx]:XX:XX)

Line avx2.sinc:758 :VPSRLQ vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x73; reg_opcode=2 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsrlq_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:758(id0.2021) printpiece=[VPSRLQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2021 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:73:D[0xxx]:XX:XX)

Line avx.sinc:2534 :VPSRLDQ vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x73; reg_opcode=3 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsrldq_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2534(id0.1808) printpiece=[VPSRLDQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1808 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:73:D[1xxx]:XX:XX)

Line avx2.sinc:716 :VPSRLDQ vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x73; reg_opcode=3 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsrldq_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:716(id0.2015) printpiece=[VPSRLDQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2015 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:73:D[1xxx]:XX:XX)

Line avx.sinc:2497 :VPSLLQ vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x73; reg_opcode=6 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpsllq_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2497(id0.1803) printpiece=[VPSLLQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1803 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:73:F[0xxx]:XX:XX)

Line avx2.sinc:681 :VPSLLQ vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x73; reg_opcode=6 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpsllq_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:681(id0.2010) printpiece=[VPSLLQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2010 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:73:F[0xxx]:XX:XX)

Line avx.sinc:2452 :VPSLLDQ vexVVVV_XmmReg, XmmReg2, imm8 is $(VEX_NDD) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x73; reg_opcode=7 & (mod=0x3 & XmmReg2); imm8
{
	vexVVVV_XmmReg = vpslldq_avx( XmmReg2, imm8:1 );
}
0: Constructor line avx.sinc:2452(id0.1797) printpiece=[VPSLLDQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=1797 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:73:F[1xxx]:XX:XX)

Line avx2.sinc:639 :VPSLLDQ vexVVVV_YmmReg, YmmReg2, imm8 is $(VEX_NDD) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x73; reg_opcode=7 & (mod=0x3 & YmmReg2); imm8
{
	vexVVVV_YmmReg = vpslldq_avx2( YmmReg2, imm8:1 );
}
0: Constructor line avx2.sinc:639(id0.2004) printpiece=[VPSLLDQ,  ,  B, ,,  ,  C, ,,  ,  D]
Pattern id=2004 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:73:F[1xxx]:XX:XX)

Line avx.sinc:1839 :VPCMPEQB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x74; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpeqb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1839(id0.1730) printpiece=[VPCMPEQB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1730 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:74:XX:XX:XX)

Line avx2.sinc:199 :VPCMPEQB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x74; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpeqb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:199(id0.1949) printpiece=[VPCMPEQB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1949 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:74:XX:XX:XX)

Line avx.sinc:1848 :VPCMPEQW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x75; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpeqw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1848(id0.1731) printpiece=[VPCMPEQW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1731 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:75:XX:XX:XX)

Line avx2.sinc:207 :VPCMPEQW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x75; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpeqw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:207(id0.1950) printpiece=[VPCMPEQW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1950 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:75:XX:XX:XX)

Line avx.sinc:1857 :VPCMPEQD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x76; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpcmpeqd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1857(id0.1732) printpiece=[VPCMPEQD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1732 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:76:XX:XX:XX)

Line avx2.sinc:215 :VPCMPEQD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x76; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpcmpeqd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:215(id0.1951) printpiece=[VPCMPEQD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1951 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:76:XX:XX:XX)

Line avx.sinc:3314 :VZEROUPPER  is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x77
{
	vzeroupper_avx(  );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:3314(id0.1904) printpiece=[VZEROUPPER]
Pattern id=1904 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:77:XX:XX:XX)

Line avx.sinc:3306 :VZEROALL  is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0x77
{
	vzeroall_avx(  );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:3306(id0.1903) printpiece=[VZEROALL]
Pattern id=1903 pattern=cmb:(ctx:SS:X[000x]:XC:0[001x]:XX,ins:77:XX:XX:XX)

Line avx2.sinc:976 :VPBROADCASTB XmmReg1, XmmReg2_m8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x78; (XmmReg1 & YmmReg1) ... & XmmReg2_m8
{
	local tmp:16 = vpbroadcastb_avx2( XmmReg2_m8 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:976(id0.2042) printpiece=[VPBROADCASTB,  ,  A, ,,  ,  C]
Pattern id=2042 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:78:XX:XX:XX)

Line avx2.sinc:984 :VPBROADCASTB YmmReg1, XmmReg2_m8 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x78; YmmReg1 ... & XmmReg2_m8
{
	YmmReg1 = vpbroadcastb_avx2( XmmReg2_m8 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:984(id0.2043) printpiece=[VPBROADCASTB,  ,  A, ,,  ,  B]
Pattern id=2043 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:78:XX:XX:XX)

Line avx2.sinc:992 :VPBROADCASTW XmmReg1, XmmReg2_m16 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x79; (XmmReg1 & YmmReg1) ... & XmmReg2_m16
{
	local tmp:16 = vpbroadcastw_avx2( XmmReg2_m16 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:992(id0.2044) printpiece=[VPBROADCASTW,  ,  A, ,,  ,  C]
Pattern id=2044 pattern=cmb:(ctx:SS:X2:X8:0[010x]:XX,ins:79:XX:XX:XX)

Line avx2.sinc:1000 :VPBROADCASTW YmmReg1, XmmReg2_m16 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0); byte=0x79; YmmReg1 ... & XmmReg2_m16
{
	YmmReg1 = vpbroadcastw_avx2( XmmReg2_m16 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1000(id0.2045) printpiece=[VPBROADCASTW,  ,  A, ,,  ,  B]
Pattern id=2045 pattern=cmb:(ctx:SS:X2:XC:0[010x]:XX,ins:79:XX:XX:XX)

Line avx.sinc:914 :VHADDPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x7C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vhaddpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:914(id0.1621) printpiece=[VHADDPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1621 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:7C:XX:XX:XX)

Line avx.sinc:922 :VHADDPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x7C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vhaddpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:922(id0.1622) printpiece=[VHADDPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1622 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:7C:XX:XX:XX)

Line avx.sinc:930 :VHADDPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x7C; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vhaddps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:930(id0.1623) printpiece=[VHADDPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1623 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:7C:XX:XX:XX)

Line avx.sinc:938 :VHADDPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x7C; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vhaddps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:938(id0.1624) printpiece=[VHADDPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1624 pattern=cmb:(ctx:SS:X[100x]:X[11xx]:[xx00][001x]:XX,ins:7C:XX:XX:XX)

Line avx.sinc:946 :VHSUBPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x7D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vhsubpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:946(id0.1625) printpiece=[VHSUBPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1625 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:7D:XX:XX:XX)

Line avx.sinc:954 :VHSUBPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x7D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vhsubpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:954(id0.1626) printpiece=[VHSUBPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1626 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:7D:XX:XX:XX)

Line avx.sinc:962 :VHSUBPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0x7D; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vhsubps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:962(id0.1627) printpiece=[VHSUBPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1627 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:7D:XX:XX:XX)

Line avx.sinc:970 :VHSUBPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0x7D; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vhsubps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:970(id0.1628) printpiece=[VHSUBPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1628 pattern=cmb:(ctx:SS:X[100x]:X[11xx]:[xx00][001x]:XX,ins:7D:XX:XX:XX)

Line avx.sinc:1198 :VMOVD rm32, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_W0); byte=0x7E; XmmReg1 ... & rm32
{
	rm32 = vmovd_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1198(id0.1655) printpiece=[VMOVD,  ,  B, ,,  ,  A]
Pattern id=1655 pattern=cmb:(ctx:SS:X2:X8:0[001x]:XX,ins:7E:XX:XX:XX)

Line avx.sinc:1414 :VMOVQ XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x7E; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vmovq_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1414(id0.1683) printpiece=[VMOVQ,  ,  B, ,,  ,  D]
Pattern id=1683 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:7E:XX:XX:XX)

Line avx_manual.sinc:10 :VMOVDQA XmmReg2, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x7F; XmmReg1 & (mod = 3 & XmmReg2 & YmmReg2)
{
	YmmReg2 = zext(XmmReg1);
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx_manual.sinc:10(id0.1910) printpiece=[VMOVDQA,  ,  C, ,,  ,  B]
Pattern id=1910 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:7F:[11xx]X:XX:XX)

Line avx_manual.sinc:17 :VMOVDQA m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x7F; XmmReg1 ... & m128
{
	m128 = XmmReg1;
	# TODO ZmmReg2 = zext(XmmReg2)
}
1: Constructor line avx_manual.sinc:17(id0.1911) printpiece=[VMOVDQA,  ,  C, ,,  ,  B]
Pattern id=1911 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:7F:XX:XX:XX)

Line avx_manual.sinc:31 :VMOVDQA YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0x7F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = YmmReg1;
	# TODO ZmmReg2 = zext(YmmReg2)
}
0: Constructor line avx_manual.sinc:31(id0.1913) printpiece=[VMOVDQA,  ,  C, ,,  ,  B]
Pattern id=1913 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:7F:XX:XX:XX)

Line avx.sinc:1237 :VMOVDQU XmmReg2_m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x7F; XmmReg1 ... & XmmReg2_m128
{
	XmmReg2_m128 = vmovdqu_avx( XmmReg1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1237(id0.1659) printpiece=[VMOVDQU,  ,  C, ,,  ,  B]
Pattern id=1659 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:7F:XX:XX:XX)

Line avx.sinc:1251 :VMOVDQU YmmReg2_m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0x7F; YmmReg1 ... & YmmReg2_m256
{
	YmmReg2_m256 = vmovdqu_avx( YmmReg1 );
	# TODO ZmmReg2 = zext(YmmReg2)
}
0: Constructor line avx.sinc:1251(id0.1661) printpiece=[VMOVDQU,  ,  C, ,,  ,  B]
Pattern id=1661 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:7F:XX:XX:XX)

Line ia.sinc:1680 :ADD spec_rm8,imm8		is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=0 ...; imm8		{ addflags(  spec_rm8,imm8 );   spec_rm8 =   spec_rm8 +  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:1680(id0.41) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=41 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx00][0xxx]:XX:XX)

Line ia.sinc:3232 :OR  spec_rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=1 ...; imm8     { logicalflags();   spec_rm8 =   spec_rm8 |  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3232(id0.343) printpiece=[OR,  ,  A, ,,  B]
Pattern id=343 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx00][1xxx]:XX:XX)

Line ia.sinc:1650 :ADC spec_rm8,imm8		is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=2 ... ; imm8 { addCarryFlags( spec_rm8, imm8:1 ); resultflags( spec_rm8 ); }
0: Constructor line ia.sinc:1650(id0.27) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=27 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx01][0xxx]:XX:XX)

Line ia.sinc:3580 :SBB  rm8,imm8     is vexMode=0 & (byte=0x80 | byte=0x82); rm8 & reg_opcode=3 ...; imm8								{ subCarryFlags( rm8, imm8 ); resultflags(rm8); }
0: Constructor line ia.sinc:3580(id0.508) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=508 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx01][1xxx]:XX:XX)

Line ia.sinc:1710 :AND rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); rm8 & reg_opcode=4 ...; imm8     { logicalflags();   rm8 =   rm8 &  imm8; resultflags(  rm8); }
0: Constructor line ia.sinc:1710(id0.55) printpiece=[AND,  ,  A, ,,  B]
Pattern id=55 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx10][0xxx]:XX:XX)

Line ia.sinc:3789 :SUB  spec_rm8,imm8     is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=5 ...; imm8     { subflags(  spec_rm8,imm8 );   spec_rm8 =   spec_rm8 -  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3789(id0.571) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=571 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx10][1xxx]:XX:XX)

Line ia.sinc:3988 :XOR spec_rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=6 ...; imm8     { logicalflags();   spec_rm8 =   spec_rm8 ^  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3988(id0.639) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=639 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx11][0xxx]:XX:XX)

Line ia.sinc:2203 :CMP spec_rm8,imm8       is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=7 ...; imm8        { subflags(  spec_rm8,imm8 ); local tmp =   spec_rm8 -   imm8; resultflags(tmp); }
0: Constructor line ia.sinc:2203(id0.137) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=137 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:80:[xx11][1xxx]:XX:XX)

Line ia.sinc:1681 :ADD spec_rm16,imm16		is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=0 ...; imm16	{ addflags( spec_rm16,imm16);  spec_rm16 =  spec_rm16 + imm16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:1681(id0.42) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=42 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx00][0xxx]:XX:XX)

Line ia.sinc:1682 :ADD spec_rm32,imm32		is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & check_rm32_dest ... & reg_opcode=0 ...; imm32	{ addflags( spec_rm32,imm32);  spec_rm32 =  spec_rm32 + imm32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:1682(id0.43) printpiece=[ADD,  ,  A, ,,  C]
Pattern id=43 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx00][0xxx]:XX:XX)

Line ia.sinc:3233 :OR  spec_rm16,imm16        is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=1 ...; imm16  { logicalflags();  spec_rm16 =  spec_rm16 | imm16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3233(id0.344) printpiece=[OR,  ,  A, ,,  B]
Pattern id=344 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx00][1xxx]:XX:XX)

Line ia.sinc:3234 :OR  spec_rm32,imm32        is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & check_rm32_dest ... & reg_opcode=1 ...; imm32  { logicalflags();  spec_rm32 =  spec_rm32 | imm32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3234(id0.345) printpiece=[OR,  ,  A, ,,  C]
Pattern id=345 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx00][1xxx]:XX:XX)

Line ia.sinc:1651 :ADC spec_rm16,imm16	is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=2 ...; imm16 { addCarryFlags( spec_rm16, imm16:2 ); resultflags( spec_rm16 ); }
0: Constructor line ia.sinc:1651(id0.28) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=28 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx01][0xxx]:XX:XX)

Line ia.sinc:1652 :ADC spec_rm32,imm32	is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & check_rm32_dest ... & reg_opcode=2 ...; imm32 { addCarryFlags( spec_rm32, imm32:4 ); build check_rm32_dest; resultflags( spec_rm32 ); }
0: Constructor line ia.sinc:1652(id0.29) printpiece=[ADC,  ,  A, ,,  C]
Pattern id=29 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx01][0xxx]:XX:XX)

Line ia.sinc:3581 :SBB  rm16,imm16       is vexMode=0 & opsize=0 & byte=0x81; rm16 & reg_opcode=3 ...; imm16							{ subCarryFlags( rm16, imm16 ); resultflags(rm16); }
0: Constructor line ia.sinc:3581(id0.509) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=509 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx01][1xxx]:XX:XX)

Line ia.sinc:3582 :SBB  rm32,imm32       is vexMode=0 & opsize=1 & byte=0x81; rm32 & check_rm32_dest ... & reg_opcode=3 ...; imm32	{ subCarryFlags( rm32, imm32 ); build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3582(id0.510) printpiece=[SBB,  ,  A, ,,  C]
Pattern id=510 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx01][1xxx]:XX:XX)

Line ia.sinc:1711 :AND rm16,imm16    is vexMode=0 & opsize=0 & byte=0x81; rm16 & reg_opcode=4 ...; imm16  { logicalflags();  rm16 =  rm16 & imm16; resultflags( rm16); }
0: Constructor line ia.sinc:1711(id0.56) printpiece=[AND,  ,  A, ,,  B]
Pattern id=56 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx10][0xxx]:XX:XX)

Line ia.sinc:1712 :AND rm32,imm32    is vexMode=0 & opsize=1 & byte=0x81; rm32 & check_rm32_dest ... & reg_opcode=4 ...; imm32  { logicalflags();  rm32 =  rm32 & imm32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:1712(id0.57) printpiece=[AND,  ,  A, ,,  C]
Pattern id=57 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx10][0xxx]:XX:XX)

Line ia.sinc:3790 :SUB  spec_rm16,imm16       is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=5 ...; imm16  { subflags( spec_rm16,imm16);  spec_rm16 =  spec_rm16 - imm16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3790(id0.572) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=572 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx10][1xxx]:XX:XX)

Line ia.sinc:3791 :SUB  spec_rm32,imm32       is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & check_rm32_dest ... & reg_opcode=5 ...; imm32  { subflags( spec_rm32,imm32);  spec_rm32 =  spec_rm32 - imm32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3791(id0.573) printpiece=[SUB,  ,  A, ,,  C]
Pattern id=573 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx10][1xxx]:XX:XX)

Line ia.sinc:3989 :XOR spec_rm16,imm16    is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=6 ...; imm16  { logicalflags();  spec_rm16 =  spec_rm16 ^ imm16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3989(id0.640) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=640 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx11][0xxx]:XX:XX)

Line ia.sinc:3990 :XOR spec_rm32,imm32    is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & check_rm32_dest ... & reg_opcode=6 ...; imm32  { logicalflags();  spec_rm32 =  spec_rm32 ^ imm32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3990(id0.641) printpiece=[XOR,  ,  A, ,,  C]
Pattern id=641 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx11][0xxx]:XX:XX)

Line ia.sinc:2204 :CMP spec_rm16,imm16     is vexMode=0 & opsize=0 & byte=0x81; spec_rm16 & reg_opcode=7 ...; imm16 { subflags( spec_rm16,imm16); local tmp =  spec_rm16 -  imm16; resultflags(tmp); }
0: Constructor line ia.sinc:2204(id0.138) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=138 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:81:[xx11][1xxx]:XX:XX)

Line ia.sinc:2205 :CMP spec_rm32,imm32     is vexMode=0 & opsize=1 & byte=0x81; spec_rm32 & reg_opcode=7 ...; imm32 { subflags( spec_rm32,imm32); local tmp =  spec_rm32 -  imm32; resultflags(tmp); }
0: Constructor line ia.sinc:2205(id0.139) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=139 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:81:[xx11][1xxx]:XX:XX)

Line ia.sinc:1680 :ADD spec_rm8,imm8		is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=0 ...; imm8		{ addflags(  spec_rm8,imm8 );   spec_rm8 =   spec_rm8 +  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:1680(id0.41) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=41 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx00][0xxx]:XX:XX)

Line ia.sinc:3232 :OR  spec_rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=1 ...; imm8     { logicalflags();   spec_rm8 =   spec_rm8 |  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3232(id0.343) printpiece=[OR,  ,  A, ,,  B]
Pattern id=343 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx00][1xxx]:XX:XX)

Line ia.sinc:1650 :ADC spec_rm8,imm8		is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=2 ... ; imm8 { addCarryFlags( spec_rm8, imm8:1 ); resultflags( spec_rm8 ); }
0: Constructor line ia.sinc:1650(id0.27) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=27 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx01][0xxx]:XX:XX)

Line ia.sinc:3580 :SBB  rm8,imm8     is vexMode=0 & (byte=0x80 | byte=0x82); rm8 & reg_opcode=3 ...; imm8								{ subCarryFlags( rm8, imm8 ); resultflags(rm8); }
0: Constructor line ia.sinc:3580(id0.508) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=508 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx01][1xxx]:XX:XX)

Line ia.sinc:1710 :AND rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); rm8 & reg_opcode=4 ...; imm8     { logicalflags();   rm8 =   rm8 &  imm8; resultflags(  rm8); }
0: Constructor line ia.sinc:1710(id0.55) printpiece=[AND,  ,  A, ,,  B]
Pattern id=55 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx10][0xxx]:XX:XX)

Line ia.sinc:3789 :SUB  spec_rm8,imm8     is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=5 ...; imm8     { subflags(  spec_rm8,imm8 );   spec_rm8 =   spec_rm8 -  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3789(id0.571) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=571 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx10][1xxx]:XX:XX)

Line ia.sinc:3988 :XOR spec_rm8,imm8      is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=6 ...; imm8     { logicalflags();   spec_rm8 =   spec_rm8 ^  imm8; resultflags(  spec_rm8); }
0: Constructor line ia.sinc:3988(id0.639) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=639 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx11][0xxx]:XX:XX)

Line ia.sinc:2203 :CMP spec_rm8,imm8       is vexMode=0 & (byte=0x80 | byte=0x82); spec_rm8 & reg_opcode=7 ...; imm8        { subflags(  spec_rm8,imm8 ); local tmp =   spec_rm8 -   imm8; resultflags(tmp); }
0: Constructor line ia.sinc:2203(id0.137) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=137 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:82:[xx11][1xxx]:XX:XX)

Line ia.sinc:1686 :ADD spec_rm16,simm8_16		is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=0 ...; simm8_16	{ addflags( spec_rm16,simm8_16);  spec_rm16 =  spec_rm16 + simm8_16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:1686(id0.44) printpiece=[ADD,  ,  A, ,,  B]
Pattern id=44 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx00][0xxx]:XX:XX)

Line ia.sinc:1687 :ADD spec_rm32,simm8_32		is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & check_rm32_dest ... & reg_opcode=0 ...; simm8_32	{ addflags( spec_rm32,simm8_32);  spec_rm32 =  spec_rm32 + simm8_32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:1687(id0.45) printpiece=[ADD,  ,  A, ,,  C]
Pattern id=45 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx00][0xxx]:XX:XX)

Line ia.sinc:3238 :OR  spec_rm16,usimm8_16        is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=1 ...; usimm8_16  { logicalflags();  spec_rm16 =  spec_rm16 | usimm8_16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3238(id0.346) printpiece=[OR,  ,  A, ,,  B]
Pattern id=346 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx00][1xxx]:XX:XX)

Line ia.sinc:3239 :OR  spec_rm32,usimm8_32        is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & check_rm32_dest ... & reg_opcode=1 ...; usimm8_32  { logicalflags();  spec_rm32 =  spec_rm32 | usimm8_32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3239(id0.347) printpiece=[OR,  ,  A, ,,  C]
Pattern id=347 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx00][1xxx]:XX:XX)

Line ia.sinc:1656 :ADC spec_rm16,simm8_16	is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=2 ...; simm8_16	{ addCarryFlags( spec_rm16, simm8_16 ); resultflags( spec_rm16 ); }
0: Constructor line ia.sinc:1656(id0.30) printpiece=[ADC,  ,  A, ,,  B]
Pattern id=30 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx01][0xxx]:XX:XX)

Line ia.sinc:1657 :ADC spec_rm32,simm8_32	is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & check_rm32_dest ... & reg_opcode=2 ...; simm8_32 { addCarryFlags( spec_rm32, simm8_32 ); build check_rm32_dest; resultflags( spec_rm32 ); }
0: Constructor line ia.sinc:1657(id0.31) printpiece=[ADC,  ,  A, ,,  C]
Pattern id=31 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx01][0xxx]:XX:XX)

Line ia.sinc:3587 :SBB  rm16,simm8_16       is vexMode=0 & opsize=0 & byte=0x83; rm16 & reg_opcode=3 ...; simm8_16						{ subCarryFlags( rm16, simm8_16 ); resultflags(rm16); }
0: Constructor line ia.sinc:3587(id0.511) printpiece=[SBB,  ,  A, ,,  B]
Pattern id=511 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx01][1xxx]:XX:XX)

Line ia.sinc:3588 :SBB  rm32,simm8_32       is vexMode=0 & opsize=1 & byte=0x83; rm32 & check_rm32_dest ... & reg_opcode=3 ...; simm8_32	{ subCarryFlags( rm32, simm8_32 ); build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3588(id0.512) printpiece=[SBB,  ,  A, ,,  C]
Pattern id=512 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx01][1xxx]:XX:XX)

Line ia.sinc:1716 :AND rm16,usimm8_16		is vexMode=0 & opsize=0 & byte=0x83; rm16 & reg_opcode=4 ...; usimm8_16	{ logicalflags();  rm16 =  rm16 & usimm8_16; resultflags( rm16); }
0: Constructor line ia.sinc:1716(id0.58) printpiece=[AND,  ,  A, ,,  B]
Pattern id=58 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx10][0xxx]:XX:XX)

Line ia.sinc:1717 :AND rm32,usimm8_32		is vexMode=0 & opsize=1 & byte=0x83; rm32 & check_rm32_dest ... & reg_opcode=4 ...; usimm8_32	{ logicalflags();  rm32 =  rm32 & usimm8_32; build check_rm32_dest; resultflags( rm32); }
0: Constructor line ia.sinc:1717(id0.59) printpiece=[AND,  ,  A, ,,  C]
Pattern id=59 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx10][0xxx]:XX:XX)

Line ia.sinc:3795 :SUB  spec_rm16,simm8_16       is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=5 ...; simm8_16  { subflags( spec_rm16,simm8_16);  spec_rm16 =  spec_rm16 - simm8_16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3795(id0.574) printpiece=[SUB,  ,  A, ,,  B]
Pattern id=574 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx10][1xxx]:XX:XX)

Line ia.sinc:3796 :SUB  spec_rm32,simm8_32       is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & check_rm32_dest ... & reg_opcode=5 ...; simm8_32  { subflags( spec_rm32,simm8_32);  spec_rm32 =  spec_rm32 - simm8_32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3796(id0.575) printpiece=[SUB,  ,  A, ,,  C]
Pattern id=575 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx10][1xxx]:XX:XX)

Line ia.sinc:3994 :XOR spec_rm16,usimm8_16    is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=6 ...; usimm8_16  { logicalflags();  spec_rm16 =  spec_rm16 ^ usimm8_16; resultflags( spec_rm16); }
0: Constructor line ia.sinc:3994(id0.642) printpiece=[XOR,  ,  A, ,,  B]
Pattern id=642 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx11][0xxx]:XX:XX)

Line ia.sinc:3995 :XOR spec_rm32,usimm8_32    is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & check_rm32_dest ... & reg_opcode=6 ...; usimm8_32  { logicalflags();  spec_rm32 =  spec_rm32 ^ usimm8_32; build check_rm32_dest; resultflags( spec_rm32); }
0: Constructor line ia.sinc:3995(id0.643) printpiece=[XOR,  ,  A, ,,  C]
Pattern id=643 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx11][0xxx]:XX:XX)

Line ia.sinc:2209 :CMP spec_rm16,simm8_16		is vexMode=0 & opsize=0 & byte=0x83; spec_rm16 & reg_opcode=7 ...; simm8_16	{ subflags( spec_rm16,simm8_16); local tmp =   spec_rm16 - simm8_16; resultflags(tmp); }
0: Constructor line ia.sinc:2209(id0.140) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=140 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:83:[xx11][1xxx]:XX:XX)

Line ia.sinc:2210 :CMP spec_rm32,simm8_32		is vexMode=0 & opsize=1 & byte=0x83; spec_rm32 & reg_opcode=7 ...; simm8_32	{ subflags( spec_rm32,simm8_32); local tmp =   spec_rm32 - simm8_32; resultflags(tmp); }
0: Constructor line ia.sinc:2210(id0.141) printpiece=[CMP,  ,  A, ,,  B]
Pattern id=141 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:83:[xx11][1xxx]:XX:XX)

Line ia.sinc:3846 :TEST  rm8,Reg8     is vexMode=0 & byte=0x84;  rm8 & Reg8  ...              { logicalflags(); local tmp =  rm8 & Reg8;  resultflags(tmp); }
0: Constructor line ia.sinc:3846(id0.594) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=594 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:84:XX:XX:XX)

Line ia.sinc:3847 :TEST rm16,Reg16    is vexMode=0 & opsize=0; byte=0x85; rm16 & Reg16 ...        { logicalflags(); local tmp = rm16 & Reg16; resultflags(tmp); }
0: Constructor line ia.sinc:3847(id0.595) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=595 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:85:XX:XX:XX)

Line ia.sinc:3848 :TEST rm32,Reg32    is vexMode=0 & opsize=1; byte=0x85; rm32 & Reg32 ...        { logicalflags(); local tmp = rm32 & Reg32; resultflags(tmp); }
0: Constructor line ia.sinc:3848(id0.596) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=596 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:85:XX:XX:XX)

Line ia.sinc:3969 :XCHG  rm8,Reg8        is vexMode=0 & byte=0x86; rm8 & Reg8  ...                { local tmp = rm8;   rm8 = Reg8;   Reg8 = tmp; }
0: Constructor line ia.sinc:3969(id0.631) printpiece=[XCHG,  ,  A, ,,  B]
Pattern id=631 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:86:XX:XX:XX)

Line ia.sinc:3970 :XCHG rm16,Reg16   is vexMode=0 & opsize=0 & byte=0x87; rm16 & Reg16 ...        { local tmp = rm16; rm16 = Reg16; Reg16 = tmp; }
0: Constructor line ia.sinc:3970(id0.632) printpiece=[XCHG,  ,  A, ,,  B]
Pattern id=632 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:87:XX:XX:XX)

Line ia.sinc:3971 :XCHG rm32,Reg32   is vexMode=0 & opsize=1 & byte=0x87; rm32 & check_rm32_dest ... & Reg32 ... & check_Reg32_dest ...        { local tmp = rm32; rm32 = Reg32; build check_rm32_dest; Reg32 = tmp; build check_Reg32_dest;}
0: Constructor line ia.sinc:3971(id0.633) printpiece=[XCHG,  ,  A, ,,  C]
Pattern id=633 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:87:XX:XX:XX)

Line ia.sinc:3043 :MOV rm8,Reg8       is vexMode=0 & byte=0x88; rm8 & Reg8 ...                { rm8=Reg8; }
0: Constructor line ia.sinc:3043(id0.276) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=276 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:88:XX:XX:XX)

Line ia.sinc:3044 :MOV rm16,Reg16     is vexMode=0 & opsize=0 & byte=0x89; rm16 & Reg16 ...       { rm16=Reg16; }
0: Constructor line ia.sinc:3044(id0.277) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=277 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:89:XX:XX:XX)

Line ia.sinc:3046 :MOV rm32,Reg32     is vexMode=0 & opsize=1 & byte=0x89; rm32 & check_rm32_dest ... & Reg32 ...       { rm32=Reg32; build check_rm32_dest; }
0: Constructor line ia.sinc:3046(id0.278) printpiece=[MOV,  ,  A, ,,  C]
Pattern id=278 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:89:XX:XX:XX)

Line ia.sinc:3050 :MOV Reg8,rm8       is vexMode=0 & byte=0x8a; rm8 & Reg8 ...                { Reg8 = rm8; }
0: Constructor line ia.sinc:3050(id0.279) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=279 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:8A:XX:XX:XX)

Line ia.sinc:3051 :MOV Reg16,rm16     is vexMode=0 & opsize=0 & byte=0x8b; rm16 & Reg16 ...       { Reg16 = rm16; }
0: Constructor line ia.sinc:3051(id0.280) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=280 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:8B:XX:XX:XX)

Line ia.sinc:3053 :MOV Reg32,rm32     is vexMode=0 & opsize=1 & byte=0x8b; rm32 & Reg32 ... & check_Reg32_dest ...      { Reg32 = rm32; build check_Reg32_dest; }
0: Constructor line ia.sinc:3053(id0.281) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=281 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:8B:XX:XX:XX)

Line ia.sinc:3057 :MOV rm16,Sreg      is vexMode=0 & byte=0x8c; rm16 & Sreg ...               { rm16 = Sreg; }
0: Constructor line ia.sinc:3057(id0.282) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=282 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:8C:XX:XX:XX)

Line avx2.sinc:1088 :VPMASKMOVD XmmReg1, vexVVVV_XmmReg, m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x8C; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vpmaskmovd_avx2( vexVVVV_XmmReg, m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1088(id0.2056) printpiece=[VPMASKMOVD,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2056 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:8C:XX:XX:XX)

Line avx2.sinc:1096 :VPMASKMOVD YmmReg1, vexVVVV_YmmReg, m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x8C; YmmReg1 ... & m256
{
	YmmReg1 = vpmaskmovd_avx2( vexVVVV_YmmReg, m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1096(id0.2057) printpiece=[VPMASKMOVD,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2057 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:8C:XX:XX:XX)

Line avx2.sinc:1104 :VPMASKMOVQ XmmReg1, vexVVVV_XmmReg, m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x8C; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vpmaskmovq_avx2( vexVVVV_XmmReg, m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx2.sinc:1104(id0.2058) printpiece=[VPMASKMOVQ,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2058 pattern=cmb:(ctx:SS:X3:X[10xx]:[xx00][010x]:XX,ins:8C:XX:XX:XX)

Line avx2.sinc:1112 :VPMASKMOVQ YmmReg1, vexVVVV_YmmReg, m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x8C; YmmReg1 ... & m256
{
	YmmReg1 = vpmaskmovq_avx2( vexVVVV_YmmReg, m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:1112(id0.2059) printpiece=[VPMASKMOVQ,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=2059 pattern=cmb:(ctx:SS:X3:X[11xx]:[xx00][010x]:XX,ins:8C:XX:XX:XX)

Line ia.sinc:2911 :LEA Reg16,addr16  is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & addrsize=0 & byte=0x8D; addr16 & Reg16 ...  { Reg16 = addr16; }
0: Constructor line ia.sinc:2911(id0.251) printpiece=[LEA,  ,  B, ,,  A]
Pattern id=251 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:8D:XX:XX:XX)

Line ia.sinc:2912 :LEA Reg32,addr16  is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & addrsize=0 & byte=0x8D; addr16 & Reg32 ...  { Reg32 = zext(addr16); }
0: Constructor line ia.sinc:2912(id0.252) printpiece=[LEA,  ,  B, ,,  A]
Pattern id=252 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:8D:XX:XX:XX)

Line ia.sinc:2914 :LEA Reg16,addr32  is vexMode=0 & opsize=0 & addrsize=1 & byte=0x8D; addr32 & Reg16 ...  { Reg16 = addr32(0); }
0: Constructor line ia.sinc:2914(id0.253) printpiece=[LEA,  ,  B, ,,  A]
Pattern id=253 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:8D:XX:XX:XX)

Line ia.sinc:2915 :LEA Reg32,addr32  is vexMode=0 & opsize=1 & addrsize=1 & byte=0x8D; addr32 & Reg32 ...  & check_Reg32_dest ... {
    Reg32 = addr32;
	build check_Reg32_dest;
}
0: Constructor line ia.sinc:2915(id0.254) printpiece=[LEA,  ,  B, ,,  A]
Pattern id=254 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:8D:XX:XX:XX)

Line ia.sinc:3058 :MOV Sreg,rm16      is vexMode=0 & byte=0x8e; rm16 & Sreg ...               { Sreg=rm16; }
0: Constructor line ia.sinc:3058(id0.283) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=283 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:8E:XX:XX:XX)

Line avx2.sinc:1119 :VPMASKMOVD m128, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x8E; XmmReg1 ... & m128
{
	m128 = vpmaskmovd_avx2( vexVVVV_XmmReg, XmmReg1 );
}
0: Constructor line avx2.sinc:1119(id0.2060) printpiece=[VPMASKMOVD,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=2060 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:8E:XX:XX:XX)

Line avx2.sinc:1125 :VPMASKMOVD m256, vexVVVV_YmmReg, YmmReg1 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x8E; YmmReg1 ... & m256
{
	m256 = vpmaskmovd_avx2( vexVVVV_YmmReg, YmmReg1 );
}
0: Constructor line avx2.sinc:1125(id0.2061) printpiece=[VPMASKMOVD,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=2061 pattern=cmb:(ctx:SS:X2:X[11xx]:[xx00][010x]:XX,ins:8E:XX:XX:XX)

Line avx2.sinc:1131 :VPMASKMOVQ m128, vexVVVV_XmmReg, XmmReg1 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x8E; XmmReg1 ... & m128
{
	m128 = vpmaskmovq_avx2( vexVVVV_XmmReg, XmmReg1 );
}
0: Constructor line avx2.sinc:1131(id0.2062) printpiece=[VPMASKMOVQ,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=2062 pattern=cmb:(ctx:SS:X3:X[10xx]:[xx00][010x]:XX,ins:8E:XX:XX:XX)

Line avx2.sinc:1137 :VPMASKMOVQ m256, vexVVVV_YmmReg, YmmReg1 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x8E; YmmReg1 ... & m256
{
	m256 = vpmaskmovq_avx2( vexVVVV_YmmReg, YmmReg1 );
}
0: Constructor line avx2.sinc:1137(id0.2063) printpiece=[VPMASKMOVQ,  ,  C, ,,  ,  A, ,,  ,  B]
Pattern id=2063 pattern=cmb:(ctx:SS:X3:X[11xx]:[xx00][010x]:XX,ins:8E:XX:XX:XX)

Line ia.sinc:3270 :POP rm16        is vexMode=0 & addrsize=0 & opsize=0 & byte=0x8f; rm16 & reg_opcode=0 ... { pop22(rm16); }
0: Constructor line ia.sinc:3270(id0.365) printpiece=[POP,  ,  A]
Pattern id=365 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:8F:[xx00][0xxx]:XX:XX)

Line ia.sinc:3272 :POP rm32        is vexMode=0 & addrsize=0 & opsize=1 & byte=0x8f; rm32 & reg_opcode=0 ... { pop24(rm32); }
0: Constructor line ia.sinc:3272(id0.367) printpiece=[POP,  ,  A]
Pattern id=367 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:8F:[xx00][0xxx]:XX:XX)

Line ia.sinc:3271 :POP rm16        is vexMode=0 & addrsize=1 & opsize=0 & byte=0x8f; rm16 & reg_opcode=0 ... { pop42(rm16); }
0: Constructor line ia.sinc:3271(id0.366) printpiece=[POP,  ,  A]
Pattern id=366 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:8F:[xx00][0xxx]:XX:XX)

Line ia.sinc:3273 :POP rm32        is vexMode=0 & addrsize=1 & opsize=1 & byte=0x8f; rm32 & reg_opcode=0 ... { pop44(rm32); }
0: Constructor line ia.sinc:3273(id0.368) printpiece=[POP,  ,  A]
Pattern id=368 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:8F:[xx00][0xxx]:XX:XX)

Line ia.sinc:3210 :NOP            is vexMode=0 & opsize=0 & byte=0x90 & rexprefix=0   { }
0: Constructor line ia.sinc:3210(id0.329) printpiece=[NOP]
Pattern id=329 pattern=cmb:(ctx:X[xx00]:XX:[xxx0][0xxx]:XX,ins:90:XX:XX:XX)

Line ia.sinc:3267 :PAUSE          is vexMode=0 & opsize=0 & $(PRE_F3) & byte=0x90     {  }
1: Constructor line ia.sinc:3267(id0.363) printpiece=[PAUSE]
Pattern id=363 pattern=cmb:(ctx:X[xx00]:X[x1xx]:X[0xxx]:XX,ins:90:XX:XX:XX)

Line ia.sinc:3963 :XCHG   AX,Rmr16       is vexMode=0 & opsize=0 & row = 9 & page = 0 & AX & Rmr16        { local tmp = AX;     AX = Rmr16;     Rmr16 = tmp; }
2: Constructor line ia.sinc:3963(id0.629) printpiece=[XCHG,  ,  A, ,,  B]
Pattern id=629 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:9[0xxx]:XX:XX:XX)

Line ia.sinc:3211 :NOP            is vexMode=0 & opsize=1 & byte=0x90 & rexprefix=0   { }
0: Constructor line ia.sinc:3211(id0.330) printpiece=[NOP]
Pattern id=330 pattern=cmb:(ctx:X[xx01]:XX:[xxx0][0xxx]:XX,ins:90:XX:XX:XX)

Line ia.sinc:3268 :PAUSE          is vexMode=0 & opsize=1 & $(PRE_F3) & byte=0x90     {  }
1: Constructor line ia.sinc:3268(id0.364) printpiece=[PAUSE]
Pattern id=364 pattern=cmb:(ctx:X[xx01]:X[x1xx]:X[0xxx]:XX,ins:90:XX:XX:XX)

Line ia.sinc:3964 :XCHG  EAX,Rmr32   is vexMode=0 & opsize=1 & row = 9 & page = 0 & EAX & check_EAX_dest & Rmr32 & check_Rmr32_dest      { local tmp = EAX;   EAX = Rmr32; build check_EAX_dest; Rmr32 = tmp; build check_Rmr32_dest; }
2: Constructor line ia.sinc:3964(id0.630) printpiece=[XCHG,  ,  A, ,,  C]
Pattern id=630 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:9[0xxx]:XX:XX:XX)

Line avx2_manual.sinc:124 :VPGATHERDD XmmReg1, d_vm32x, vexVVVV_XmmReg is $(VEX_DDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x90; (XmmReg1 & YmmReg1) ... & d_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	XmmReg1 = vpgatherdd(XmmReg1, d_vm32x, vexVVVV_XmmReg);
	local tmp:16 = vpgatherdd(XmmReg1, vexVVVV_XmmReg);
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
	vexVVVV_XmmReg = 0;
}
0: Constructor line avx2_manual.sinc:124(id0.2080) printpiece=[VPGATHERDD,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2080 pattern=cmb:(ctx:X[x1xx]:X2:X[10xx]:[xx00][010x],ins:90:X[x100]:XX:XX)

Line avx2_manual.sinc:69 :VGATHERDPS XmmReg1, d_vm32x, vexVVVV_XmmReg is $(VEX_DDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_XmmReg; byte=0x92; (XmmReg1 & YmmReg1) ... & d_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	XmmReg1 = vgatherdps(XmmReg1, d_vm32x, vexVVVV_XmmReg);
	local tmp:16 = vgatherdps(XmmReg1, vexVVVV_XmmReg);
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
	vexVVVV_XmmReg = 0;
}
0: Constructor line avx2_manual.sinc:69(id0.2077) printpiece=[VGATHERDPS,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2077 pattern=cmb:(ctx:X[x1xx]:X2:X[10xx]:[xx00][010x],ins:92:X[x100]:XX:XX)

Line avx2_manual.sinc:147 :VPGATHERDD YmmReg1, d_vm32y, vexVVVV_YmmReg is $(VEX_DDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x90; YmmReg1 ... & d_vm32y {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	YmmReg1 = vpgatherdd(YmmReg1, d_vm32y, vexVVVV_YmmReg);
	YmmReg1 = vpgatherdd(YmmReg1, vexVVVV_YmmReg);
	# TODO ZmmReg1 = zext(YmmReg1)
	vexVVVV_YmmReg = 0;
}
0: Constructor line avx2_manual.sinc:147(id0.2081) printpiece=[VPGATHERDD,  ,  B, ,,  ,  C, ,,  ,  A]
Pattern id=2081 pattern=cmb:(ctx:X[x1xx]:X2:X[11xx]:[xx00][010x],ins:90:X[x100]:XX:XX)

Line avx2_manual.sinc:92 :VGATHERDPS YmmReg1, d_vm32y, vexVVVV_YmmReg is $(VEX_DDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_YmmReg; byte=0x92; YmmReg1 ... & d_vm32y {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	YmmReg1 = vgatherdps(YmmReg1, d_vm32y, vexVVVV_YmmReg);
	YmmReg1 = vgatherdps(YmmReg1, vexVVVV_YmmReg);
	# TODO ZmmReg1 = zext(YmmReg1)
	vexVVVV_YmmReg = 0;
}
0: Constructor line avx2_manual.sinc:92(id0.2078) printpiece=[VGATHERDPS,  ,  B, ,,  ,  C, ,,  ,  A]
Pattern id=2078 pattern=cmb:(ctx:X[x1xx]:X2:X[11xx]:[xx00][010x],ins:92:X[x100]:XX:XX)

Line avx2_manual.sinc:170 :VPGATHERDQ XmmReg1, q_vm32x, vexVVVV_XmmReg is $(VEX_DDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x90; (XmmReg1 & YmmReg1) ... & q_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	XmmReg1 = vpgatherdq(XmmReg1, q_vm32x, vexVVVV_XmmReg);
	local tmp:16 = vpgatherdq(XmmReg1, vexVVVV_XmmReg);
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
	vexVVVV_XmmReg = 0;
}
0: Constructor line avx2_manual.sinc:170(id0.2082) printpiece=[VPGATHERDQ,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2082 pattern=cmb:(ctx:X[x1xx]:X3:X[10xx]:[xx00][010x],ins:90:X[x100]:XX:XX)

Line avx2_manual.sinc:24 :VGATHERDPD XmmReg1, q_vm32x, vexVVVV_XmmReg is $(VEX_DDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_XmmReg; byte=0x92; (XmmReg1 & YmmReg1) ... & q_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	XmmReg1 = vgatherdpd(XmmReg1, q_vm32x, vexVVVV_XmmReg);
	local tmp:16 = vgatherdpd(XmmReg1, vexVVVV_XmmReg);
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
	vexVVVV_XmmReg = 0;
}
0: Constructor line avx2_manual.sinc:24(id0.2075) printpiece=[VGATHERDPD,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2075 pattern=cmb:(ctx:X[x1xx]:X3:X[10xx]:[xx00][010x],ins:92:X[x100]:XX:XX)

Line avx2_manual.sinc:193 :VPGATHERDQ YmmReg1, q_vm32x, vexVVVV_YmmReg is $(VEX_DDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x90; YmmReg1 ... & q_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	YmmReg1 = vpgatherdq(YmmReg1, q_vm32x, vexVVVV_YmmReg);
	YmmReg1 = vpgatherdq(YmmReg1, vexVVVV_YmmReg);
	# TODO ZmmReg1 = zext(YmmReg1)
	vexVVVV_YmmReg = 0;
}
0: Constructor line avx2_manual.sinc:193(id0.2083) printpiece=[VPGATHERDQ,  ,  B, ,,  ,  C, ,,  ,  A]
Pattern id=2083 pattern=cmb:(ctx:X[x1xx]:X3:X[11xx]:[xx00][010x],ins:90:X[x100]:XX:XX)

Line avx2_manual.sinc:47 :VGATHERDPD YmmReg1, q_vm32x, vexVVVV_YmmReg is $(VEX_DDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W1) & vexVVVV_YmmReg; byte=0x92; YmmReg1 ... & q_vm32x {
# TODO full semantics necessary for VSIB memory data access, leave out of data flow for now
#	YmmReg1 = vgatherdpd(YmmReg1, q_vm32x, vexVVVV_YmmReg);
	YmmReg1 = vgatherdpd(YmmReg1, vexVVVV_YmmReg);
	# TODO ZmmReg1 = zext(YmmReg1)
	vexVVVV_YmmReg = 0;
}
0: Constructor line avx2_manual.sinc:47(id0.2076) printpiece=[VGATHERDPD,  ,  B, ,,  ,  C, ,,  ,  A]
Pattern id=2076 pattern=cmb:(ctx:X[x1xx]:X3:X[11xx]:[xx00][010x],ins:92:X[x100]:XX:XX)

Line ia.sinc:2151 :CBW            is vexMode=0 & opsize=0 & byte=0x98                 { AX = sext(AL); }
0: Constructor line ia.sinc:2151(id0.118) printpiece=[CBW]
Pattern id=118 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:98:XX:XX:XX)

Line ia.sinc:2152 :CWDE           is vexMode=0 & opsize=1 & byte=0x98 & check_EAX_dest { EAX = sext(AX); build check_EAX_dest;}
0: Constructor line ia.sinc:2152(id0.119) printpiece=[CWDE]
Pattern id=119 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:98:XX:XX:XX)

Line ia.sinc:2157 :CWD            is vexMode=0 & opsize=0 & byte=0x99                 { tmp:4 = sext(AX); DX = tmp(2); }
0: Constructor line ia.sinc:2157(id0.120) printpiece=[CWD]
Pattern id=120 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:99:XX:XX:XX)

Line ia.sinc:2158 :CDQ            is vexMode=0 & opsize=1 & byte=0x99 & check_EDX_dest { tmp:8 = sext(EAX); EDX = tmp(4); build check_EDX_dest;}
0: Constructor line ia.sinc:2158(id0.121) printpiece=[CDQ]
Pattern id=121 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:99:XX:XX:XX)

Line ia.sinc:2131 :CALLF ptr1616      is vexMode=0 & addrsize=0 & opsize=0 & byte=0x9a; ptr1616           { push22(CS); build ptr1616; push22(&:2 inst_next); call ptr1616; }
0: Constructor line ia.sinc:2131(id0.110) printpiece=[CALLF,  ,  A]
Pattern id=110 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:9A:XX:XX:XX)

Line ia.sinc:2133 :CALLF ptr1632      is vexMode=0 & addrsize=0 & opsize=1 & byte=0x9a; ptr1632           { push22(CS); build ptr1632; push24(&:4 inst_next); call ptr1632; }
0: Constructor line ia.sinc:2133(id0.112) printpiece=[CALLF,  ,  A]
Pattern id=112 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:9A:XX:XX:XX)

Line ia.sinc:2132 :CALLF ptr1616      is vexMode=0 & addrsize=1 & opsize=0 & byte=0x9a; ptr1616           { push42(CS); build ptr1616; push42(&:2 inst_next); call ptr1616; }
0: Constructor line ia.sinc:2132(id0.111) printpiece=[CALLF,  ,  A]
Pattern id=111 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:9A:XX:XX:XX)

Line ia.sinc:2134 :CALLF ptr1632      is vexMode=0 & addrsize=1 & opsize=1 & byte=0x9a; ptr1632           { push42(CS); build ptr1632; push44(&:4 inst_next); call ptr1632; }
0: Constructor line ia.sinc:2134(id0.113) printpiece=[CALLF,  ,  A]
Pattern id=113 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:9A:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4334 :FSTENV Mem     is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4334(id0.783) printpiece=[FSTENV,  ,  A]
Pattern id=783 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:3[0xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4331 :FSTCW m16      is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16     { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4331(id0.781) printpiece=[FSTCW,  ,  A]
Pattern id=781 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:3[1xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4334 :FSTENV Mem     is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4334(id0.783) printpiece=[FSTENV,  ,  A]
Pattern id=783 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:7[0xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4331 :FSTCW m16      is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16     { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4331(id0.781) printpiece=[FSTCW,  ,  A]
Pattern id=781 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:7[1xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4334 :FSTENV Mem     is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4334(id0.783) printpiece=[FSTENV,  ,  A]
Pattern id=783 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:B[0xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4331 :FSTCW m16      is vexMode=0 & byte=0x9B; byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16     { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4331(id0.781) printpiece=[FSTCW,  ,  A]
Pattern id=781 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:D9:B[1xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
0: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4123 :FENI               is vexMode=0 & byte=0x9B; byte=0xDB; byte=0xE0 {}
0: Constructor line ia.sinc:4123(id0.702) printpiece=[FENI]
Pattern id=702 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DB:E0:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4121 :FDISI              is vexMode=0 & byte=0x9B; byte=0xDB; byte=0xE1 {}
0: Constructor line ia.sinc:4121(id0.700) printpiece=[FDISI]
Pattern id=700 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DB:E1:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4088 :FCLEX          is vexMode=0 & byte=0x9B; byte=0xDB; byte=0xE2      { FPUStatusWord[0,8] = 0; FPUStatusWord[15,1] = 0; }
0: Constructor line ia.sinc:4088(id0.675) printpiece=[FCLEX]
Pattern id=675 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DB:E2:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4159 :FINIT              is vexMode=0 & byte=0x9B; byte=0xDB; byte=0xE3          {
										  FPUControlWord = 0x037f;        
                                          FPUStatusWord = 0x0000;         
                                          FPUTagWord = 0xffff;            
                                          FPUDataPointer = 0x00000000;        
                                          FPUInstructionPointer = 0x00000000;     
                                          FPULastInstructionOpcode = 0x0000;  
                                          C0 = 0;                 
                                          C1 = 0;                 
                                          C2 = 0;                 
                                          C3 = 0; }                           
0: Constructor line ia.sinc:4159(id0.730) printpiece=[FINIT]
Pattern id=730 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DB:E3:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4263 :FSAVE Mem      is vexMode=0 & byte=0x9B; byte=0xDD; reg_opcode=6 ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;

  *:10 (Mem + 28) = ST0;
  *:10 (Mem + 38) = ST1;
  *:10 (Mem + 48) = ST2;
  *:10 (Mem + 58) = ST3;
  *:10 (Mem + 68) = ST4;
  *:10 (Mem + 78) = ST5;
  *:10 (Mem + 88) = ST6;
  *:10 (Mem + 98) = ST7;

  FPUControlWord = 0x037f;
  FPUStatusWord = 0x0000;
  FPUTagWord = 0xffff;
  FPUDataPointer = 0x00000000;
  FPUInstructionPointer = 0x00000000;
  FPULastInstructionOpcode = 0x0000;
}
0: Constructor line ia.sinc:4263(id0.768) printpiece=[FSAVE,  ,  A]
Pattern id=768 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DD:[xx11][0xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4354 :FSTSW m16      is vexMode=0 & byte=0x9B; byte=0xDD; reg_opcode=7 ... & m16     { m16 = FPUStatusWord; }
0: Constructor line ia.sinc:4354(id0.785) printpiece=[FSTSW,  ,  A]
Pattern id=785 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DD:[xx11][1xxx]:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:4355 :FSTSW AX       is vexMode=0 & byte=0x9B; byte=0xDF; byte=0xE0 & AX         { AX = FPUStatusWord; }
0: Constructor line ia.sinc:4355(id0.786) printpiece=[FSTSW,  ,  A]
Pattern id=786 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:DF:E0:XX)

Line ia.sinc:3925 :WAIT           is vexMode=0 & byte=0x9b                        { }
1: Constructor line ia.sinc:3925(id0.618) printpiece=[WAIT]
Pattern id=618 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9B:XX:XX:XX)

Line ia.sinc:3396 :PUSHF          is vexMode=0 & addrsize=0 & opsize=0 & byte=0x9c            { packflags(flags); push22(flags); }
0: Constructor line ia.sinc:3396(id0.432) printpiece=[PUSHF]
Pattern id=432 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:9C:XX:XX:XX)

Line ia.sinc:3398 :PUSHFD         is vexMode=0 & addrsize=0 & opsize=1 & byte=0x9c            { packflags(eflags); packeflags(eflags); push24(eflags); }
0: Constructor line ia.sinc:3398(id0.434) printpiece=[PUSHFD]
Pattern id=434 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:9C:XX:XX:XX)

Line ia.sinc:3397 :PUSHF          is vexMode=0 & addrsize=1 & opsize=0 & byte=0x9c            { packflags(flags); push42(flags); }
0: Constructor line ia.sinc:3397(id0.433) printpiece=[PUSHF]
Pattern id=433 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:9C:XX:XX:XX)

Line ia.sinc:3399 :PUSHFD         is vexMode=0 & addrsize=1 & opsize=1 & byte=0x9c            { packflags(eflags); packeflags(eflags); push44(eflags); }
0: Constructor line ia.sinc:3399(id0.435) printpiece=[PUSHFD]
Pattern id=435 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:9C:XX:XX:XX)

Line ia.sinc:3309 :POPF           is vexMode=0 & addrsize=0 & opsize=0 & byte=0x9d            { pop22(flags); unpackflags(flags); }
0: Constructor line ia.sinc:3309(id0.387) printpiece=[POPF]
Pattern id=387 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:9D:XX:XX:XX)

Line ia.sinc:3311 :POPFD          is vexMode=0 & addrsize=0 & opsize=1 & byte=0x9d            { pop24(eflags); unpackflags(eflags); unpackeflags(eflags); }
0: Constructor line ia.sinc:3311(id0.389) printpiece=[POPFD]
Pattern id=389 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:9D:XX:XX:XX)

Line ia.sinc:3310 :POPF           is vexMode=0 & addrsize=1 & opsize=0 & byte=0x9d            { pop42(flags); unpackflags(flags); }
0: Constructor line ia.sinc:3310(id0.388) printpiece=[POPF]
Pattern id=388 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:9D:XX:XX:XX)

Line ia.sinc:3312 :POPFD          is vexMode=0 & addrsize=1 & opsize=1 & byte=0x9d            { pop44(eflags); unpackflags(eflags); unpackeflags(eflags); }
0: Constructor line ia.sinc:3312(id0.390) printpiece=[POPFD]
Pattern id=390 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:9D:XX:XX:XX)

Line ia.sinc:3543 :SAHF           is vexMode=0 & byte=0x9e { SF = (AH & 0x80) != 0;
                                          ZF = (AH & 0x40) != 0;
                                          AF = (AH & 0x10) != 0;
                                          PF = (AH & 0x04) != 0;
                                          CF = (AH & 0x01) != 0; }
0: Constructor line ia.sinc:3543(id0.494) printpiece=[SAHF]
Pattern id=494 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9E:XX:XX:XX)

Line ia.sinc:2875 :LAHF           is vexMode=0 & byte=0x9f { AH=(SF<<7)|(ZF<<6)|(AF<<4)|(PF<<2)|2|CF; }
0: Constructor line ia.sinc:2875(id0.237) printpiece=[LAHF]
Pattern id=237 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:9F:XX:XX:XX)

Line ia.sinc:3059 :MOV AL,moffs8      is vexMode=0 & byte=0xa0; AL & moffs8               { AL=moffs8; }
0: Constructor line ia.sinc:3059(id0.284) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=284 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:A0:XX:XX:XX)

Line ia.sinc:3060 :MOV AX,moffs16     is vexMode=0 & opsize=0 & byte=0xa1; AX & moffs16         { AX=moffs16; }
0: Constructor line ia.sinc:3060(id0.285) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=285 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:A1:XX:XX:XX)

Line ia.sinc:3061 :MOV EAX,moffs32    is vexMode=0 & opsize=1 & byte=0xa1; EAX & check_EAX_dest & moffs32            { EAX=moffs32; build check_EAX_dest; }
0: Constructor line ia.sinc:3061(id0.286) printpiece=[MOV,  ,  A, ,,  C]
Pattern id=286 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:A1:XX:XX:XX)

Line ia.sinc:3065 :MOV moffs8,AL      is vexMode=0 & byte=0xa2; AL & moffs8               { moffs8=AL; }
0: Constructor line ia.sinc:3065(id0.287) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=287 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:A2:XX:XX:XX)

Line ia.sinc:3066 :MOV moffs16,AX     is vexMode=0 & opsize=0 & byte=0xa3; AX & moffs16         { moffs16=AX; }
0: Constructor line ia.sinc:3066(id0.288) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=288 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:A3:XX:XX:XX)

Line ia.sinc:3067 :MOV moffs32,EAX    is vexMode=0 & opsize=1 & byte=0xa3; EAX & moffs32            { moffs32=EAX; }
0: Constructor line ia.sinc:3067(id0.289) printpiece=[MOV,  ,  B, ,,  A]
Pattern id=289 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:A3:XX:XX:XX)

Line ia.sinc:3158 :MOVSB^rep^reptail eseDI1,dseSI1    is vexMode=0 & rep & reptail & byte=0xa4 & eseDI1 & dseSI1          { build rep; build eseDI1; build dseSI1; eseDI1 = dseSI1; build reptail; }
0: Constructor line ia.sinc:3158(id0.309) printpiece=[MOVSB,  A,  B,  ,  C, ,,  D]
Pattern id=309 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:A4:XX:XX:XX)

Line ia.sinc:3159 :MOVSW^rep^reptail eseDI2,dseSI2    is vexMode=0 & rep & reptail & opsize=0 & byte=0xa5 & eseDI2 & dseSI2   { build rep; build eseDI2; build dseSI2; eseDI2 = dseSI2; build reptail; }
0: Constructor line ia.sinc:3159(id0.310) printpiece=[MOVSW,  A,  B,  ,  C, ,,  D]
Pattern id=310 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:A5:XX:XX:XX)

Line ia.sinc:3160 :MOVSD^rep^reptail eseDI4,dseSI4    is vexMode=0 & rep & reptail & opsize=1 & byte=0xa5 & eseDI4 & dseSI4   { build rep; build eseDI4; build dseSI4; eseDI4 = dseSI4; build reptail; }
0: Constructor line ia.sinc:3160(id0.311) printpiece=[MOVSD,  A,  B,  ,  C, ,,  D]
Pattern id=311 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:A5:XX:XX:XX)

Line ia.sinc:2228 :CMPSB^repe^repetail eseDI1,dseSI1  is vexMode=0 & repe & repetail & byte=0xa6 & dseSI1 & eseDI1        { build repe; build eseDI1; build dseSI1; subflags(dseSI1,eseDI1); local diff=dseSI1-eseDI1; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:2228(id0.149) printpiece=[CMPSB,  A,  B,  ,  D, ,,  C]
Pattern id=149 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:A6:XX:XX:XX)

Line ia.sinc:2229 :CMPSW^repe^repetail eseDI2,dseSI2  is vexMode=0 & repe & repetail & opsize=0 & byte=0xa7 & dseSI2 & eseDI2 { build repe; build eseDI2; build dseSI2; subflags(dseSI2,eseDI2); local diff=dseSI2-eseDI2; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:2229(id0.150) printpiece=[CMPSW,  A,  B,  ,  D, ,,  C]
Pattern id=150 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:A7:XX:XX:XX)

Line ia.sinc:2230 :CMPSD^repe^repetail eseDI4,dseSI4  is vexMode=0 & repe & repetail & opsize=1 & byte=0xa7 & dseSI4 & eseDI4 { build repe; build eseDI4; build dseSI4; subflags(dseSI4,eseDI4); local diff=dseSI4-eseDI4; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:2230(id0.151) printpiece=[CMPSD,  A,  B,  ,  D, ,,  C]
Pattern id=151 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:A7:XX:XX:XX)

Line ia.sinc:3834 :TEST   AL,imm8     is vexMode=0 & byte=0xA8; AL & imm8                 { logicalflags(); local tmp =   AL & imm8;  resultflags(tmp); }
0: Constructor line ia.sinc:3834(id0.588) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=588 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:A8:XX:XX:XX)

Line ia.sinc:3835 :TEST   AX,imm16    is vexMode=0 & opsize=0; byte=0xA9; AX & imm16          { logicalflags(); local tmp =   AX & imm16; resultflags(tmp); }
0: Constructor line ia.sinc:3835(id0.589) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=589 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:A9:XX:XX:XX)

Line ia.sinc:3836 :TEST   EAX,imm32   is vexMode=0 & opsize=1; byte=0xA9; EAX & imm32         { logicalflags(); local tmp =  EAX & imm32; resultflags(tmp); }
0: Constructor line ia.sinc:3836(id0.590) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=590 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:A9:XX:XX:XX)

Line ia.sinc:3774 :STOSB^rep^reptail eseDI1   is vexMode=0 & rep & reptail & byte=0xaa & eseDI1           { build rep; build eseDI1; eseDI1=AL; build reptail; }
0: Constructor line ia.sinc:3774(id0.564) printpiece=[STOSB,  A,  B,  ,  C]
Pattern id=564 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:AA:XX:XX:XX)

Line ia.sinc:3775 :STOSW^rep^reptail eseDI2   is vexMode=0 & rep & reptail & opsize=0 & byte=0xab & eseDI2    { build rep; build eseDI2; eseDI2=AX; build reptail; }
0: Constructor line ia.sinc:3775(id0.565) printpiece=[STOSW,  A,  B,  ,  C]
Pattern id=565 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:AB:XX:XX:XX)

Line ia.sinc:3776 :STOSD^rep^reptail eseDI4   is vexMode=0 & rep & reptail & opsize=1 & byte=0xab & eseDI4    { build rep; build eseDI4; eseDI4=EAX; build reptail; }
0: Constructor line ia.sinc:3776(id0.566) printpiece=[STOSD,  A,  B,  ,  C]
Pattern id=566 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:AB:XX:XX:XX)

Line ia.sinc:2991 :LODSB^rep^reptail dseSI1   is vexMode=0 & rep & reptail & byte=0xAC & dseSI1           { build rep; build dseSI1; AL=dseSI1; build reptail; }
0: Constructor line ia.sinc:2991(id0.264) printpiece=[LODSB,  A,  B,  ,  C]
Pattern id=264 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:AC:XX:XX:XX)

Line ia.sinc:2992 :LODSW^rep^reptail dseSI2   is vexMode=0 & rep & reptail & opsize=0 & byte=0xAD & dseSI2    { build rep; build dseSI2; AX=dseSI2; build reptail; }
0: Constructor line ia.sinc:2992(id0.265) printpiece=[LODSW,  A,  B,  ,  C]
Pattern id=265 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:AD:XX:XX:XX)

Line ia.sinc:2993 :LODSD^rep^reptail dseSI4   is vexMode=0 & rep & reptail & opsize=1 & byte=0xAD & dseSI4    { build rep; build dseSI4; EAX=dseSI4; build reptail; }
0: Constructor line ia.sinc:2993(id0.266) printpiece=[LODSD,  A,  B,  ,  C]
Pattern id=266 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:AD:XX:XX:XX)

Line ia.sinc:3607 :SCASB^repe^repetail eseDI1 is vexMode=0 & repe & repetail &            byte=0xae & eseDI1  { build repe; build eseDI1; subflags(AL,eseDI1); local diff=AL-eseDI1; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:3607(id0.519) printpiece=[SCASB,  A,  B,  ,  C]
Pattern id=519 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:AE:XX:XX:XX)

Line avx.sinc:1003 :VLDMXCSR m32 is $(VEX_NONE) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0xAE; reg_opcode=2 ... & m32
{
	vldmxcsr_avx( m32 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1003(id0.1632) printpiece=[VLDMXCSR,  ,  B]
Pattern id=1632 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:AE:[xx01][0xxx]:XX:XX)

Line avx.sinc:2936 :VSTMXCSR m32 is $(VEX_NONE) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG); byte=0xAE; reg_opcode=3 ... & m32
{
	m32 = vstmxcsr_avx(  );
}
0: Constructor line avx.sinc:2936(id0.1856) printpiece=[VSTMXCSR,  ,  B]
Pattern id=1856 pattern=cmb:(ctx:SS:X[000x]:X8:0[001x]:XX,ins:AE:[xx01][1xxx]:XX:XX)

Line ia.sinc:3608 :SCASW^repe^repetail eseDI2 is vexMode=0 & repe & repetail & opsize=0 & byte=0xaf & eseDI2  { build repe; build eseDI2; subflags(AX,eseDI2); local diff=AX-eseDI2; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:3608(id0.520) printpiece=[SCASW,  A,  B,  ,  C]
Pattern id=520 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:AF:XX:XX:XX)

Line ia.sinc:3609 :SCASD^repe^repetail eseDI4 is vexMode=0 & repe & repetail & opsize=1 & byte=0xaf & eseDI4  { build repe; build eseDI4; subflags(EAX,eseDI4); local diff=EAX-eseDI4; resultflags(diff); build repetail; }
0: Constructor line ia.sinc:3609(id0.521) printpiece=[SCASD,  A,  B,  ,  C]
Pattern id=521 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:AF:XX:XX:XX)

Line ia.sinc:3071 :MOV CRmr8,imm8     is vexMode=0 & row=11 & page=0 & CRmr8; imm8                        { CRmr8 = imm8; }
0: Constructor line ia.sinc:3071(id0.290) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=290 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:B[0xxx]:XX:XX:XX)

Line ia.sinc:3072 :MOV CRmr16,imm16   is vexMode=0 & opsize=0 & row=11 & page=1 & CRmr16; imm16       { CRmr16 = imm16; }
0: Constructor line ia.sinc:3072(id0.291) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=291 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:B[1xxx]:XX:XX:XX)

Line ia.sinc:3073 :MOV CRmr32,imm32   is vexMode=0 & opsize=1 & row=11 & page=1 & CRmr32; imm32       { CRmr32 = imm32; }
0: Constructor line ia.sinc:3073(id0.292) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=292 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:B[1xxx]:XX:XX:XX)

Line ia.sinc:3511 :ROL  rm8,imm8      is vexMode=0 & byte=0xC0; rm8 & reg_opcode=0 ... ; imm8     { local cnt = imm8 & 0x7; rm8 = (rm8 << cnt) | (rm8 >> (8 - cnt)); rolflags(rm8,imm8 & 0x1f:1);}
0: Constructor line ia.sinc:3511(id0.477) printpiece=[ROL,  ,  A, ,,  B]
Pattern id=477 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx00][0xxx]:XX:XX)

Line ia.sinc:3526 :ROR  rm8,imm8      is vexMode=0 & byte=0xC0; rm8 & reg_opcode=1 ... ; imm8     { local cnt = imm8 & 0x7; rm8 = (rm8 >> cnt) | (rm8 << (8 - cnt)); rorflags(rm8,imm8 & 0x1f:1);}
0: Constructor line ia.sinc:3526(id0.486) printpiece=[ROR,  ,  A, ,,  B]
Pattern id=486 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx00][1xxx]:XX:XX)

Line ia.sinc:3407 :RCL  rm8,imm8      is vexMode=0 & byte=0xC0; rm8 & reg_opcode=2 ... ; imm8     { local cnt=(imm8&0x1f)%9; tmp:2=(zext(CF)<<8)|zext(rm8); tmp=(tmp<<cnt)|(tmp>>(9-cnt)); rm8=tmp(0); CF=(tmp&0x100)!=0; }
0: Constructor line ia.sinc:3407(id0.438) printpiece=[RCL,  ,  A, ,,  B]
Pattern id=438 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx01][0xxx]:XX:XX)

Line ia.sinc:3422 :RCR rm8,imm8       is vexMode=0 & byte=0xC0; rm8 & reg_opcode=3 ... ; imm8     { local cnt=(imm8&0x1f)%9; tmp:2=(zext(CF)<<8)|zext(rm8); tmp=(tmp>>cnt)|(tmp<<(9-cnt)); rm8=tmp(0); CF=(tmp&0x100)!=0; }
0: Constructor line ia.sinc:3422(id0.447) printpiece=[RCR,  ,  A, ,,  B]
Pattern id=447 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx01][1xxx]:XX:XX)

Line ia.sinc:3638 :SHL  rm8,imm8  is vexMode=0 & byte=0xC0;  rm8 & (reg_opcode=4|reg_opcode=6) ... ; imm8            { local count = imm8 & 0x1f; local tmp = rm8; rm8 = rm8 << count;
                                          shlflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3638(id0.527) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=527 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx10][0xxx]:XX:XX)

Line ia.sinc:3703 :SHR  rm8,imm8  is vexMode=0 & byte=0xC0;  rm8 & reg_opcode=5 ... ; imm8            { local count = imm8 & 0x1f; local tmp = rm8; rm8 = rm8 >> count;
                                          shrflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3703(id0.544) printpiece=[SHR,  ,  A, ,,  B]
Pattern id=544 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx10][1xxx]:XX:XX)

Line ia.sinc:3638 :SHL  rm8,imm8  is vexMode=0 & byte=0xC0;  rm8 & (reg_opcode=4|reg_opcode=6) ... ; imm8            { local count = imm8 & 0x1f; local tmp = rm8; rm8 = rm8 << count;
                                          shlflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3638(id0.527) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=527 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx11][0xxx]:XX:XX)

Line ia.sinc:3554 :SAR  rm8,imm8  is vexMode=0 & byte=0xC0;  rm8 & reg_opcode=7 ... ; imm8            { local count = imm8 & 0x1f; local tmp = rm8; rm8 = rm8 s>> count;
                                          sarflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3554(id0.498) printpiece=[SAR,  ,  A, ,,  B]
Pattern id=498 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C0:[xx11][1xxx]:XX:XX)

Line ia.sinc:3514 :ROL rm16,imm8      is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=0 ... ; imm8 { local cnt = imm8 & 0xf; rm16 = (rm16 << cnt) | (rm16 >> (16 - cnt)); rolflags(rm16,imm8 & 0x1f:1);}
0: Constructor line ia.sinc:3514(id0.480) printpiece=[ROL,  ,  A, ,,  B]
Pattern id=480 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx00][0xxx]:XX:XX)

Line ia.sinc:3517 :ROL rm32,imm8      is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=0 ... ; imm8 { local cnt = imm8 & 0x1f; rm32 = (rm32 << cnt) | (rm32 >> (32 - cnt)); rolflags(rm32,cnt); build check_rm32_dest; }
0: Constructor line ia.sinc:3517(id0.483) printpiece=[ROL,  ,  A, ,,  C]
Pattern id=483 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx00][0xxx]:XX:XX)

Line ia.sinc:3529 :ROR rm16,imm8      is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=1 ... ; imm8 { local cnt = imm8 & 0xf; rm16 = (rm16 >> cnt) | (rm16 << (16 - cnt)); rorflags(rm16,imm8 & 0x1f:1);}
0: Constructor line ia.sinc:3529(id0.489) printpiece=[ROR,  ,  A, ,,  B]
Pattern id=489 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx00][1xxx]:XX:XX)

Line ia.sinc:3532 :ROR rm32,imm8      is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=1 ... ; imm8 { local cnt = imm8 & 0x1f; rm32 = (rm32 >> cnt) | (rm32 << (32 - cnt)); rorflags(rm32,cnt); build check_rm32_dest; }
0: Constructor line ia.sinc:3532(id0.492) printpiece=[ROR,  ,  A, ,,  C]
Pattern id=492 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx00][1xxx]:XX:XX)

Line ia.sinc:3410 :RCL rm16,imm8      is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=2 ... ; imm8 { local cnt=(imm8&0x1f)%17; tmp:4=(zext(CF)<<16)|zext(rm16); tmp=(tmp<<cnt)|(tmp>>(17-cnt)); rm16=tmp(0); CF=(tmp&0x10000)!=0; }
0: Constructor line ia.sinc:3410(id0.441) printpiece=[RCL,  ,  A, ,,  B]
Pattern id=441 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx01][0xxx]:XX:XX)

Line ia.sinc:3413 :RCL rm32,imm8      is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=2 ... ; imm8 { local cnt=imm8&0x1f; tmp:8=(zext(CF)<<32)|zext(rm32); tmp=(tmp<<cnt)|(tmp>>(33-cnt)); rm32=tmp(0); CF=(tmp&0x100000000)!=0; build check_rm32_dest; }
0: Constructor line ia.sinc:3413(id0.444) printpiece=[RCL,  ,  A, ,,  C]
Pattern id=444 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx01][0xxx]:XX:XX)

Line ia.sinc:3425 :RCR rm16,imm8      is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=3 ... ; imm8 { local cnt=(imm8&0x1f)%17; tmp:4=(zext(CF)<<16)|zext(rm16); tmp=(tmp>>cnt)|(tmp<<(17-cnt)); rm16=tmp(0); CF=(tmp&0x10000)!=0; }
0: Constructor line ia.sinc:3425(id0.450) printpiece=[RCR,  ,  A, ,,  B]
Pattern id=450 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx01][1xxx]:XX:XX)

Line ia.sinc:3428 :RCR rm32,imm8      is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=3 ... ; imm8 { local cnt=imm8&0x1f; tmp:8=(zext(CF)<<32)|zext(rm32); tmp=(tmp>>cnt)|(tmp<<(33-cnt)); rm32=tmp(0); CF=(tmp&0x100000000)!=0; build check_rm32_dest; }
0: Constructor line ia.sinc:3428(id0.453) printpiece=[RCR,  ,  A, ,,  C]
Pattern id=453 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx01][1xxx]:XX:XX)

Line ia.sinc:3643 :SHL rm16,imm8  is vexMode=0 & opsize=0 & byte=0xC1; rm16 & (reg_opcode=4|reg_opcode=6) ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm16; rm16 = rm16 << count;
                                          shlflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3643(id0.530) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=530 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx10][0xxx]:XX:XX)

Line ia.sinc:3648 :SHL rm32,imm8  is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm32; rm32 = rm32 << count; build check_rm32_dest;
                                          shlflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3648(id0.533) printpiece=[SHL,  ,  A, ,,  C]
Pattern id=533 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx10][0xxx]:XX:XX)

Line ia.sinc:3708 :SHR rm16,imm8  is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=5 ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm16; rm16 = rm16 >> count;
                                          shrflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3708(id0.547) printpiece=[SHR,  ,  A, ,,  B]
Pattern id=547 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx10][1xxx]:XX:XX)

Line ia.sinc:3713 :SHR rm32,imm8  is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=5 ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm32; rm32 = rm32 >> count; build check_rm32_dest;
                                          shrflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3713(id0.550) printpiece=[SHR,  ,  A, ,,  C]
Pattern id=550 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx10][1xxx]:XX:XX)

Line ia.sinc:3643 :SHL rm16,imm8  is vexMode=0 & opsize=0 & byte=0xC1; rm16 & (reg_opcode=4|reg_opcode=6) ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm16; rm16 = rm16 << count;
                                          shlflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3643(id0.530) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=530 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx11][0xxx]:XX:XX)

Line ia.sinc:3648 :SHL rm32,imm8  is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm32; rm32 = rm32 << count; build check_rm32_dest;
                                          shlflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3648(id0.533) printpiece=[SHL,  ,  A, ,,  C]
Pattern id=533 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx11][0xxx]:XX:XX)

Line ia.sinc:3559 :SAR rm16,imm8  is vexMode=0 & opsize=0 & byte=0xC1; rm16 & reg_opcode=7 ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm16; rm16 = rm16 s>> count;
                                          sarflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3559(id0.501) printpiece=[SAR,  ,  A, ,,  B]
Pattern id=501 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C1:[xx11][1xxx]:XX:XX)

Line ia.sinc:3564 :SAR rm32,imm8  is vexMode=0 & opsize=1 & byte=0xC1; rm32 & check_rm32_dest ... & reg_opcode=7 ... ; imm8     { local count = imm8 & 0x1f; local tmp = rm32; rm32 = rm32 s>> count; build check_rm32_dest;
                                          sarflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3564(id0.504) printpiece=[SAR,  ,  A, ,,  C]
Pattern id=504 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C1:[xx11][1xxx]:XX:XX)

Line ia.sinc:3488 :RET imm16      is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=0 & byte=0xc2; imm16     { pop22(IP); EIP=zext(IP); SP=SP+imm16; return [EIP]; }      
0: Constructor line ia.sinc:3488(id0.467) printpiece=[RET,  ,  A]
Pattern id=467 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:C2:XX:XX:XX)

Line ia.sinc:3490 :RET imm16      is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=1 & byte=0xc2; imm16     { pop24(EIP); SP=SP+imm16; return [EIP]; }
0: Constructor line ia.sinc:3490(id0.469) printpiece=[RET,  ,  A]
Pattern id=469 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:C2:XX:XX:XX)

Line ia.sinc:3489 :RET imm16      is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xc2; imm16     { pop42(IP); EIP=zext(IP); ESP=ESP+imm16; return [EIP]; }        
0: Constructor line ia.sinc:3489(id0.468) printpiece=[RET,  ,  A]
Pattern id=468 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:C2:XX:XX:XX)

Line ia.sinc:3491 :RET imm16      is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=1 & byte=0xc2; imm16     { pop44(EIP); ESP=ESP+imm16; return [EIP]; }
0: Constructor line ia.sinc:3491(id0.470) printpiece=[RET,  ,  A]
Pattern id=470 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:365 :^VCMPPS_mon XmmReg1, vexVVVV_XmmReg, XmmReg2_m128^VCMPPS_op is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC2; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; VCMPPS_mon & VCMPPS_op
{
	local tmp:16 = vcmpps_avx( vexVVVV_XmmReg, XmmReg2_m128, VCMPPS_op );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:365(id0.1577) printpiece=[ F,  ,  C, ,,  ,  B, ,,  ,  E,  G]
Pattern id=1577 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:373 :^VCMPPS_mon YmmReg1, vexVVVV_YmmReg, YmmReg2_m256^VCMPPS_op is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xC2; YmmReg1 ... & YmmReg2_m256; VCMPPS_mon & VCMPPS_op
{
	YmmReg1 = vcmpps_avx( vexVVVV_YmmReg, YmmReg2_m256, VCMPPS_op );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:373(id0.1578) printpiece=[ E,  ,  C, ,,  ,  B, ,,  ,  D,  F]
Pattern id=1578 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:283 :^VCMPPD_mon XmmReg1, vexVVVV_XmmReg, XmmReg2_m128^VCMPPD_op is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC2; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; VCMPPD_mon & VCMPPD_op
{
	local tmp:16 = vcmppd_avx( vexVVVV_XmmReg, XmmReg2_m128, VCMPPD_op );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:283(id0.1575) printpiece=[ F,  ,  C, ,,  ,  B, ,,  ,  E,  G]
Pattern id=1575 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:291 :^VCMPPD_mon YmmReg1, vexVVVV_YmmReg, YmmReg2_m256^VCMPPD_op is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xC2; YmmReg1 ... & YmmReg2_m256; VCMPPD_mon & VCMPPD_op
{
	YmmReg1 = vcmppd_avx( vexVVVV_YmmReg, YmmReg2_m256, VCMPPD_op );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:291(id0.1576) printpiece=[ E,  ,  C, ,,  ,  B, ,,  ,  D,  F]
Pattern id=1576 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:522 :^VCMPSS_mon XmmReg1, vexVVVV_XmmReg, XmmReg2_m32^VCMPSS_op is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC2; (XmmReg1 & YmmReg1) ... & XmmReg2_m32; VCMPSS_mon & VCMPSS_op
{
	local tmp:16 = vcmpss_avx( vexVVVV_XmmReg, XmmReg2_m32, VCMPSS_op );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:522(id0.1580) printpiece=[ F,  ,  C, ,,  ,  B, ,,  ,  E,  G]
Pattern id=1580 pattern=cmb:(ctx:SS:X[010x]:X[10xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line avx.sinc:447 :^VCMPSD_mon XmmReg1, vexVVVV_XmmReg, XmmReg2_m64^VCMPSD_op is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC2; (XmmReg1 & YmmReg1) ... & XmmReg2_m64; VCMPSD_mon & VCMPSD_op
{
	local tmp:16 = vcmpsd_avx( vexVVVV_XmmReg, XmmReg2_m64, VCMPSD_op );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:447(id0.1579) printpiece=[ F,  ,  C, ,,  ,  B, ,,  ,  E,  G]
Pattern id=1579 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:C2:XX:XX:XX)

Line ia.sinc:3467 :RET            is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=0 & byte=0xc3            { pop22(IP); EIP=segment(CS,IP); return [EIP]; }
0: Constructor line ia.sinc:3467(id0.459) printpiece=[RET]
Pattern id=459 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:C3:XX:XX:XX)

Line ia.sinc:3469 :RET            is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=1 & byte=0xc3            { pop24(EIP); return [EIP]; }
0: Constructor line ia.sinc:3469(id0.461) printpiece=[RET]
Pattern id=461 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:C3:XX:XX:XX)

Line ia.sinc:3468 :RET            is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xc3            { pop42(IP); EIP=zext(IP); return [EIP]; }
0: Constructor line ia.sinc:3468(id0.460) printpiece=[RET]
Pattern id=460 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:C3:XX:XX:XX)

Line ia.sinc:3470 :RET            is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=1 & byte=0xc3            { pop44(EIP); return [EIP]; }
0: Constructor line ia.sinc:3470(id0.462) printpiece=[RET]
Pattern id=462 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:C3:XX:XX:XX)

Line ia.sinc:1602 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; ] {}
0: Constructor line ia.sinc:1602(id0.10) printpiece=[ F]
Pattern id=10 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx00]:XX)

Line ia.sinc:2896 :LES Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC4; Mem & Reg16 ...        { tmp:4 = *Mem; ES = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2896(id0.245) printpiece=[LES,  ,  B, ,,  A]
Pattern id=245 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1604 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_66=1; ] {}
0: Constructor line ia.sinc:1604(id0.11) printpiece=[ F]
Pattern id=11 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx01]:XX)

Line ia.sinc:2896 :LES Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC4; Mem & Reg16 ...        { tmp:4 = *Mem; ES = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2896(id0.245) printpiece=[LES,  ,  B, ,,  A]
Pattern id=245 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1606 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1606(id0.12) printpiece=[ F]
Pattern id=12 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx10]:XX)

Line ia.sinc:2896 :LES Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC4; Mem & Reg16 ...        { tmp:4 = *Mem; ES = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2896(id0.245) printpiece=[LES,  ,  B, ,,  A]
Pattern id=245 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1608 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1608(id0.13) printpiece=[ F]
Pattern id=13 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx11]:XX)

Line ia.sinc:2896 :LES Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC4; Mem & Reg16 ...        { tmp:4 = *Mem; ES = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2896(id0.245) printpiece=[LES,  ,  B, ,,  A]
Pattern id=245 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1602 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; ] {}
0: Constructor line ia.sinc:1602(id0.10) printpiece=[ F]
Pattern id=10 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx00]:XX)

Line ia.sinc:2897 :LES Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC4 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; ES = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2897(id0.246) printpiece=[LES,  ,  B, ,,  A]
Pattern id=246 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1604 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_66=1; ] {}
0: Constructor line ia.sinc:1604(id0.11) printpiece=[ F]
Pattern id=11 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx01]:XX)

Line ia.sinc:2897 :LES Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC4 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; ES = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2897(id0.246) printpiece=[LES,  ,  B, ,,  A]
Pattern id=246 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1606 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1606(id0.12) printpiece=[ F]
Pattern id=12 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx10]:XX)

Line ia.sinc:2897 :LES Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC4 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; ES = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2897(id0.246) printpiece=[LES,  ,  B, ,,  A]
Pattern id=246 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1608 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1608(id0.13) printpiece=[ F]
Pattern id=13 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx11]:XX)

Line ia.sinc:2897 :LES Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC4 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; ES = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2897(id0.246) printpiece=[LES,  ,  B, ,,  A]
Pattern id=246 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1602 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; ] {}
0: Constructor line ia.sinc:1602(id0.10) printpiece=[ F]
Pattern id=10 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx00]:XX)

Line ia.sinc:1604 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_66=1; ] {}
0: Constructor line ia.sinc:1604(id0.11) printpiece=[ F]
Pattern id=11 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx01]:XX)

Line ia.sinc:1606 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1606(id0.12) printpiece=[ F]
Pattern id=12 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx10]:XX)

Line ia.sinc:1608 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1608(id0.13) printpiece=[ F]
Pattern id=13 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx11]:XX)

Line ia.sinc:1602 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; ] {}
0: Constructor line ia.sinc:1602(id0.10) printpiece=[ F]
Pattern id=10 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx00]:XX)

Line ia.sinc:1604 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_66=1; ] {}
0: Constructor line ia.sinc:1604(id0.11) printpiece=[ F]
Pattern id=11 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx01]:XX)

Line ia.sinc:1606 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1606(id0.12) printpiece=[ F]
Pattern id=12 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx10]:XX)

Line ia.sinc:1608 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC4; vex_r=1 & vex_x=1 & vex_b & vex_mmmmm; vex_w & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; rexBprefix=~vex_b; vexMMMMM=vex_mmmmm; rexWprefix=vex_w;  vexVVVV=~vex_vvvv; vexL=vex_l; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1608(id0.13) printpiece=[ F]
Pattern id=13 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C4:[11xx]X:X[xx11]:XX)

Line avx.sinc:2065 :VPINSRW XmmReg1, vexVVVV_XmmReg, Reg32_m16, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_W0) & vexVVVV_XmmReg; byte=0xC4; (XmmReg1 & YmmReg1) ... & Reg32_m16; imm8
{
	local tmp:16 = vpinsrw_avx( vexVVVV_XmmReg, Reg32_m16, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2065(id0.1754) printpiece=[VPINSRW,  ,  B, ,,  ,  A, ,,  ,  D, ,,  ,  E]
Pattern id=1754 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][001x]:XX,ins:C4:XX:XX:XX)

Line ia.sinc:1612 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; ] {}
0: Constructor line ia.sinc:1612(id0.14) printpiece=[ C]
Pattern id=14 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx00]:XX:XX)

Line ia.sinc:2886 :LDS Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC5; Mem & Reg16 ...        { tmp:4 = *Mem; DS = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2886(id0.241) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=241 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1614 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_66=1; ] {}
0: Constructor line ia.sinc:1614(id0.15) printpiece=[ C]
Pattern id=15 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx01]:XX:XX)

Line ia.sinc:2886 :LDS Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC5; Mem & Reg16 ...        { tmp:4 = *Mem; DS = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2886(id0.241) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=241 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1616 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1616(id0.16) printpiece=[ C]
Pattern id=16 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx10]:XX:XX)

Line ia.sinc:2886 :LDS Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC5; Mem & Reg16 ...        { tmp:4 = *Mem; DS = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2886(id0.241) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=241 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1618 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1618(id0.17) printpiece=[ C]
Pattern id=17 pattern=cmb:(ctx:X[xx00]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx11]:XX:XX)

Line ia.sinc:2886 :LDS Reg16,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=0 & byte=0xC5; Mem & Reg16 ...        { tmp:4 = *Mem; DS = tmp(2); Reg16 = tmp(0); }
1: Constructor line ia.sinc:2886(id0.241) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=241 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1612 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; ] {}
0: Constructor line ia.sinc:1612(id0.14) printpiece=[ C]
Pattern id=14 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx00]:XX:XX)

Line ia.sinc:2887 :LDS Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC5 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; DS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2887(id0.242) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=242 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1614 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_66=1; ] {}
0: Constructor line ia.sinc:1614(id0.15) printpiece=[ C]
Pattern id=15 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx01]:XX:XX)

Line ia.sinc:2887 :LDS Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC5 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; DS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2887(id0.242) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=242 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1616 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1616(id0.16) printpiece=[ C]
Pattern id=16 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx10]:XX:XX)

Line ia.sinc:2887 :LDS Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC5 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; DS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2887(id0.242) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=242 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1618 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1618(id0.17) printpiece=[ C]
Pattern id=17 pattern=cmb:(ctx:X[xx01]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx11]:XX:XX)

Line ia.sinc:2887 :LDS Reg32,Mem      is $(LONGMODE_OFF) & vexMode=0 & opsize=1 & byte=0xC5 & bit64=0; Mem & Reg32 ... & check_Reg32_dest ...     { tmp:6 = *Mem; DS = tmp(4); Reg32 = tmp(0); build check_Reg32_dest; }
1: Constructor line ia.sinc:2887(id0.242) printpiece=[LDS,  ,  B, ,,  A]
Pattern id=242 pattern=cmb:(ctx:X[0x01]:XX:X[0xxx]:XX,ins:C5:XX:XX:XX)

Line ia.sinc:1612 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; ] {}
0: Constructor line ia.sinc:1612(id0.14) printpiece=[ C]
Pattern id=14 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx00]:XX:XX)

Line ia.sinc:1614 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_66=1; ] {}
0: Constructor line ia.sinc:1614(id0.15) printpiece=[ C]
Pattern id=15 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx01]:XX:XX)

Line ia.sinc:1616 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1616(id0.16) printpiece=[ C]
Pattern id=16 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx10]:XX:XX)

Line ia.sinc:1618 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1618(id0.17) printpiece=[ C]
Pattern id=17 pattern=cmb:(ctx:X[xx10]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx11]:XX:XX)

Line ia.sinc:1612 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=0; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; ] {}
0: Constructor line ia.sinc:1612(id0.14) printpiece=[ C]
Pattern id=14 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx00]:XX:XX)

Line ia.sinc:1614 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=1; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_66=1; ] {}
0: Constructor line ia.sinc:1614(id0.15) printpiece=[ C]
Pattern id=15 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx01]:XX:XX)

Line ia.sinc:1616 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=2; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f3=1; ] {}
0: Constructor line ia.sinc:1616(id0.16) printpiece=[ C]
Pattern id=16 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx10]:XX:XX)

Line ia.sinc:1618 :^instruction is $(LONGMODE_OFF) & instrPhase=0 & vexMode=0 & rexprefix=0 & mandover=0 & byte=0xC5; vex_r=1 & vex_vvvv & vex_l & vex_pp=3; instruction
                       [ instrPhase=1; vexMode=1; vexVVVV=~vex_vvvv; vexL=vex_l; vexMMMMM=0x1; prefix_f2=1; ] {}
0: Constructor line ia.sinc:1618(id0.17) printpiece=[ C]
Pattern id=17 pattern=cmb:(ctx:X[xx11]:X[000x]:[xxx0][0xxx]:X[xxx0],ins:C5:[1xxx][xx11]:XX:XX)

Line avx.sinc:1958 :VPEXTRW Reg32, XmmReg2, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_W0); byte=0xC5; Reg32 & (mod=0x3 & XmmReg2); imm8
{
	Reg32 = vpextrw_avx( XmmReg2, imm8:1 );
	# TODO Reg64 = zext(Reg32)
}
0: Constructor line avx.sinc:1958(id0.1743) printpiece=[VPEXTRW,  ,  A, ,,  ,  B, ,,  ,  C]
Pattern id=1743 pattern=cmb:(ctx:SS:X2:X8:0[001x]:XX,ins:C5:[11xx]X:XX:XX)

Line ia.sinc:3078 :MOV CRmr8,imm8     is vexMode=0 & byte=0xc6; (CRmr8 & mod=3 & reg_opcode=0); imm8      { CRmr8 = imm8; }
0: Constructor line ia.sinc:3078(id0.294) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=294 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C6:C[0xxx]:XX:XX)

Line ia.sinc:3077 :MOV spec_rm8,imm8       is vexMode=0 & byte=0xc6; (spec_rm8 & reg_opcode=0 ...); imm8        { spec_rm8 = imm8; }
1: Constructor line ia.sinc:3077(id0.293) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=293 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C6:[xx00][0xxx]:XX:XX)

Line ia.sinc:3953 :XABORT imm8     is vexMode=0 & byte=0xc6; byte=0xf8; imm8                         { tmp:1 = imm8; xabort(tmp); }
0: Constructor line ia.sinc:3953(id0.625) printpiece=[XABORT,  ,  A]
Pattern id=625 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:C6:F8:XX:XX)

Line avx.sinc:2870 :VSHUFPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC6; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vshufps_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2870(id0.1848) printpiece=[VSHUFPS,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1848 pattern=cmb:(ctx:SS:X[000x]:X[10xx]:[xx00][001x]:XX,ins:C6:XX:XX:XX)

Line avx.sinc:2878 :VSHUFPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_NONE) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xC6; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vshufps_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2878(id0.1849) printpiece=[VSHUFPS,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1849 pattern=cmb:(ctx:SS:X[000x]:X[11xx]:[xx00][001x]:XX,ins:C6:XX:XX:XX)

Line avx.sinc:2854 :VSHUFPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128, imm8 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xC6; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8
{
	local tmp:16 = vshufpd_avx( vexVVVV_XmmReg, XmmReg2_m128, imm8:1 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2854(id0.1846) printpiece=[VSHUFPD,  ,  C, ,,  ,  B, ,,  ,  E, ,,  ,  F]
Pattern id=1846 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:C6:XX:XX:XX)

Line avx.sinc:2862 :VSHUFPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256, imm8 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xC6; YmmReg1 ... & YmmReg2_m256; imm8
{
	YmmReg1 = vshufpd_avx( vexVVVV_YmmReg, YmmReg2_m256, imm8:1 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:2862(id0.1847) printpiece=[VSHUFPD,  ,  C, ,,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1847 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:C6:XX:XX:XX)

Line ia.sinc:3080 :MOV CRmr16,imm16   is vexMode=0 & opsize=0 & byte=0xc7; (CRmr16 & mod=3 & reg_opcode=0); imm16 { CRmr16 = imm16; }
0: Constructor line ia.sinc:3080(id0.296) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=296 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C7:C[0xxx]:XX:XX)

Line ia.sinc:3079 :MOV spec_rm16,imm16     is vexMode=0 & opsize=0 & byte=0xc7; (spec_rm16 & reg_opcode=0 ...); imm16 { spec_rm16 = imm16; }
1: Constructor line ia.sinc:3079(id0.295) printpiece=[MOV,  ,  A, ,,  B]
Pattern id=295 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C7:[xx00][0xxx]:XX:XX)

Line ia.sinc:3958 :XBEGIN rel16     is vexMode=0 & opsize=0 & byte=0xc7; byte=0xf8; rel16                      { xbegin(&:$(SIZE) rel16); }
0: Constructor line ia.sinc:3958(id0.626) printpiece=[XBEGIN,  ,  A]
Pattern id=626 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:C7:F8:XX:XX)

Line ia.sinc:3081 :MOV spec_rm32,imm32     is vexMode=0 & opsize=1 & byte=0xc7; (spec_rm32 & check_rm32_dest ... & reg_opcode=0 ...); imm32 { spec_rm32 = imm32; build check_rm32_dest; }
0: Constructor line ia.sinc:3081(id0.297) printpiece=[MOV,  ,  A, ,,  C]
Pattern id=297 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C7:[xx00][0xxx]:XX:XX)

Line ia.sinc:3959 :XBEGIN rel32     is vexMode=0 & (opsize=1 | opsize=2) & byte=0xc7; byte=0xf8; rel32         { xbegin(&:$(SIZE) rel32); }
0: Constructor line ia.sinc:3959(id0.627) printpiece=[XBEGIN,  ,  A]
Pattern id=627 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:C7:F8:XX:XX)

Line ia.sinc:3959 :XBEGIN rel32     is vexMode=0 & (opsize=1 | opsize=2) & byte=0xc7; byte=0xf8; rel32         { xbegin(&:$(SIZE) rel32); }
0: Constructor line ia.sinc:3959(id0.627) printpiece=[XBEGIN,  ,  A]
Pattern id=627 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:C7:F8:XX:XX)

Line ia.sinc:2622 :ENTER imm16,enterFrames is vexMode=0 & addrsize=0 & byte=0xc8; imm16; enterFrames & low5=0x00 {
        push22(BP);
        BP = SP;
        SP = SP - imm16;
}
0: Constructor line ia.sinc:2622(id0.174) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=174 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]0)

Line ia.sinc:2663 :ENTER imm16,enterFrames is vexMode=0 & seg16 & addrsize=0 & opsize=0 & byte=0xc8; imm16; enterFrames {
        push22(BP);
        frameTemp:2 = SP;

        SPt:2 = SP;
        BPt:2 = BP;
        ii:1 = enterFrames - 1;
<loop>
        BPt = BPt - 2;
        tmp2:$(SIZE) = segment(seg16,BPt);
        SPt = SPt - 2;
        tmp:$(SIZE) = segment(SS,SPt);
        *:2 tmp = *:2 tmp2;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:2 = 2 * zext(enterFrames - 1);
        SP = SP - tmp_offset;
        BP = BP - tmp_offset;

        push22(frameTemp);
        BP = frameTemp;
        SP = SP - imm16;
}
1: Constructor line ia.sinc:2663(id0.177) printpiece=[ENTER,  ,  B, ,,  C]
Pattern id=177 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2628 :ENTER imm16,enterFrames is vexMode=0 & addrsize=0 & byte=0xc8; imm16; enterFrames & low5=0x01 {
        push22(BP);
        frameTemp:2 = SP;

        push22(frameTemp);
        BP = frameTemp;
        SP = SP - imm16;
}
0: Constructor line ia.sinc:2628(id0.175) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=175 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]1)

Line ia.sinc:2663 :ENTER imm16,enterFrames is vexMode=0 & seg16 & addrsize=0 & opsize=0 & byte=0xc8; imm16; enterFrames {
        push22(BP);
        frameTemp:2 = SP;

        SPt:2 = SP;
        BPt:2 = BP;
        ii:1 = enterFrames - 1;
<loop>
        BPt = BPt - 2;
        tmp2:$(SIZE) = segment(seg16,BPt);
        SPt = SPt - 2;
        tmp:$(SIZE) = segment(SS,SPt);
        *:2 tmp = *:2 tmp2;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:2 = 2 * zext(enterFrames - 1);
        SP = SP - tmp_offset;
        BP = BP - tmp_offset;

        push22(frameTemp);
        BP = frameTemp;
        SP = SP - imm16;
}
1: Constructor line ia.sinc:2663(id0.177) printpiece=[ENTER,  ,  B, ,,  C]
Pattern id=177 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2622 :ENTER imm16,enterFrames is vexMode=0 & addrsize=0 & byte=0xc8; imm16; enterFrames & low5=0x00 {
        push22(BP);
        BP = SP;
        SP = SP - imm16;
}
0: Constructor line ia.sinc:2622(id0.174) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=174 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]0)

Line ia.sinc:2637 :ENTER imm16,enterFrames is vexMode=0 & seg16 & addrsize=0 & opsize=1 & byte=0xc8; imm16; enterFrames {
        push24(zext(BP));
        frameTemp:2 = SP;

        SPt:2 = SP;
        BPt:2 = BP;
        ii:1 = enterFrames - 1;
<loop>

        BPt = BPt - 4;
        tmp2:$(SIZE) = segment(seg16,BPt);
        SPt = SPt - 4;
        tmp:$(SIZE) = segment(SS,SPt);
        *:4 tmp = *:4 tmp2;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:2 = 4 * zext(enterFrames - 1);
        SP = SP - tmp_offset;
        BP = BP - tmp_offset;

        push24(zext(frameTemp));
        BP = frameTemp;
        SP = SP - imm16;
}
1: Constructor line ia.sinc:2637(id0.176) printpiece=[ENTER,  ,  B, ,,  C]
Pattern id=176 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2628 :ENTER imm16,enterFrames is vexMode=0 & addrsize=0 & byte=0xc8; imm16; enterFrames & low5=0x01 {
        push22(BP);
        frameTemp:2 = SP;

        push22(frameTemp);
        BP = frameTemp;
        SP = SP - imm16;
}
0: Constructor line ia.sinc:2628(id0.175) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=175 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]1)

Line ia.sinc:2637 :ENTER imm16,enterFrames is vexMode=0 & seg16 & addrsize=0 & opsize=1 & byte=0xc8; imm16; enterFrames {
        push24(zext(BP));
        frameTemp:2 = SP;

        SPt:2 = SP;
        BPt:2 = BP;
        ii:1 = enterFrames - 1;
<loop>

        BPt = BPt - 4;
        tmp2:$(SIZE) = segment(seg16,BPt);
        SPt = SPt - 4;
        tmp:$(SIZE) = segment(SS,SPt);
        *:4 tmp = *:4 tmp2;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:2 = 4 * zext(enterFrames - 1);
        SP = SP - tmp_offset;
        BP = BP - tmp_offset;

        push24(zext(frameTemp));
        BP = frameTemp;
        SP = SP - imm16;
}
1: Constructor line ia.sinc:2637(id0.176) printpiece=[ENTER,  ,  B, ,,  C]
Pattern id=176 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2551 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & byte=0xc8; imm16; enterFrames & low5=0x00 {
        push44(EBP);
        EBP = ESP;
        ESP = ESP - imm16;
}
0: Constructor line ia.sinc:2551(id0.170) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=170 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]0)

Line ia.sinc:2594 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & opsize=0 & byte=0xc8; imm16; enterFrames {
        push44(EBP);
        frameTemp:4 = ESP;

@ifdef IA64
        ESPt:$(SIZE) = zext(ESP);
        EBPt:$(SIZE) = zext(EBP);
@else
        ESPt:$(SIZE) = ESP;
        EBPt:$(SIZE) = EBP;
@endif
        ii:1 = enterFrames - 1;
<loop>
        EBPt = EBPt - 2;
        ESPt = ESPt - 2;
        *:2 ESPt = *:2 EBPt;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:4 = 2 * zext(enterFrames - 1);
        ESP = ESP - tmp_offset;
        EBP = EBP - tmp_offset;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
1: Constructor line ia.sinc:2594(id0.173) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=173 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2557 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & byte=0xc8; imm16; enterFrames & low5=0x01 {
        push44(EBP);
        frameTemp:4 = ESP;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
0: Constructor line ia.sinc:2557(id0.171) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=171 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]1)

Line ia.sinc:2594 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & opsize=0 & byte=0xc8; imm16; enterFrames {
        push44(EBP);
        frameTemp:4 = ESP;

@ifdef IA64
        ESPt:$(SIZE) = zext(ESP);
        EBPt:$(SIZE) = zext(EBP);
@else
        ESPt:$(SIZE) = ESP;
        EBPt:$(SIZE) = EBP;
@endif
        ii:1 = enterFrames - 1;
<loop>
        EBPt = EBPt - 2;
        ESPt = ESPt - 2;
        *:2 ESPt = *:2 EBPt;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:4 = 2 * zext(enterFrames - 1);
        ESP = ESP - tmp_offset;
        EBP = EBP - tmp_offset;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
1: Constructor line ia.sinc:2594(id0.173) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=173 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2551 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & byte=0xc8; imm16; enterFrames & low5=0x00 {
        push44(EBP);
        EBP = ESP;
        ESP = ESP - imm16;
}
0: Constructor line ia.sinc:2551(id0.170) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=170 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]0)

Line ia.sinc:2566 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & opsize=1 & byte=0xc8; imm16; enterFrames {
        push44(EBP);
        frameTemp:4 = ESP;

@ifdef IA64
        ESPt:$(SIZE) = zext(ESP);
        EBPt:$(SIZE) = zext(EBP);
@else
        ESPt:$(SIZE) = ESP;
        EBPt:$(SIZE) = EBP;
@endif
        ii:1 = enterFrames - 1;
<loop>
        EBPt = EBPt - 4;
        ESPt = ESPt - 4;
        *:4 ESPt = *:4 EBPt;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:4 = 4 * zext(enterFrames - 1);
        ESP = ESP - tmp_offset;
        EBP = EBP - tmp_offset;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
1: Constructor line ia.sinc:2566(id0.172) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=172 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2557 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & byte=0xc8; imm16; enterFrames & low5=0x01 {
        push44(EBP);
        frameTemp:4 = ESP;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
0: Constructor line ia.sinc:2557(id0.171) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=171 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:C8:XX:XX:[xxx0]1)

Line ia.sinc:2566 :ENTER imm16,enterFrames is vexMode=0 & addrsize=1 & opsize=1 & byte=0xc8; imm16; enterFrames {
        push44(EBP);
        frameTemp:4 = ESP;

@ifdef IA64
        ESPt:$(SIZE) = zext(ESP);
        EBPt:$(SIZE) = zext(EBP);
@else
        ESPt:$(SIZE) = ESP;
        EBPt:$(SIZE) = EBP;
@endif
        ii:1 = enterFrames - 1;
<loop>
        EBPt = EBPt - 4;
        ESPt = ESPt - 4;
        *:4 ESPt = *:4 EBPt;
        ii = ii - 1;
        if (ii s> 0) goto <loop>;

        tmp_offset:4 = 4 * zext(enterFrames - 1);
        ESP = ESP - tmp_offset;
        EBP = EBP - tmp_offset;

        push44(frameTemp);
        EBP = frameTemp;
        ESP = ESP - imm16;
}
1: Constructor line ia.sinc:2566(id0.172) printpiece=[ENTER,  ,  A, ,,  B]
Pattern id=172 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:C8:XX:XX:XX)

Line ia.sinc:2930 :LEAVE          is vexMode=0 & addrsize=0 & byte=0xc9               { SP = BP; tmp:$(SIZE) = segment(SS,SP); BP = *tmp; SP = SP + 2; }
0: Constructor line ia.sinc:2930(id0.255) printpiece=[LEAVE]
Pattern id=255 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:C9:XX:XX:XX)

Line ia.sinc:2931 :LEAVE          is vexMode=0 & addrsize=1 & byte=0xc9               { ESP = EBP; EBP = *$(STACKPTR); ESP=ESP+4; }
0: Constructor line ia.sinc:2931(id0.256) printpiece=[LEAVE]
Pattern id=256 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:C9:XX:XX:XX)

Line ia.sinc:3496 :RETF imm16     is vexMode=0 & addrsize=0 & opsize=0 & byte=0xca; imm16     { pop22(IP); EIP=zext(IP); pop22(CS); SP=SP+imm16; return [EIP]; }       
0: Constructor line ia.sinc:3496(id0.471) printpiece=[RETF,  ,  A]
Pattern id=471 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:CA:XX:XX:XX)

Line ia.sinc:3502 :RETF imm16     is vexMode=0 & addrsize=0 & opsize=1 & byte=0xca; imm16     { pop24(EIP); tmp:4=0; pop24(tmp); CS=tmp(0); SP=SP+imm16; return [EIP]; }
0: Constructor line ia.sinc:3502(id0.473) printpiece=[RETF,  ,  A]
Pattern id=473 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:CA:XX:XX:XX)

Line ia.sinc:3497 :RETF imm16     is vexMode=0 & addrsize=1 & opsize=0 & byte=0xca; imm16     { pop42(IP); EIP=zext(IP); pop42(CS); ESP=ESP+imm16; return [EIP]; }         
0: Constructor line ia.sinc:3497(id0.472) printpiece=[RETF,  ,  A]
Pattern id=472 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:CA:XX:XX:XX)

Line ia.sinc:3503 :RETF imm16     is vexMode=0 & addrsize=1 & opsize=1 & byte=0xca; imm16     { pop44(EIP); tmp:4=0; pop44(tmp); CS=tmp(0); ESP=ESP+imm16; return [EIP]; }
0: Constructor line ia.sinc:3503(id0.474) printpiece=[RETF,  ,  A]
Pattern id=474 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:CA:XX:XX:XX)

Line ia.sinc:3475 :RETF           is vexMode=0 & addrsize=0 & opsize=0 & byte=0xcb            { pop22(IP); pop22(CS); EIP = segment(CS,IP); return [EIP]; }
0: Constructor line ia.sinc:3475(id0.463) printpiece=[RETF]
Pattern id=463 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:CB:XX:XX:XX)

Line ia.sinc:3481 :RETF           is vexMode=0 & addrsize=0 & opsize=1 & byte=0xcb            { pop24(EIP); tmp:4=0; pop24(tmp); CS=tmp(0); return [EIP]; }
0: Constructor line ia.sinc:3481(id0.465) printpiece=[RETF]
Pattern id=465 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:CB:XX:XX:XX)

Line ia.sinc:3476 :RETF           is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xcb            { pop42(IP); EIP=zext(IP); pop42(CS); return [EIP]; }        
0: Constructor line ia.sinc:3476(id0.464) printpiece=[RETF]
Pattern id=464 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:CB:XX:XX:XX)

Line ia.sinc:3482 :RETF           is vexMode=0 & addrsize=1 & opsize=1 & byte=0xcb            { pop44(EIP); tmp:4=0; pop44(tmp); CS=tmp(0); return [EIP]; }
0: Constructor line ia.sinc:3482(id0.466) printpiece=[RETF]
Pattern id=466 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:CB:XX:XX:XX)

Line ia.sinc:2795 :INT3           is vexMode=0 & byte=0xcc                            { tmp:1 = 0x3; intloc:$(SIZE) = swi(tmp); call [intloc]; return [0:1]; }
0: Constructor line ia.sinc:2795(id0.208) printpiece=[INT3]
Pattern id=208 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:CC:XX:XX:XX)

Line ia.sinc:2796 :INT imm8       is vexMode=0 & byte=0xcd; imm8                      { tmp:1 = imm8; intloc:$(SIZE) = swi(tmp); call [intloc]; }
0: Constructor line ia.sinc:2796(id0.209) printpiece=[INT,  ,  A]
Pattern id=209 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:CD:XX:XX:XX)

Line ia.sinc:2797 :INTO           is vexMode=0 & byte=0xce & bit64=0
{
  tmp:1 = 0x4;
  intloc:$(SIZE) = swi(tmp);

  if (OF != 1) goto <no_overflow>;
    call [intloc];
  <no_overflow>
}
0: Constructor line ia.sinc:2797(id0.210) printpiece=[INTO]
Pattern id=210 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:CE:XX:XX:XX)

Line ia.sinc:2821 :IRET           is vexMode=0 & addrsize=0 & opsize=0 & byte=0xcf            { pop22(IP); EIP=zext(IP); pop22(CS); pop22(flags); return [EIP]; }    
0: Constructor line ia.sinc:2821(id0.216) printpiece=[IRET]
Pattern id=216 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:CF:XX:XX:XX)

Line ia.sinc:2826 :IRETD          is vexMode=0 & addrsize=0 & opsize=1 & byte=0xcf            { pop24(EIP); tmp:4=0; pop24(tmp); CS=tmp(0); pop24(tmp); flags=tmp(0); return [EIP]; }
0: Constructor line ia.sinc:2826(id0.218) printpiece=[IRETD]
Pattern id=218 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:CF:XX:XX:XX)

Line ia.sinc:2822 :IRET           is vexMode=0 & addrsize=1 & opsize=0 & byte=0xcf            { pop42(IP); EIP=zext(IP); pop42(CS); pop42(flags); return [EIP]; }    
0: Constructor line ia.sinc:2822(id0.217) printpiece=[IRET]
Pattern id=217 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:CF:XX:XX:XX)

Line ia.sinc:2827 :IRETD          is vexMode=0 & addrsize=1 & opsize=1 & byte=0xcf            { pop44(EIP); tmp:4=0; pop44(tmp); CS=tmp(0); pop44(eflags); return [EIP]; }
0: Constructor line ia.sinc:2827(id0.219) printpiece=[IRETD]
Pattern id=219 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:CF:XX:XX:XX)

Line ia.sinc:3509 :ROL  rm8,n1        is vexMode=0 & byte=0xD0; rm8 & n1 & reg_opcode=0 ...           { CF = rm8 s< 0; rm8 = (rm8 << 1) | CF; OF = CF ^ (rm8 s< 0); }
0: Constructor line ia.sinc:3509(id0.475) printpiece=[ROL,  ,  A, ,,  B]
Pattern id=475 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx00][0xxx]:XX:XX)

Line ia.sinc:3524 :ROR  rm8,n1        is vexMode=0 & byte=0xD0; rm8 & n1 & reg_opcode=1 ...           { CF = rm8 & 1; rm8 = (rm8 >> 1) | (CF << 7); OF = ((rm8 & 0x40) != 0) ^ (rm8 s< 0); }
0: Constructor line ia.sinc:3524(id0.484) printpiece=[ROR,  ,  A, ,,  B]
Pattern id=484 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx00][1xxx]:XX:XX)

Line ia.sinc:3405 :RCL  rm8,n1        is vexMode=0 & byte=0xD0; rm8 & n1 & reg_opcode=2 ...           { local tmpCF = CF; CF = rm8 s< 0; rm8 = (rm8 << 1) | tmpCF; OF = CF ^ (rm8 s< 0); }
0: Constructor line ia.sinc:3405(id0.436) printpiece=[RCL,  ,  A, ,,  B]
Pattern id=436 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx01][0xxx]:XX:XX)

Line ia.sinc:3420 :RCR  rm8,n1        is vexMode=0 & byte=0xD0; rm8 & n1 & reg_opcode=3 ...           { local tmpCF=CF; OF=rm8 s< 0; CF=(rm8&1)!=0; rm8=(rm8>>1)|(tmpCF<<7); OF=OF^(rm8 s< 0); }
0: Constructor line ia.sinc:3420(id0.445) printpiece=[RCR,  ,  A, ,,  B]
Pattern id=445 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx01][1xxx]:XX:XX)

Line ia.sinc:3635 :SHL  rm8,n1    is vexMode=0 & byte=0xD0;  rm8 & n1 &(reg_opcode=4|reg_opcode=6) ...               { CF = rm8 s< 0; rm8 = rm8 << 1; OF = CF ^ (rm8 s< 0); resultflags(rm8); }
0: Constructor line ia.sinc:3635(id0.525) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=525 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx10][0xxx]:XX:XX)

Line ia.sinc:3700 :SHR  rm8,n1    is vexMode=0 & byte=0xD0;  rm8 & n1 & reg_opcode=5 ...              { CF = rm8 & 1; OF = 0; rm8 = rm8 >> 1; resultflags(rm8); }
0: Constructor line ia.sinc:3700(id0.542) printpiece=[SHR,  ,  A, ,,  B]
Pattern id=542 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx10][1xxx]:XX:XX)

Line ia.sinc:3635 :SHL  rm8,n1    is vexMode=0 & byte=0xD0;  rm8 & n1 &(reg_opcode=4|reg_opcode=6) ...               { CF = rm8 s< 0; rm8 = rm8 << 1; OF = CF ^ (rm8 s< 0); resultflags(rm8); }
0: Constructor line ia.sinc:3635(id0.525) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=525 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx11][0xxx]:XX:XX)

Line ia.sinc:3551 :SAR  rm8,n1    is vexMode=0 & byte=0xD0; rm8 & n1 & reg_opcode=7 ...               { CF = rm8 & 1; OF = 0; rm8 = rm8 s>> 1; resultflags(rm8); }
0: Constructor line ia.sinc:3551(id0.496) printpiece=[SAR,  ,  A, ,,  B]
Pattern id=496 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D0:[xx11][1xxx]:XX:XX)

Line avx.sinc:57 :VADDSUBPD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD0; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vaddsubpd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:57(id0.1555) printpiece=[VADDSUBPD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1555 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D0:XX:XX:XX)

Line avx.sinc:65 :VADDSUBPD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD0; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vaddsubpd_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:65(id0.1556) printpiece=[VADDSUBPD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1556 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D0:XX:XX:XX)

Line avx.sinc:73 :VADDSUBPS XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD0; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vaddsubps_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:73(id0.1557) printpiece=[VADDSUBPS,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1557 pattern=cmb:(ctx:SS:X[100x]:X[10xx]:[xx00][001x]:XX,ins:D0:XX:XX:XX)

Line avx.sinc:81 :VADDSUBPS YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD0; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vaddsubps_avx( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:81(id0.1558) printpiece=[VADDSUBPS,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1558 pattern=cmb:(ctx:SS:X[100x]:X[11xx]:[xx00][001x]:XX,ins:D0:XX:XX:XX)

Line ia.sinc:3512 :ROL rm16,n1       is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=0 ...   { CF = rm16 s< 0; rm16 = (rm16 << 1) | zext(CF); OF = CF ^ (rm16 s< 0); }
0: Constructor line ia.sinc:3512(id0.478) printpiece=[ROL,  ,  A, ,,  B]
Pattern id=478 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx00][0xxx]:XX:XX)

Line ia.sinc:3515 :ROL rm32,n1        is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=0 ...   { CF = rm32 s< 0; rm32 = (rm32 << 1) | zext(CF); OF = CF ^ (rm32 s< 0); build check_rm32_dest; }
0: Constructor line ia.sinc:3515(id0.481) printpiece=[ROL,  ,  A, ,,  B]
Pattern id=481 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx00][0xxx]:XX:XX)

Line ia.sinc:3527 :ROR rm16,n1        is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=1 ...   { CF=(rm16 & 1)!=0; rm16=(rm16>>1)|(zext(CF)<<15); OF=((rm16 & 0x4000) != 0) ^ (rm16 s< 0); }
0: Constructor line ia.sinc:3527(id0.487) printpiece=[ROR,  ,  A, ,,  B]
Pattern id=487 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx00][1xxx]:XX:XX)

Line ia.sinc:3530 :ROR rm32,n1        is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=1 ...   { CF=(rm32&1)!=0; rm32=(rm32>>1)|(zext(CF)<<31); OF=((rm32&0x40000000)!=0) ^ (rm32 s< 0); build check_rm32_dest; }
0: Constructor line ia.sinc:3530(id0.490) printpiece=[ROR,  ,  A, ,,  B]
Pattern id=490 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx00][1xxx]:XX:XX)

Line ia.sinc:3408 :RCL rm16,n1        is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=2 ...   { local tmpCF = CF; CF = rm16 s< 0; rm16 = (rm16 << 1) | zext(tmpCF); OF = CF ^ (rm16 s< 0);}
0: Constructor line ia.sinc:3408(id0.439) printpiece=[RCL,  ,  A, ,,  B]
Pattern id=439 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx01][0xxx]:XX:XX)

Line ia.sinc:3411 :RCL rm32,n1        is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=2 ...   { local tmpCF=CF; CF=rm32 s< 0; rm32=(rm32<<1)|zext(tmpCF); OF=CF^(rm32 s< 0); build check_rm32_dest; }
0: Constructor line ia.sinc:3411(id0.442) printpiece=[RCL,  ,  A, ,,  B]
Pattern id=442 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx01][0xxx]:XX:XX)

Line ia.sinc:3423 :RCR rm16,n1        is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=3 ...   { local tmpCF=CF; OF=rm16 s< 0; CF=(rm16&1)!=0; rm16=(rm16>>1)|(zext(tmpCF)<<15); OF=OF^(rm16 s< 0); }
0: Constructor line ia.sinc:3423(id0.448) printpiece=[RCR,  ,  A, ,,  B]
Pattern id=448 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx01][1xxx]:XX:XX)

Line ia.sinc:3426 :RCR rm32,n1        is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=3 ...   { local tmpCF=CF; OF=rm32 s< 0; CF=(rm32&1)!=0; rm32=(rm32>>1)|(zext(tmpCF)<<31); OF=OF^(rm32 s< 0); build check_rm32_dest; }
0: Constructor line ia.sinc:3426(id0.451) printpiece=[RCR,  ,  A, ,,  B]
Pattern id=451 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx01][1xxx]:XX:XX)

Line ia.sinc:3640 :SHL rm16,n1    is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & (reg_opcode=4|reg_opcode=6) ...       { CF = rm16 s< 0; rm16 = rm16 << 1; OF = CF ^ (rm16 s< 0); resultflags(rm16); }
0: Constructor line ia.sinc:3640(id0.528) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=528 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx10][0xxx]:XX:XX)

Line ia.sinc:3645 :SHL rm32,n1    is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ...       { CF = rm32 s< 0; rm32 = rm32 << 1; OF = CF ^ (rm32 s< 0); build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3645(id0.531) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=531 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx10][0xxx]:XX:XX)

Line ia.sinc:3705 :SHR rm16,n1    is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=5 ...       { CF = (rm16 & 1) != 0; OF = 0; rm16 = rm16 >> 1; resultflags(rm16); }
0: Constructor line ia.sinc:3705(id0.545) printpiece=[SHR,  ,  A, ,,  B]
Pattern id=545 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx10][1xxx]:XX:XX)

Line ia.sinc:3710 :SHR rm32,n1    is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=5 ...        { CF = (rm32 & 1) != 0; OF = 0; rm32 = rm32 >> 1; build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3710(id0.548) printpiece=[SHR,  ,  A, ,,  B]
Pattern id=548 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx10][1xxx]:XX:XX)

Line ia.sinc:3640 :SHL rm16,n1    is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & (reg_opcode=4|reg_opcode=6) ...       { CF = rm16 s< 0; rm16 = rm16 << 1; OF = CF ^ (rm16 s< 0); resultflags(rm16); }
0: Constructor line ia.sinc:3640(id0.528) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=528 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx11][0xxx]:XX:XX)

Line ia.sinc:3645 :SHL rm32,n1    is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ...       { CF = rm32 s< 0; rm32 = rm32 << 1; OF = CF ^ (rm32 s< 0); build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3645(id0.531) printpiece=[SHL,  ,  A, ,,  B]
Pattern id=531 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx11][0xxx]:XX:XX)

Line ia.sinc:3556 :SAR rm16,n1    is vexMode=0 & opsize=0 & byte=0xD1; rm16 & n1 & reg_opcode=7 ...       { CF = (rm16 & 1) != 0; OF = 0; rm16 = rm16 s>> 1; resultflags(rm16); }
0: Constructor line ia.sinc:3556(id0.499) printpiece=[SAR,  ,  A, ,,  B]
Pattern id=499 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D1:[xx11][1xxx]:XX:XX)

Line ia.sinc:3561 :SAR rm32,n1    is vexMode=0 & opsize=1 & byte=0xD1; rm32 & n1 & check_rm32_dest ... & reg_opcode=7 ...       { CF = (rm32 & 1) != 0; OF = 0; rm32 = rm32 s>> 1; build check_rm32_dest; resultflags(rm32); }
0: Constructor line ia.sinc:3561(id0.502) printpiece=[SAR,  ,  A, ,,  B]
Pattern id=502 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D1:[xx11][1xxx]:XX:XX)

Line avx.sinc:2541 :VPSRLW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD1; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrlw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2541(id0.1809) printpiece=[VPSRLW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1809 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D1:XX:XX:XX)

Line avx2.sinc:723 :VPSRLW YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD1; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsrlw_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:723(id0.2016) printpiece=[VPSRLW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2016 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D1:XX:XX:XX)

Line ia.sinc:3510 :ROL  rm8,CL        is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=0 ...       { local cnt = CL & 0x7; local count_and_mask = CL & 0x1f;rm8 = (rm8 << cnt) | (rm8 >> (8 - cnt)); rolflags(rm8, count_and_mask);}
0: Constructor line ia.sinc:3510(id0.476) printpiece=[ROL,  ,  B, ,,  A]
Pattern id=476 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx00][0xxx]:XX:XX)

Line ia.sinc:3525 :ROR  rm8,CL        is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=1 ...       { local cnt = CL & 0x7; local count_and_mask = CL & 0x1f;rm8 = (rm8 >> cnt) | (rm8 << (8 - cnt)); rorflags(rm8,count_and_mask);}
0: Constructor line ia.sinc:3525(id0.485) printpiece=[ROR,  ,  B, ,,  A]
Pattern id=485 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx00][1xxx]:XX:XX)

Line ia.sinc:3406 :RCL  rm8,CL        is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=2 ...       { local cnt=(CL&0x1f)%9; tmp:2=(zext(CF)<<8)|zext(rm8); tmp=(tmp<<cnt)|(tmp>>(9-cnt));rm8=tmp(0); CF=(tmp&0x100)!=0; }
0: Constructor line ia.sinc:3406(id0.437) printpiece=[RCL,  ,  B, ,,  A]
Pattern id=437 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx01][0xxx]:XX:XX)

Line ia.sinc:3421 :RCR  rm8,CL        is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=3 ...       { local cnt=(CL&0x1f)%9; tmp:2=(zext(CF)<<8)|zext(rm8); tmp=(tmp>>cnt)|(tmp<<(9-cnt)); rm8=tmp(0); CF=(tmp&0x100)!=0; }
0: Constructor line ia.sinc:3421(id0.446) printpiece=[RCR,  ,  B, ,,  A]
Pattern id=446 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx01][1xxx]:XX:XX)

Line ia.sinc:3636 :SHL  rm8,CL    is vexMode=0 & byte=0xD2;  CL & rm8 & (reg_opcode=4|reg_opcode=6) ...          { local count =   CL & 0x1f; local tmp = rm8; rm8 = rm8 << count;
                                          shlflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3636(id0.526) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=526 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx10][0xxx]:XX:XX)

Line ia.sinc:3701 :SHR  rm8,CL    is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=5 ...           { local count =   CL & 0x1f; local tmp = rm8; rm8 = rm8 >> count;
                                          shrflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3701(id0.543) printpiece=[SHR,  ,  B, ,,  A]
Pattern id=543 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx10][1xxx]:XX:XX)

Line ia.sinc:3636 :SHL  rm8,CL    is vexMode=0 & byte=0xD2;  CL & rm8 & (reg_opcode=4|reg_opcode=6) ...          { local count =   CL & 0x1f; local tmp = rm8; rm8 = rm8 << count;
                                          shlflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3636(id0.526) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=526 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx11][0xxx]:XX:XX)

Line ia.sinc:3552 :SAR  rm8,CL    is vexMode=0 & byte=0xD2; CL & rm8 & reg_opcode=7 ...           { local count =   CL & 0x1f; local tmp = rm8; rm8 = rm8 s>> count;
                                          sarflags(tmp, rm8,count); shiftresultflags(rm8,count); }
0: Constructor line ia.sinc:3552(id0.497) printpiece=[SAR,  ,  B, ,,  A]
Pattern id=497 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D2:[xx11][1xxx]:XX:XX)

Line avx.sinc:2556 :VPSRLD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD2; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrld_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2556(id0.1811) printpiece=[VPSRLD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1811 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D2:XX:XX:XX)

Line avx2.sinc:737 :VPSRLD YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD2; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsrld_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:737(id0.2018) printpiece=[VPSRLD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2018 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D2:XX:XX:XX)

Line ia.sinc:3513 :ROL rm16,CL        is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=0 ...   { local cnt =   CL & 0xf; local count_and_mask = CL & 0x1f;rm16 = (rm16 << cnt) | (rm16 >> (16 - cnt)); rolflags(rm16,count_and_mask);}
0: Constructor line ia.sinc:3513(id0.479) printpiece=[ROL,  ,  B, ,,  A]
Pattern id=479 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx00][0xxx]:XX:XX)

Line ia.sinc:3516 :ROL rm32,CL        is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=0 ...   { local cnt =   CL & 0x1f; rm32 = (rm32 << cnt) | (rm32 >> (32 - cnt)); rolflags(rm32,cnt); build check_rm32_dest; }
0: Constructor line ia.sinc:3516(id0.482) printpiece=[ROL,  ,  B, ,,  A]
Pattern id=482 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx00][0xxx]:XX:XX)

Line ia.sinc:3528 :ROR rm16,CL        is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=1 ...   { local cnt = CL & 0xf; local count_and_mask = CL & 0x1f; rm16 = (rm16 >> cnt) | (rm16 << (16 - cnt)); rorflags(rm16,count_and_mask);}
0: Constructor line ia.sinc:3528(id0.488) printpiece=[ROR,  ,  B, ,,  A]
Pattern id=488 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx00][1xxx]:XX:XX)

Line ia.sinc:3531 :ROR rm32,CL        is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=1 ...   { local cnt =   CL & 0x1f; rm32 = (rm32 >> cnt) | (rm32 << (32 - cnt)); rorflags(rm32,cnt); build check_rm32_dest; }
0: Constructor line ia.sinc:3531(id0.491) printpiece=[ROR,  ,  B, ,,  A]
Pattern id=491 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx00][1xxx]:XX:XX)

Line ia.sinc:3409 :RCL rm16,CL        is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=2 ...   {local cnt=(CL&0x1f)%17; tmp:4=(zext(CF)<<16)|zext(rm16); tmp=(tmp<<cnt)|(tmp>>(17-cnt)); rm16=tmp(0); CF=(tmp&0x10000)!=0; }
0: Constructor line ia.sinc:3409(id0.440) printpiece=[RCL,  ,  B, ,,  A]
Pattern id=440 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx01][0xxx]:XX:XX)

Line ia.sinc:3412 :RCL rm32,CL        is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=2 ...   { local cnt=CL&0x1f; tmp:8=(zext(CF)<<32)|zext(rm32); tmp=(tmp<<cnt)|(tmp>>(33-cnt)); rm32=tmp(0); CF=(tmp&0x100000000)!=0; build check_rm32_dest; }
0: Constructor line ia.sinc:3412(id0.443) printpiece=[RCL,  ,  B, ,,  A]
Pattern id=443 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx01][0xxx]:XX:XX)

Line ia.sinc:3424 :RCR rm16,CL        is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=3 ...   { local cnt=(CL&0x1f)%17; tmp:4=(zext(CF)<<16)|zext(rm16); tmp=(tmp>>cnt)|(tmp<<(17-cnt)); rm16=tmp(0); CF=(tmp&0x10000)!=0; }
0: Constructor line ia.sinc:3424(id0.449) printpiece=[RCR,  ,  B, ,,  A]
Pattern id=449 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx01][1xxx]:XX:XX)

Line ia.sinc:3427 :RCR rm32,CL        is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=3 ...   { local cnt=CL&0x1f; tmp:8=(zext(CF)<<32)|zext(rm32); tmp=(tmp>>cnt)|(tmp<<(33-cnt)); rm32=tmp(0); CF=(tmp&0x100000000)!=0; build check_rm32_dest; }
0: Constructor line ia.sinc:3427(id0.452) printpiece=[RCR,  ,  B, ,,  A]
Pattern id=452 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx01][1xxx]:XX:XX)

Line ia.sinc:3641 :SHL rm16,CL    is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & (reg_opcode=4|reg_opcode=6) ...       { local count =   CL & 0x1f; local tmp = rm16; rm16 = rm16 << count;
                                          shlflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3641(id0.529) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=529 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx10][0xxx]:XX:XX)

Line ia.sinc:3646 :SHL rm32,CL    is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ...       { local count =   CL & 0x1f; local tmp = rm32; rm32 = rm32 << count; build check_rm32_dest;
                                          shlflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3646(id0.532) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=532 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx10][0xxx]:XX:XX)

Line ia.sinc:3706 :SHR rm16,CL    is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=5 ...       { local count =   CL & 0x1f; local tmp = rm16; rm16 = rm16 >> count;
                                          shrflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3706(id0.546) printpiece=[SHR,  ,  B, ,,  A]
Pattern id=546 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx10][1xxx]:XX:XX)

Line ia.sinc:3711 :SHR rm32,CL    is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=5 ...       { local count =   CL & 0x1f; local tmp = rm32; rm32 = rm32 >> count; build check_rm32_dest;
                                          shrflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3711(id0.549) printpiece=[SHR,  ,  B, ,,  A]
Pattern id=549 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx10][1xxx]:XX:XX)

Line ia.sinc:3641 :SHL rm16,CL    is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & (reg_opcode=4|reg_opcode=6) ...       { local count =   CL & 0x1f; local tmp = rm16; rm16 = rm16 << count;
                                          shlflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3641(id0.529) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=529 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx11][0xxx]:XX:XX)

Line ia.sinc:3646 :SHL rm32,CL    is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & (reg_opcode=4|reg_opcode=6) ...       { local count =   CL & 0x1f; local tmp = rm32; rm32 = rm32 << count; build check_rm32_dest;
                                          shlflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3646(id0.532) printpiece=[SHL,  ,  B, ,,  A]
Pattern id=532 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx11][0xxx]:XX:XX)

Line ia.sinc:3557 :SAR rm16,CL    is vexMode=0 & opsize=0 & byte=0xD3; CL & rm16 & reg_opcode=7 ...       { local count =   CL & 0x1f; local tmp = rm16; rm16 = rm16 s>> count;
                                          sarflags(tmp, rm16,count); shiftresultflags(rm16,count); }
0: Constructor line ia.sinc:3557(id0.500) printpiece=[SAR,  ,  B, ,,  A]
Pattern id=500 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:D3:[xx11][1xxx]:XX:XX)

Line ia.sinc:3562 :SAR rm32,CL    is vexMode=0 & opsize=1 & byte=0xD3; CL & rm32 & check_rm32_dest ... & reg_opcode=7 ...       { local count =   CL & 0x1f; local tmp = rm32; rm32 = rm32 s>> count; build check_rm32_dest;
                                          sarflags(tmp, rm32,count); shiftresultflags(rm32,count); }
0: Constructor line ia.sinc:3562(id0.503) printpiece=[SAR,  ,  B, ,,  A]
Pattern id=503 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:D3:[xx11][1xxx]:XX:XX)

Line avx.sinc:2571 :VPSRLQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD3; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrlq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2571(id0.1813) printpiece=[VPSRLQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1813 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D3:XX:XX:XX)

Line avx2.sinc:751 :VPSRLQ YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD3; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsrlq_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:751(id0.2020) printpiece=[VPSRLQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2020 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D3:XX:XX:XX)

Line ia.sinc:1641 :AAM imm8		is vexMode=0 & bit64=0 & byte=0xd4; imm8	{ AH = AL/imm8; AL = AL % imm8; resultflags(AX); }
0: Constructor line ia.sinc:1641(id0.22) printpiece=[AAM,  ,  A]
Pattern id=22 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:D4:XX:XX:XX)

Line avx.sinc:1728 :VPADDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD4; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1728(id0.1718) printpiece=[VPADDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1718 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D4:XX:XX:XX)

Line avx2.sinc:103 :VPADDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD4; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:103(id0.1937) printpiece=[VPADDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1937 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D4:XX:XX:XX)

Line ia.sinc:1640 :AAD imm8		is vexMode=0 & bit64=0 & byte=0xd5; imm8	{ AL = AL + imm8*AH; AH=0; resultflags(AX); }
0: Constructor line ia.sinc:1640(id0.21) printpiece=[AAD,  ,  A]
Pattern id=21 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:D5:XX:XX:XX)

Line avx.sinc:2353 :VPMULLW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD5; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmullw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2353(id0.1786) printpiece=[VPMULLW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1786 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D5:XX:XX:XX)

Line avx2.sinc:551 :VPMULLW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD5; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmullw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:551(id0.1993) printpiece=[VPMULLW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1993 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D5:XX:XX:XX)

Line ia.sinc:3549 :SALC         is vexMode=0 & bit64=0 & byte=0xd6 { AL = CF * 0xff; }
0: Constructor line ia.sinc:3549(id0.495) printpiece=[SALC]
Pattern id=495 pattern=cmb:(ctx:X[0xxx]:XX:X[0xxx]:XX,ins:D6:XX:XX:XX)

Line avx.sinc:1422 :VMOVQ XmmReg2_m64, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xD6; XmmReg1 ... & XmmReg2_m64
{
	XmmReg2_m64 = vmovq_avx( XmmReg1 );
	# TODO ZmmReg2 = zext(XmmReg2)
}
0: Constructor line avx.sinc:1422(id0.1684) printpiece=[VMOVQ,  ,  C, ,,  ,  B]
Pattern id=1684 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:D6:XX:XX:XX)

Line ia.sinc:3976 :XLAT seg16^BX      is vexMode=0 & addrsize=0 & seg16 & byte=0xd7; BX           { tmp:$(SIZE)= 0; ptr2(tmp,BX+zext(AL)); AL = *tmp; }
0: Constructor line ia.sinc:3976(id0.634) printpiece=[XLAT,  ,  A,  B]
Pattern id=634 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:D7:XX:XX:XX)

Line ia.sinc:3977 :XLAT segWide^EBX     is vexMode=0 & addrsize=1 & segWide & byte=0xd7; EBX          { tmp:$(SIZE)= 0; ptr4(tmp,EBX+zext(AL)); AL = *tmp; }
0: Constructor line ia.sinc:3977(id0.635) printpiece=[XLAT,  ,  A,  B]
Pattern id=635 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:D7:XX:XX:XX)

Line avx_manual.sinc:121 :VPMOVMSKB Reg32, XmmReg2 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xD7; Reg32 & (mod=0x3 & XmmReg2) & check_Reg32_dest
{
	local byte_mask:2 = 0:2;
	byte_mask[0,1] = XmmReg2[7,1];
	byte_mask[1,1] = XmmReg2[15,1];
	byte_mask[2,1] = XmmReg2[23,1];
	byte_mask[3,1] = XmmReg2[31,1];
	byte_mask[4,1] = XmmReg2[39,1];
	byte_mask[5,1] = XmmReg2[47,1];
	byte_mask[6,1] = XmmReg2[55,1];
	byte_mask[7,1] = XmmReg2[63,1];
	byte_mask[8,1] = XmmReg2[71,1];
	byte_mask[9,1] = XmmReg2[79,1];
	byte_mask[10,1] = XmmReg2[87,1];
	byte_mask[11,1] = XmmReg2[95,1];
	byte_mask[12,1] = XmmReg2[103,1];
	byte_mask[13,1] = XmmReg2[111,1];
	byte_mask[14,1] = XmmReg2[119,1];
	byte_mask[15,1] = XmmReg2[127,1];
	Reg32 = zext(byte_mask);
	build check_Reg32_dest;
}
0: Constructor line avx_manual.sinc:121(id0.1924) printpiece=[VPMOVMSKB,  ,  B, ,,  ,  C]
Pattern id=1924 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:D7:[11xx]X:XX:XX)

Line avx2_manual.sinc:214 :VPMOVMSKB Reg32, YmmReg2 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xD7; Reg32 & (mod=0x3 & YmmReg2) & check_Reg32_dest
{
	local byte_mask:4 = 0:4;
	byte_mask[0,1] = YmmReg2[7,1];
	byte_mask[1,1] = YmmReg2[15,1];
	byte_mask[2,1] = YmmReg2[23,1];
	byte_mask[3,1] = YmmReg2[31,1];
	byte_mask[4,1] = YmmReg2[39,1];
	byte_mask[5,1] = YmmReg2[47,1];
	byte_mask[6,1] = YmmReg2[55,1];
	byte_mask[7,1] = YmmReg2[63,1];
	byte_mask[8,1] = YmmReg2[71,1];
	byte_mask[9,1] = YmmReg2[79,1];
	byte_mask[10,1] = YmmReg2[87,1];
	byte_mask[11,1] = YmmReg2[95,1];
	byte_mask[12,1] = YmmReg2[103,1];
	byte_mask[13,1] = YmmReg2[111,1];
	byte_mask[14,1] = YmmReg2[119,1];
	byte_mask[15,1] = YmmReg2[127,1];
	byte_mask[16,1] = YmmReg2[135,1];
	byte_mask[17,1] = YmmReg2[143,1];
	byte_mask[18,1] = YmmReg2[151,1];
	byte_mask[19,1] = YmmReg2[159,1];
	byte_mask[20,1] = YmmReg2[167,1];
	byte_mask[21,1] = YmmReg2[175,1];
	byte_mask[22,1] = YmmReg2[183,1];
	byte_mask[23,1] = YmmReg2[191,1];
	byte_mask[24,1] = YmmReg2[199,1];
	byte_mask[25,1] = YmmReg2[207,1];
	byte_mask[26,1] = YmmReg2[215,1];
	byte_mask[27,1] = YmmReg2[223,1];
	byte_mask[28,1] = YmmReg2[231,1];
	byte_mask[29,1] = YmmReg2[239,1];
	byte_mask[30,1] = YmmReg2[247,1];
	byte_mask[31,1] = YmmReg2[255,1];
	Reg32 = zext(byte_mask);
	build check_Reg32_dest;
}
0: Constructor line avx2_manual.sinc:214(id0.2084) printpiece=[VPMOVMSKB,  ,  B, ,,  ,  C]
Pattern id=2084 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:D7:[11xx]X:XX:XX)

Line ia.sinc:4075 :FADD ST0, freg     is vexMode=0 & byte=0xD8; frow=12 & fpage=0 & freg & ST0        { ST0 = ST0 f+ freg; }         
0: Constructor line ia.sinc:4075(id0.666) printpiece=[FADD,  ,  B, ,,  ,  A]
Pattern id=666 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:C[0xxx]:XX:XX)

Line ia.sinc:4073 :FADD spec_m32      is vexMode=0 & byte=0xD8; reg_opcode=0 ... & spec_m32                    { ST0 = ST0 f+ float2float(spec_m32); } 
1: Constructor line ia.sinc:4073(id0.664) printpiece=[FADD,  ,  A]
Pattern id=664 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx00][0xxx]:XX:XX)

Line ia.sinc:4223 :FMUL freg      is vexMode=0 & byte=0xD8; frow=12 & fpage=1 & freg          { ST0 = ST0 f* freg; }          
0: Constructor line ia.sinc:4223(id0.755) printpiece=[FMUL,  ,  A]
Pattern id=755 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:C[1xxx]:XX:XX)

Line ia.sinc:4221 :FMUL spec_m32       is vexMode=0 & byte=0xD8; reg_opcode=1 ... & spec_m32            { ST0 = ST0 f* float2float(spec_m32); }  
1: Constructor line ia.sinc:4221(id0.753) printpiece=[FMUL,  ,  A]
Pattern id=753 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx00][1xxx]:XX:XX)

Line ia.sinc:4103 :FCOM           is vexMode=0 & byte=0xD8; byte=0xD1                 { fcom(ST1); }                   
0: Constructor line ia.sinc:4103(id0.688) printpiece=[FCOM]
Pattern id=688 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:D1:XX:XX)

Line ia.sinc:4102 :FCOM freg      is vexMode=0 & byte=0xD8; frow=13 & fpage=0 & freg          { fcom(freg); }                  
1: Constructor line ia.sinc:4102(id0.687) printpiece=[FCOM,  ,  A]
Pattern id=687 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:D[0xxx]:XX:XX)

Line ia.sinc:4100 :FCOM spec_m32       is vexMode=0 & byte=0xD8; reg_opcode=2 ... & spec_m32            { local tmp=float2float(spec_m32); fcom(tmp); }         
2: Constructor line ia.sinc:4100(id0.685) printpiece=[FCOM,  ,  A]
Pattern id=685 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx01][0xxx]:XX:XX)

Line ia.sinc:4107 :FCOMP          is vexMode=0 & byte=0xD8; byte=0xD9                 { fcom(ST1); fpop(); }               
0: Constructor line ia.sinc:4107(id0.692) printpiece=[FCOMP]
Pattern id=692 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:D9:XX:XX)

Line ia.sinc:4106 :FCOMP freg     is vexMode=0 & byte=0xD8; frow=13 & fpage=1 & freg          { fcom(freg); fpop(); }              
1: Constructor line ia.sinc:4106(id0.691) printpiece=[FCOMP,  ,  A]
Pattern id=691 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:D[1xxx]:XX:XX)

Line ia.sinc:4104 :FCOMP spec_m32      is vexMode=0 & byte=0xD8; reg_opcode=3 ... & spec_m32            { local tmp=float2float(spec_m32); fcom(tmp); fpop(); }     
2: Constructor line ia.sinc:4104(id0.689) printpiece=[FCOMP,  ,  A]
Pattern id=689 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx01][1xxx]:XX:XX)

Line ia.sinc:4361 :FSUB ST0,freg  is vexMode=0 & byte=0xD8; frow=14 & fpage=0 & freg & ST0        { ST0 = ST0 f- freg; }                  
0: Constructor line ia.sinc:4361(id0.791) printpiece=[FSUB,  ,  B, ,,  A]
Pattern id=791 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:E[0xxx]:XX:XX)

Line ia.sinc:4359 :FSUB spec_m32  is vexMode=0 & byte=0xD8; reg_opcode=4 ... & spec_m32            { ST0 = ST0 f- float2float(spec_m32); }          
1: Constructor line ia.sinc:4359(id0.789) printpiece=[FSUB,  ,  A]
Pattern id=789 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx10][0xxx]:XX:XX)

Line ia.sinc:4370 :FSUBR ST0,freg  is vexMode=0 & byte=0xD8; frow=14 & fpage=1 & freg & ST0       { ST0 = freg f- ST0; }                  
0: Constructor line ia.sinc:4370(id0.799) printpiece=[FSUBR,  ,  B, ,,  A]
Pattern id=799 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:E[1xxx]:XX:XX)

Line ia.sinc:4368 :FSUBR spec_m32  is vexMode=0 & byte=0xD8; reg_opcode=5 ... & spec_m32           { ST0 = float2float(spec_m32) f- ST0; }          
1: Constructor line ia.sinc:4368(id0.797) printpiece=[FSUBR,  ,  A]
Pattern id=797 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx10][1xxx]:XX:XX)

Line ia.sinc:4128 :FDIV ST0,freg      is vexMode=0 & byte=0xD8; frow=15 & fpage=0 & freg & ST0        { ST0 = ST0 f/ freg; }            
0: Constructor line ia.sinc:4128(id0.706) printpiece=[FDIV,  ,  B, ,,  A]
Pattern id=706 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:F[0xxx]:XX:XX)

Line ia.sinc:4126 :FDIV spec_m32      is vexMode=0 & byte=0xD8; reg_opcode=6 ... & spec_m32            { ST0 = ST0 f/ float2float(spec_m32); }    
1: Constructor line ia.sinc:4126(id0.704) printpiece=[FDIV,  ,  A]
Pattern id=704 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx11][0xxx]:XX:XX)

Line ia.sinc:4137 :FDIVR ST0,freg     is vexMode=0 & byte=0xD8; frow=15 & fpage=1 & freg & ST0        { ST0 = freg f/ ST0; }            
0: Constructor line ia.sinc:4137(id0.714) printpiece=[FDIVR,  ,  B, ,,  A]
Pattern id=714 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:F[1xxx]:XX:XX)

Line ia.sinc:4135 :FDIVR spec_m32     is vexMode=0 & byte=0xD8; reg_opcode=7 ... & spec_m32            { ST0 = float2float(spec_m32) f/ ST0; }    
1: Constructor line ia.sinc:4135(id0.712) printpiece=[FDIVR,  ,  A]
Pattern id=712 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D8:[xx11][1xxx]:XX:XX)

Line avx.sinc:2640 :VPSUBUSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD8; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubusb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2640(id0.1821) printpiece=[VPSUBUSB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1821 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D8:XX:XX:XX)

Line avx2.sinc:813 :VPSUBUSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD8; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubusb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:813(id0.2028) printpiece=[VPSUBUSB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2028 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D8:XX:XX:XX)

Line ia.sinc:4193 :FLD spec_m32        is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=0) ... & spec_m32            { fdec(); ST0 = float2float(spec_m32); }           
0: Constructor line ia.sinc:4193(id0.740) printpiece=[FLD,  ,  A]
Pattern id=740 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:0[0xxx]:XX:XX)

Line ia.sinc:4323 :FST spec_m32   is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { spec_m32 = float2float(ST0); }     
0: Constructor line ia.sinc:4323(id0.774) printpiece=[FST,  ,  A]
Pattern id=774 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:1[0xxx]:XX:XX)

Line ia.sinc:4326 :FSTP spec_m32  is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=3) ... & spec_m32            { spec_m32 = float2float(ST0); fpop(); } 
0: Constructor line ia.sinc:4326(id0.777) printpiece=[FSTP,  ,  A]
Pattern id=777 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:1[1xxx]:XX:XX)

Line ia.sinc:4211 :FLDENV Mem     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=4) ... & Mem
{
  FPUControlWord           = *:2 (Mem);
  FPUStatusWord            = *:2 (Mem +  4);
  FPUTagWord               = *:2 (Mem +  8);
  FPUDataPointer           = *:4 (Mem + 20);
  FPUInstructionPointer    = *:4 (Mem + 12);
  FPULastInstructionOpcode = *:2 (Mem + 18);
}
0: Constructor line ia.sinc:4211(id0.752) printpiece=[FLDENV,  ,  A]
Pattern id=752 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:2[0xxx]:XX:XX)

Line ia.sinc:4208 :FLDCW m16      is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=5) ... & m16            { FPUControlWord = m16; }
0: Constructor line ia.sinc:4208(id0.751) printpiece=[FLDCW,  ,  A]
Pattern id=751 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:2[1xxx]:XX:XX)

Line ia.sinc:4344 :FNSTENV Mem    is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4344(id0.784) printpiece=[FNSTENV,  ,  A]
Pattern id=784 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:3[0xxx]:XX:XX)

Line ia.sinc:4332 :FNSTCW m16     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16            { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4332(id0.782) printpiece=[FNSTCW,  ,  A]
Pattern id=782 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:3[1xxx]:XX:XX)

Line ia.sinc:4193 :FLD spec_m32        is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=0) ... & spec_m32            { fdec(); ST0 = float2float(spec_m32); }           
0: Constructor line ia.sinc:4193(id0.740) printpiece=[FLD,  ,  A]
Pattern id=740 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:4[0xxx]:XX:XX)

Line ia.sinc:4323 :FST spec_m32   is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { spec_m32 = float2float(ST0); }     
0: Constructor line ia.sinc:4323(id0.774) printpiece=[FST,  ,  A]
Pattern id=774 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:5[0xxx]:XX:XX)

Line ia.sinc:4326 :FSTP spec_m32  is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=3) ... & spec_m32            { spec_m32 = float2float(ST0); fpop(); } 
0: Constructor line ia.sinc:4326(id0.777) printpiece=[FSTP,  ,  A]
Pattern id=777 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:5[1xxx]:XX:XX)

Line ia.sinc:4211 :FLDENV Mem     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=4) ... & Mem
{
  FPUControlWord           = *:2 (Mem);
  FPUStatusWord            = *:2 (Mem +  4);
  FPUTagWord               = *:2 (Mem +  8);
  FPUDataPointer           = *:4 (Mem + 20);
  FPUInstructionPointer    = *:4 (Mem + 12);
  FPULastInstructionOpcode = *:2 (Mem + 18);
}
0: Constructor line ia.sinc:4211(id0.752) printpiece=[FLDENV,  ,  A]
Pattern id=752 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:6[0xxx]:XX:XX)

Line ia.sinc:4208 :FLDCW m16      is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=5) ... & m16            { FPUControlWord = m16; }
0: Constructor line ia.sinc:4208(id0.751) printpiece=[FLDCW,  ,  A]
Pattern id=751 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:6[1xxx]:XX:XX)

Line ia.sinc:4344 :FNSTENV Mem    is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4344(id0.784) printpiece=[FNSTENV,  ,  A]
Pattern id=784 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:7[0xxx]:XX:XX)

Line ia.sinc:4332 :FNSTCW m16     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16            { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4332(id0.782) printpiece=[FNSTCW,  ,  A]
Pattern id=782 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:7[1xxx]:XX:XX)

Line ia.sinc:4193 :FLD spec_m32        is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=0) ... & spec_m32            { fdec(); ST0 = float2float(spec_m32); }           
0: Constructor line ia.sinc:4193(id0.740) printpiece=[FLD,  ,  A]
Pattern id=740 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:8[0xxx]:XX:XX)

Line ia.sinc:4323 :FST spec_m32   is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { spec_m32 = float2float(ST0); }     
0: Constructor line ia.sinc:4323(id0.774) printpiece=[FST,  ,  A]
Pattern id=774 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:9[0xxx]:XX:XX)

Line ia.sinc:4326 :FSTP spec_m32  is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=3) ... & spec_m32            { spec_m32 = float2float(ST0); fpop(); } 
0: Constructor line ia.sinc:4326(id0.777) printpiece=[FSTP,  ,  A]
Pattern id=777 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:9[1xxx]:XX:XX)

Line ia.sinc:4211 :FLDENV Mem     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=4) ... & Mem
{
  FPUControlWord           = *:2 (Mem);
  FPUStatusWord            = *:2 (Mem +  4);
  FPUTagWord               = *:2 (Mem +  8);
  FPUDataPointer           = *:4 (Mem + 20);
  FPUInstructionPointer    = *:4 (Mem + 12);
  FPULastInstructionOpcode = *:2 (Mem + 18);
}
0: Constructor line ia.sinc:4211(id0.752) printpiece=[FLDENV,  ,  A]
Pattern id=752 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:A[0xxx]:XX:XX)

Line ia.sinc:4208 :FLDCW m16      is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=5) ... & m16            { FPUControlWord = m16; }
0: Constructor line ia.sinc:4208(id0.751) printpiece=[FLDCW,  ,  A]
Pattern id=751 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:A[1xxx]:XX:XX)

Line ia.sinc:4344 :FNSTENV Mem    is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=6) ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;
}
0: Constructor line ia.sinc:4344(id0.784) printpiece=[FNSTENV,  ,  A]
Pattern id=784 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:B[0xxx]:XX:XX)

Line ia.sinc:4332 :FNSTCW m16     is vexMode=0 & byte=0xD9; (mod != 0b11 & reg_opcode=7) ... & m16            { m16 = FPUControlWord; }
0: Constructor line ia.sinc:4332(id0.782) printpiece=[FNSTCW,  ,  A]
Pattern id=782 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:B[1xxx]:XX:XX)

Line ia.sinc:4198 :FLD freg       is vexMode=0 & byte=0xD9; frow=12 & fpage=0 & freg          { tmp:10 = freg; fpushv(tmp); }                     
0: Constructor line ia.sinc:4198(id0.743) printpiece=[FLD,  ,  A]
Pattern id=743 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:C[0xxx]:XX:XX)

Line ia.sinc:4407 :FXCH           is vexMode=0 & byte=0xD9; byte=0xC9                 { local tmp = ST0; ST0 = ST1; ST1 = tmp; }                    
0: Constructor line ia.sinc:4407(id0.813) printpiece=[FXCH]
Pattern id=813 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:C9:XX:XX)

Line ia.sinc:4406 :FXCH freg      is vexMode=0 & byte=0xD9; frow=12 & fpage=1 & freg          { local tmp = ST0; ST0 = freg; freg = tmp; }          
1: Constructor line ia.sinc:4406(id0.812) printpiece=[FXCH,  ,  A]
Pattern id=812 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:C[1xxx]:XX:XX)

Line ia.sinc:4230 :FNOP           is vexMode=0 & byte=0xD9; byte=0xD0                 { }
0: Constructor line ia.sinc:4230(id0.761) printpiece=[FNOP]
Pattern id=761 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:D0:XX:XX)

Line ia.sinc:4086 :FCHS           is vexMode=0 & byte=0xD9; byte=0xE0                 { ST0 = f- ST0; }
0: Constructor line ia.sinc:4086(id0.674) printpiece=[FCHS]
Pattern id=674 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E0:XX:XX)

Line ia.sinc:4071 :FABS           is vexMode=0 & byte=0xD9; byte=0xE1                 { ST0 = abs(ST0); }
0: Constructor line ia.sinc:4071(id0.663) printpiece=[FABS]
Pattern id=663 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E1:XX:XX)

Line ia.sinc:4377 :FTST           is vexMode=0 & byte=0xD9; byte=0xE4                 { zero:4 = 0; tmp:10 = int2float(zero); fcom(tmp); }    
0: Constructor line ia.sinc:4377(id0.805) printpiece=[FTST]
Pattern id=805 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E4:XX:XX)

Line ia.sinc:4385 :FXAM           is vexMode=0 & byte=0xD9; byte=0xE5
{
  # this is not an exact implementation, but gets the sign and zero tests right
  izero:4 = 0;
  fzero:10 = int2float(izero);
  
  # did not know how test for infinity or empty
  C0 = nan(ST0);
  
  # sign of ST0
  C1 = ( ST0 f< fzero );

  # assume normal if not zero 
  C2 = ( ST0 f!= fzero );

  # equal to zero  
  C3 = ( ST0 f== fzero );
  
  FPUStatusWord = (zext(C0)<<8) | (zext(C1)<<9) | (zext(C2)<<10) | (zext(C3)<<14);
}
0: Constructor line ia.sinc:4385(id0.811) printpiece=[FXAM]
Pattern id=811 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E5:XX:XX)

Line ia.sinc:4200 :FLD1           is vexMode=0 & byte=0xD9; byte=0xE8                 { one:4 = 1; tmp:10 = int2float(one); fpushv(tmp); }  
0: Constructor line ia.sinc:4200(id0.744) printpiece=[FLD1]
Pattern id=744 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E8:XX:XX)

Line ia.sinc:4201 :FLDL2T		is vexMode=0 & byte=0xD9; byte=0xE9			{ src:8 = 0x400a934f0979a371; tmp:10 = float2float(src); fpushv(tmp); }
0: Constructor line ia.sinc:4201(id0.745) printpiece=[FLDL2T]
Pattern id=745 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:E9:XX:XX)

Line ia.sinc:4202 :FLDL2E		is vexMode=0 & byte=0xD9; byte=0xEA			{ src:8 = 0x3ff71547652b82fe; tmp:10 = float2float(src); fpushv(tmp); }
0: Constructor line ia.sinc:4202(id0.746) printpiece=[FLDL2E]
Pattern id=746 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:EA:XX:XX)

Line ia.sinc:4203 :FLDPI		is vexMode=0 & byte=0xD9; byte=0xEB			{ src:8 = 0x400921fb54442d18; tmp:10 = float2float(src); fpushv(tmp); }
0: Constructor line ia.sinc:4203(id0.747) printpiece=[FLDPI]
Pattern id=747 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:EB:XX:XX)

Line ia.sinc:4204 :FLDLG2		is vexMode=0 & byte=0xD9; byte=0xEC			{ src:8 = 0x3fd34413509f79ff; tmp:10 = float2float(src); fpushv(tmp); }
0: Constructor line ia.sinc:4204(id0.748) printpiece=[FLDLG2]
Pattern id=748 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:EC:XX:XX)

Line ia.sinc:4205 :FLDLN2		is vexMode=0 & byte=0xD9; byte=0xED			{ src:8 = 0x3fe62e42fefa39ef; tmp:10 = float2float(src); fpushv(tmp); }
0: Constructor line ia.sinc:4205(id0.749) printpiece=[FLDLN2]
Pattern id=749 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:ED:XX:XX)

Line ia.sinc:4206 :FLDZ		is vexMode=0 & byte=0xD9; byte=0xEE			{ zero:4 = 0; tmp:10 = int2float(zero); fpushv(tmp); }
0: Constructor line ia.sinc:4206(id0.750) printpiece=[FLDZ]
Pattern id=750 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:EE:XX:XX)

Line ia.sinc:4069 :F2XM1          is vexMode=0 & byte=0xD9; byte=0xF0                 { ST0 = f2xm1(ST0); } # compute 2^x-1

:FABS           is vexMode=0 & byte=0xD9; byte=0xE1                 { ST0 = abs(ST0); }
0: Constructor line ia.sinc:4069(id0.662) printpiece=[F2XM1]
Pattern id=662 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F0:XX:XX)

Line ia.sinc:4650 :FYL2X          is vexMode=0 & byte=0xD9; byte=0xF1                 { local log2st0 = ST0; ST1 = ST1 f* log2st0; fpop(); }
0: Constructor line ia.sinc:4650(id0.817) printpiece=[FYL2X]
Pattern id=817 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F1:XX:XX)

Line ia.sinc:4240 :FPTAN		is vexMode=0 & byte=0xD9; byte=0xF2			{ ST0 = fptan(ST0); one:4 = 1; tmp:10 = int2float(one); fpushv(tmp); }
0: Constructor line ia.sinc:4240(id0.765) printpiece=[FPTAN]
Pattern id=765 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F2:XX:XX)

Line ia.sinc:4233 :FPATAN		is vexMode=0 & byte=0xD9; byte=0xF3			{ ST1 = fpatan(ST1, ST0); fpop(); }
0: Constructor line ia.sinc:4233(id0.762) printpiece=[FPATAN]
Pattern id=762 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F3:XX:XX)

Line ia.sinc:4648 :FXTRACT        is vexMode=0 & byte=0xD9; byte=0xF4                 { significand:10 = ST0; exponent:10 = ST0; ST0 = exponent; fpushv(significand); }
0: Constructor line ia.sinc:4648(id0.816) printpiece=[FXTRACT]
Pattern id=816 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F4:XX:XX)

Line ia.sinc:4237 :FPREM1         is vexMode=0 & byte=0xD9; byte=0xF5                 { local tmp = ST0 f/ ST1; tmp = tmp f* ST1; ST0 = ST0 f- tmp; }
0: Constructor line ia.sinc:4237(id0.764) printpiece=[FPREM1]
Pattern id=764 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F5:XX:XX)

Line ia.sinc:4118 :FDECSTP		    is vexMode=0 & byte=0xD9; byte=0xF6					{ fdec(); FPUStatusWord = FPUStatusWord & 0xfeff; C0 = 0; }  #Clear C0

# Legacy 8087 instructions. Still valid but treated as NOP instructions.
:FDISI              is vexMode=0 & byte=0x9B; byte=0xDB; byte=0xE1 {}
0: Constructor line ia.sinc:4118(id0.699) printpiece=[FDECSTP]
Pattern id=699 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F6:XX:XX)

Line ia.sinc:4157 :FINCSTP            is vexMode=0 & byte=0xD9; byte=0xF7                 { finc(); }                                   
0: Constructor line ia.sinc:4157(id0.729) printpiece=[FINCSTP]
Pattern id=729 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F7:XX:XX)

Line ia.sinc:4235 :FPREM          is vexMode=0 & byte=0xD9; byte=0xF8                 { local tmp = ST0 f/ ST1; tmp = tmp f* ST1; ST0 = ST0 f- tmp; }
0: Constructor line ia.sinc:4235(id0.763) printpiece=[FPREM]
Pattern id=763 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F8:XX:XX)

Line ia.sinc:4651 :FYL2XP1        is vexMode=0 & byte=0xD9; byte=0xF9                 { one:4 = 1; tmp:10 = int2float(one); log2st0:10 = ST0 f+ tmp; ST1 = ST1 f* log2st0; fpop(); }
0: Constructor line ia.sinc:4651(id0.818) printpiece=[FYL2XP1]
Pattern id=818 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:F9:XX:XX)

Line ia.sinc:4321 :FSQRT          is vexMode=0 & byte=0xD9; byte=0xFA                 { ST0 = sqrt(ST0); }
0: Constructor line ia.sinc:4321(id0.773) printpiece=[FSQRT]
Pattern id=773 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FA:XX:XX)

Line ia.sinc:4320 :FSINCOS	    is vexMode=0 & byte=0xD9; byte=0xFB			{ tmp:10 = fcos(ST0); ST0 = fsin(ST0); fpushv(tmp); }
0: Constructor line ia.sinc:4320(id0.772) printpiece=[FSINCOS]
Pattern id=772 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FB:XX:XX)

Line ia.sinc:4242 :FRNDINT        is vexMode=0 & byte=0xD9; byte=0xFC                 { local tmp = round(ST0); ST0 = tmp; }
0: Constructor line ia.sinc:4242(id0.766) printpiece=[FRNDINT]
Pattern id=766 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FC:XX:XX)

Line ia.sinc:4316 :FSCALE		    is vexMode=0 & byte=0xD9; byte=0xFD			{ ST0 = fscale(ST0, ST1); }
0: Constructor line ia.sinc:4316(id0.770) printpiece=[FSCALE]
Pattern id=770 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FD:XX:XX)

Line ia.sinc:4319 :FSIN		    is vexMode=0 & byte=0xD9; byte=0xFE			{ ST0 = fsin(ST0); }
0: Constructor line ia.sinc:4319(id0.771) printpiece=[FSIN]
Pattern id=771 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FE:XX:XX)

Line ia.sinc:4116 :FCOS			    is vexMode=0 & byte=0xD9; byte=0xFF					{ ST0 = fcos(ST0); }
0: Constructor line ia.sinc:4116(id0.698) printpiece=[FCOS]
Pattern id=698 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:D9:FF:XX:XX)

Line avx.sinc:2649 :VPSUBUSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xD9; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubusw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2649(id0.1822) printpiece=[VPSUBUSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1822 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:D9:XX:XX:XX)

Line avx2.sinc:821 :VPSUBUSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xD9; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubusw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:821(id0.2029) printpiece=[VPSUBUSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2029 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:D9:XX:XX:XX)

Line ia.sinc:4091 :FCMOVB ST0, freg   is vexMode=0 & byte=0xDA; frow=12 & fpage=0 & freg & ST0        { if ( !CF ) goto inst_next; ST0 = freg; }   
0: Constructor line ia.sinc:4091(id0.677) printpiece=[FCMOVB,  ,  B, ,,  ,  A]
Pattern id=677 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:C[0xxx]:XX:XX)

Line ia.sinc:4079 :FIADD spec_m32     is vexMode=0 & byte=0xDA; reg_opcode=0 ... & spec_m32            { ST0 = ST0 f+ int2float(spec_m32); }   
1: Constructor line ia.sinc:4079(id0.670) printpiece=[FIADD,  ,  A]
Pattern id=670 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx00][0xxx]:XX:XX)

Line ia.sinc:4092 :FCMOVE ST0, freg   is vexMode=0 & byte=0xDA; frow=12 & fpage=1 & freg & ST0        { if ( !ZF ) goto inst_next; ST0 = freg; }   
0: Constructor line ia.sinc:4092(id0.678) printpiece=[FCMOVE,  ,  B, ,,  ,  A]
Pattern id=678 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:C[1xxx]:XX:XX)

Line ia.sinc:4227 :FIMUL spec_m32      is vexMode=0 & byte=0xDA; reg_opcode=1 ... & spec_m32            { ST0 = ST0 f* int2float(spec_m32); }    
1: Constructor line ia.sinc:4227(id0.759) printpiece=[FIMUL,  ,  A]
Pattern id=759 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx00][1xxx]:XX:XX)

Line ia.sinc:4093 :FCMOVBE ST0, freg  is vexMode=0 & byte=0xDA; frow=13 & fpage=0 & freg & ST0        { if ( !CF & !ZF ) goto inst_next; ST0 = freg; } 
0: Constructor line ia.sinc:4093(id0.679) printpiece=[FCMOVBE,  ,  B, ,,  ,  A]
Pattern id=679 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:D[0xxx]:XX:XX)

Line ia.sinc:4149 :FICOM spec_m32     is vexMode=0 & byte=0xDA; reg_opcode=2 ... & spec_m32            { local tmp = int2float(spec_m32); fcom(tmp); }          
1: Constructor line ia.sinc:4149(id0.723) printpiece=[FICOM,  ,  A]
Pattern id=723 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx01][0xxx]:XX:XX)

Line ia.sinc:4094 :FCMOVU  ST0, freg  is vexMode=0 & byte=0xDA; frow=13 & fpage=1 & freg & ST0        { if ( !PF ) goto inst_next; ST0 = freg; }   
0: Constructor line ia.sinc:4094(id0.680) printpiece=[FCMOVU,  ,  B, ,,  ,  A]
Pattern id=680 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:D[1xxx]:XX:XX)

Line ia.sinc:4151 :FICOMP spec_m32    is vexMode=0 & byte=0xDA; reg_opcode=3 ... & spec_m32            { local tmp = int2float(spec_m32); fcom(tmp); fpop(); }  
1: Constructor line ia.sinc:4151(id0.725) printpiece=[FICOMP,  ,  A]
Pattern id=725 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx01][1xxx]:XX:XX)

Line ia.sinc:4365 :FISUB spec_m32 is vexMode=0 & byte=0xDA; (mod != 0b11 & reg_opcode=4) ... & spec_m32            { ST0 = ST0 f- int2float(spec_m32); }            
0: Constructor line ia.sinc:4365(id0.795) printpiece=[FISUB,  ,  A]
Pattern id=795 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:2[0xxx]:XX:XX)

Line ia.sinc:4365 :FISUB spec_m32 is vexMode=0 & byte=0xDA; (mod != 0b11 & reg_opcode=4) ... & spec_m32            { ST0 = ST0 f- int2float(spec_m32); }            
0: Constructor line ia.sinc:4365(id0.795) printpiece=[FISUB,  ,  A]
Pattern id=795 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:6[0xxx]:XX:XX)

Line ia.sinc:4365 :FISUB spec_m32 is vexMode=0 & byte=0xDA; (mod != 0b11 & reg_opcode=4) ... & spec_m32            { ST0 = ST0 f- int2float(spec_m32); }            
0: Constructor line ia.sinc:4365(id0.795) printpiece=[FISUB,  ,  A]
Pattern id=795 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:A[0xxx]:XX:XX)

Line ia.sinc:4383 :FUCOMPP        is vexMode=0 & byte=0xDA; byte=0xE9                 { fcom(ST1); fpop(); fpop(); }                  
0: Constructor line ia.sinc:4383(id0.810) printpiece=[FUCOMPP]
Pattern id=810 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:E9:XX:XX)

Line ia.sinc:4374 :FISUBR spec_m32 is vexMode=0 & byte=0xDA; reg_opcode=5 ... & spec_m32           { ST0 = int2float(spec_m32) f- ST0; }            
1: Constructor line ia.sinc:4374(id0.803) printpiece=[FISUBR,  ,  A]
Pattern id=803 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx10][1xxx]:XX:XX)

Line ia.sinc:4132 :FIDIV spec_m32     is vexMode=0 & byte=0xDA; reg_opcode=6 ... & spec_m32            { ST0 = ST0 f/ int2float(spec_m32); }      
0: Constructor line ia.sinc:4132(id0.710) printpiece=[FIDIV,  ,  A]
Pattern id=710 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx11][0xxx]:XX:XX)

Line ia.sinc:4141 :FIDIVR spec_m32    is vexMode=0 & byte=0xDA; reg_opcode=7 ... & spec_m32            { ST0 = int2float(spec_m32) f/ ST0; }      
0: Constructor line ia.sinc:4141(id0.718) printpiece=[FIDIVR,  ,  A]
Pattern id=718 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DA:[xx11][1xxx]:XX:XX)

Line avx.sinc:2173 :VPMINUB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0xDA; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminub_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2173(id0.1766) printpiece=[VPMINUB,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1766 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DA:XX:XX:XX)

Line avx2.sinc:391 :VPMINUB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0xDA; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminub_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:391(id0.1973) printpiece=[VPMINUB,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1973 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DA:XX:XX:XX)

Line ia.sinc:4095 :FCMOVNB ST0, freg  is vexMode=0 & byte=0xDB; frow=12 & fpage=0 & freg & ST0        { if ( CF ) goto inst_next; ST0 = freg; }    
0: Constructor line ia.sinc:4095(id0.681) printpiece=[FCMOVNB,  ,  B, ,,  ,  A]
Pattern id=681 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:C[0xxx]:XX:XX)

Line ia.sinc:4154 :FILD spec_m32      is vexMode=0 & byte=0xDB; reg_opcode=0 ... & spec_m32            { fdec(); ST0 = int2float(spec_m32); }         
1: Constructor line ia.sinc:4154(id0.727) printpiece=[FILD,  ,  A]
Pattern id=727 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:[xx00][0xxx]:XX:XX)

Line ia.sinc:4096 :FCMOVNE ST0, freg  is vexMode=0 & byte=0xDB; frow=12 & fpage=1 & freg & ST0        { if ( ZF ) goto inst_next; ST0 = freg; }    
0: Constructor line ia.sinc:4096(id0.682) printpiece=[FCMOVNE,  ,  B, ,,  ,  A]
Pattern id=682 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:C[1xxx]:XX:XX)

Line ia.sinc:4190 :FISTTP spec_m32     is vexMode=0 & byte=0xDB; reg_opcode=1 ... & spec_m32            { spec_m32 = trunc(ST0); fpop(); }                 
1: Constructor line ia.sinc:4190(id0.738) printpiece=[FISTTP,  ,  A]
Pattern id=738 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:[xx00][1xxx]:XX:XX)

Line ia.sinc:4184 :FIST spec_m32       is vexMode=0 & byte=0xDB; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { tmp:10 = round(ST0); spec_m32 = trunc(tmp); }            
0: Constructor line ia.sinc:4184(id0.733) printpiece=[FIST,  ,  A]
Pattern id=733 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:1[0xxx]:XX:XX)

Line ia.sinc:4184 :FIST spec_m32       is vexMode=0 & byte=0xDB; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { tmp:10 = round(ST0); spec_m32 = trunc(tmp); }            
0: Constructor line ia.sinc:4184(id0.733) printpiece=[FIST,  ,  A]
Pattern id=733 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:5[0xxx]:XX:XX)

Line ia.sinc:4184 :FIST spec_m32       is vexMode=0 & byte=0xDB; (mod != 0b11 & reg_opcode=2) ... & spec_m32            { tmp:10 = round(ST0); spec_m32 = trunc(tmp); }            
0: Constructor line ia.sinc:4184(id0.733) printpiece=[FIST,  ,  A]
Pattern id=733 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:9[0xxx]:XX:XX)

Line ia.sinc:4097 :FCMOVNBE ST0, freg is vexMode=0 & byte=0xDB; frow=13 & fpage=0 & freg & ST0        { if ( CF & ZF ) goto inst_next; ST0 = freg; }   
0: Constructor line ia.sinc:4097(id0.683) printpiece=[FCMOVNBE,  ,  B, ,,  ,  A]
Pattern id=683 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:D[0xxx]:XX:XX)

Line ia.sinc:4098 :FCMOVNU  ST0, freg is vexMode=0 & byte=0xDB; frow=13 & fpage=1 & freg & ST0        { if ( PF ) goto inst_next; ST0 = freg; }    
0: Constructor line ia.sinc:4098(id0.684) printpiece=[FCMOVNU,  ,  B, ,,  ,  A]
Pattern id=684 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:D[1xxx]:XX:XX)

Line ia.sinc:4186 :FISTP spec_m32      is vexMode=0 & byte=0xDB; reg_opcode=3 ... & spec_m32            { tmp:10 = round(ST0); fpop(); spec_m32 = trunc(tmp); }                
1: Constructor line ia.sinc:4186(id0.735) printpiece=[FISTP,  ,  A]
Pattern id=735 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:[xx01][1xxx]:XX:XX)

Line ia.sinc:4124 :FNENI              is vexMode=0 & byte=0xDB; byte=0xE0            {}
0: Constructor line ia.sinc:4124(id0.703) printpiece=[FNENI]
Pattern id=703 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E0:XX:XX)

Line ia.sinc:4122 :FNDISI             is vexMode=0 & byte=0xDB; byte=0xE1            {}
0: Constructor line ia.sinc:4122(id0.701) printpiece=[FNDISI]
Pattern id=701 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E1:XX:XX)

Line ia.sinc:4089 :FNCLEX         is vexMode=0 & byte=0xDB; byte=0xE2                 { FPUStatusWord[0,8] = 0; FPUStatusWord[15,1] = 0; } 
0: Constructor line ia.sinc:4089(id0.676) printpiece=[FNCLEX]
Pattern id=676 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E2:XX:XX)

Line ia.sinc:4171 :FNINIT         is vexMode=0 & byte=0xDB; byte=0xE3                 {
										  FPUControlWord = 0x037f;        
                                          FPUStatusWord = 0x0000;         
                                          FPUTagWord = 0xffff;            
                                          FPUDataPointer = 0x00000000;        
                                          FPUInstructionPointer = 0x00000000;     
                                          FPULastInstructionOpcode = 0x0000;  
                                          C0 = 0;                 
                                          C1 = 0;                 
                                          C2 = 0;                 
                                          C3 = 0; }          
0: Constructor line ia.sinc:4171(id0.731) printpiece=[FNINIT]
Pattern id=731 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E3:XX:XX)

Line ia.sinc:2691 :FSETPM 	is vexMode=0 & byte=0xdb; byte=0xe4	{ } # 80287 set protected mode

:HLT            is vexMode=0 & byte=0xf4                        { goto inst_start; }
0: Constructor line ia.sinc:2691(id0.178) printpiece=[FSETPM]
Pattern id=178 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E4:XX:XX)

Line ia.sinc:4112 :FUCOMI ST0, freg   is vexMode=0 & byte=0xDB; frow=14 & fpage=1 & freg & ST0        { fcomi(freg); }                 
0: Constructor line ia.sinc:4112(id0.696) printpiece=[FUCOMI,  ,  B, ,,  ,  A]
Pattern id=696 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:E[1xxx]:XX:XX)

Line ia.sinc:4195 :FLD spec_m80        is vexMode=0 & byte=0xDB; reg_opcode=5 ... & spec_m80            { fpushv(spec_m80); }                      
1: Constructor line ia.sinc:4195(id0.742) printpiece=[FLD,  ,  A]
Pattern id=742 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:[xx10][1xxx]:XX:XX)

Line ia.sinc:4110 :FCOMI ST0, freg    is vexMode=0 & byte=0xDB; frow=15 & fpage=0 & freg & ST0        { fcomi(freg); }                 
0: Constructor line ia.sinc:4110(id0.694) printpiece=[FCOMI,  ,  B, ,,  ,  A]
Pattern id=694 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:F[0xxx]:XX:XX)

Line ia.sinc:4328 :FSTP spec_m80  is vexMode=0 & byte=0xDB; reg_opcode=7 ... & spec_m80            { fpopv(spec_m80); }             
0: Constructor line ia.sinc:4328(id0.779) printpiece=[FSTP,  ,  A]
Pattern id=779 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DB:[xx11][1xxx]:XX:XX)

Line avx.sinc:1782 :VPAND XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xDB; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpand_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1782(id0.1724) printpiece=[VPAND,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1724 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DB:XX:XX:XX)

Line ia.sinc:8695 :VAESIMC XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG); byte=0xdb; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 {
	XmmReg1 = aesimc(XmmReg2_m128);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8695(id0.1496) printpiece=[VAESIMC,  ,  B, ,,  ,  D]
Pattern id=1496 pattern=cmb:(ctx:SS:X[001x]:X8:0[010x]:XX,ins:DB:XX:XX:XX)

Line avx2.sinc:151 :VPAND YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xDB; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpand_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:151(id0.1943) printpiece=[VPAND,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1943 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DB:XX:XX:XX)

Line ia.sinc:4076 :FADD freg, ST0     is vexMode=0 & byte=0xDC; frow=12 & fpage=0 & freg & ST0        { freg = freg f+ ST0; }        
0: Constructor line ia.sinc:4076(id0.667) printpiece=[FADD,  ,  A, ,,  ,  B]
Pattern id=667 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:C[0xxx]:XX:XX)

Line ia.sinc:4074 :FADD spec_m64      is vexMode=0 & byte=0xDC; reg_opcode=0 ... & spec_m64            { ST0 = ST0 f+ float2float(spec_m64); } 
1: Constructor line ia.sinc:4074(id0.665) printpiece=[FADD,  ,  A]
Pattern id=665 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx00][0xxx]:XX:XX)

Line ia.sinc:4224 :FMUL freg      is vexMode=0 & byte=0xDC; frow=12 & fpage=1 & freg          { freg = freg f* ST0; }         
0: Constructor line ia.sinc:4224(id0.756) printpiece=[FMUL,  ,  A]
Pattern id=756 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:C[1xxx]:XX:XX)

Line ia.sinc:4222 :FMUL spec_m64       is vexMode=0 & byte=0xDC; reg_opcode=1 ... & spec_m64            { ST0 = ST0 f* float2float(spec_m64); }  
1: Constructor line ia.sinc:4222(id0.754) printpiece=[FMUL,  ,  A]
Pattern id=754 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx00][1xxx]:XX:XX)

Line ia.sinc:4101 :FCOM spec_m64       is vexMode=0 & byte=0xDC; reg_opcode=2 ... & spec_m64            { local tmp=float2float(spec_m64); fcom(tmp); }         
0: Constructor line ia.sinc:4101(id0.686) printpiece=[FCOM,  ,  A]
Pattern id=686 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx01][0xxx]:XX:XX)

Line ia.sinc:4105 :FCOMP spec_m64      is vexMode=0 & byte=0xDC; reg_opcode=3 ... & spec_m64            { local tmp=float2float(spec_m64); fcom(tmp); fpop(); }     
0: Constructor line ia.sinc:4105(id0.690) printpiece=[FCOMP,  ,  A]
Pattern id=690 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx01][1xxx]:XX:XX)

Line ia.sinc:4371 :FSUBR freg,ST0  is vexMode=0 & byte=0xDC; frow=14 & fpage=0 & freg & ST0       { freg = ST0 f- freg; }                 
0: Constructor line ia.sinc:4371(id0.800) printpiece=[FSUBR,  ,  A, ,,  B]
Pattern id=800 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:E[0xxx]:XX:XX)

Line ia.sinc:4360 :FSUB spec_m64  is vexMode=0 & byte=0xDC; reg_opcode=4 ... & spec_m64            { ST0 = ST0 f- float2float(spec_m64); }          
1: Constructor line ia.sinc:4360(id0.790) printpiece=[FSUB,  ,  A]
Pattern id=790 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx10][0xxx]:XX:XX)

Line ia.sinc:4362 :FSUB freg,ST0  is vexMode=0 & byte=0xDC; frow=14 & fpage=1 & freg & ST0        { freg = freg f- ST0; }                 
0: Constructor line ia.sinc:4362(id0.792) printpiece=[FSUB,  ,  A, ,,  B]
Pattern id=792 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:E[1xxx]:XX:XX)

Line ia.sinc:4369 :FSUBR spec_m64  is vexMode=0 & byte=0xDC; reg_opcode=5 ... & spec_m64           { ST0 = float2float(spec_m64) f- ST0; }          
1: Constructor line ia.sinc:4369(id0.798) printpiece=[FSUBR,  ,  A]
Pattern id=798 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx10][1xxx]:XX:XX)

Line ia.sinc:4138 :FDIVR freg,ST0     is vexMode=0 & byte=0xDC; frow=15 & fpage=0 & freg & ST0        { freg = ST0 f/ freg; }           
0: Constructor line ia.sinc:4138(id0.715) printpiece=[FDIVR,  ,  A, ,,  B]
Pattern id=715 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:F[0xxx]:XX:XX)

Line ia.sinc:4127 :FDIV spec_m64      is vexMode=0 & byte=0xDC; reg_opcode=6 ... & spec_m64            { ST0 = ST0 f/ float2float(spec_m64); }    
1: Constructor line ia.sinc:4127(id0.705) printpiece=[FDIV,  ,  A]
Pattern id=705 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx11][0xxx]:XX:XX)

Line ia.sinc:4129 :FDIV freg,ST0      is vexMode=0 & byte=0xDC; frow=15 & fpage=1 & freg & ST0        { freg = freg f/ ST0; }           
0: Constructor line ia.sinc:4129(id0.707) printpiece=[FDIV,  ,  A, ,,  B]
Pattern id=707 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:F[1xxx]:XX:XX)

Line ia.sinc:4136 :FDIVR spec_m64     is vexMode=0 & byte=0xDC; reg_opcode=7 ... & spec_m64            { ST0 = float2float(spec_m64) f/ ST0; }    
1: Constructor line ia.sinc:4136(id0.713) printpiece=[FDIVR,  ,  A]
Pattern id=713 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DC:[xx11][1xxx]:XX:XX)

Line avx.sinc:1755 :VPADDUSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xDC; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddusb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1755(id0.1721) printpiece=[VPADDUSB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1721 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DC:XX:XX:XX)

Line ia.sinc:8677 :VAESENC XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xdc; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 {
	XmmReg1 = aesenc(vexVVVV_XmmReg, XmmReg2_m128);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8677(id0.1492) printpiece=[VAESENC,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1492 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:DC:XX:XX:XX)

Line avx2.sinc:127 :VPADDUSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xDC; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddusb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:127(id0.1940) printpiece=[VPADDUSB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1940 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DC:XX:XX:XX)

Line ia.sinc:4145 :FFREE freg         is vexMode=0 & byte=0xDD; frow=12 & fpage=0 & freg          { FPUTagWord = ffree(freg); }  # Set freg to invalid value
:FFREEP freg        is vexMode=0 & byte=0xDF; frow=12 & fpage=0 & freg          { FPUTagWord = ffree(freg); fpop(); }  # FFREE and pop
                                                                  
:FICOM spec_m16     is vexMode=0 & byte=0xDE; reg_opcode=2 ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); }          
0: Constructor line ia.sinc:4145(id0.720) printpiece=[FFREE,  ,  A]
Pattern id=720 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:C[0xxx]:XX:XX)

Line ia.sinc:4194 :FLD spec_m64        is vexMode=0 & byte=0xDD; reg_opcode=0 ... & spec_m64            { fdec(); ST0 = float2float(spec_m64);}            
1: Constructor line ia.sinc:4194(id0.741) printpiece=[FLD,  ,  A]
Pattern id=741 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx00][0xxx]:XX:XX)

Line ia.sinc:4191 :FISTTP spec_m64     is vexMode=0 & byte=0xDD; reg_opcode=1 ... & spec_m64            { spec_m64 = trunc(ST0); fpop(); }                 
0: Constructor line ia.sinc:4191(id0.739) printpiece=[FISTTP,  ,  A]
Pattern id=739 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx00][1xxx]:XX:XX)

Line ia.sinc:4325 :FST freg       is vexMode=0 & byte=0xDD; frow=13 & fpage=0 & freg          { freg = ST0; }             
0: Constructor line ia.sinc:4325(id0.776) printpiece=[FST,  ,  A]
Pattern id=776 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:D[0xxx]:XX:XX)

Line ia.sinc:4324 :FST spec_m64   is vexMode=0 & byte=0xDD; reg_opcode=2 ... & spec_m64            { spec_m64 = float2float(ST0); }     
1: Constructor line ia.sinc:4324(id0.775) printpiece=[FST,  ,  A]
Pattern id=775 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx01][0xxx]:XX:XX)

Line ia.sinc:4329 :FSTP freg      is vexMode=0 & byte=0xDD; frow=13 & fpage=1 & freg          { fpopv(freg); }                    
0: Constructor line ia.sinc:4329(id0.780) printpiece=[FSTP,  ,  A]
Pattern id=780 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:D[1xxx]:XX:XX)

Line ia.sinc:4327 :FSTP spec_m64  is vexMode=0 & byte=0xDD; reg_opcode=3 ... & spec_m64            { spec_m64 = float2float(ST0); fpop(); } 
1: Constructor line ia.sinc:4327(id0.778) printpiece=[FSTP,  ,  A]
Pattern id=778 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx01][1xxx]:XX:XX)

Line ia.sinc:4380 :FUCOM          is vexMode=0 & byte=0xDD; byte=0xE1                 { fcom(ST1); }                      
0: Constructor line ia.sinc:4380(id0.807) printpiece=[FUCOM]
Pattern id=807 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:E1:XX:XX)

Line ia.sinc:4379 :FUCOM freg     is vexMode=0 & byte=0xDD; frow=14 & fpage=0 & freg          { fcom(freg); }                     
1: Constructor line ia.sinc:4379(id0.806) printpiece=[FUCOM,  ,  A]
Pattern id=806 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:E[0xxx]:XX:XX)

Line ia.sinc:4244 :FRSTOR Mem     is vexMode=0 & byte=0xDD; reg_opcode=4 ... & Mem
{
  FPUControlWord           = *:2  (Mem);
  FPUStatusWord            = *:2  (Mem +  4);
  FPUTagWord               = *:2  (Mem +  8);
  FPUDataPointer           = *:4  (Mem + 20);
  FPUInstructionPointer    = *:4  (Mem + 12);
  FPULastInstructionOpcode = *:2  (Mem + 18);

  ST0                      = *:10 (Mem + 28);
  ST1                      = *:10 (Mem + 38);
  ST2                      = *:10 (Mem + 48);
  ST3                      = *:10 (Mem + 58);
  ST4                      = *:10 (Mem + 68);
  ST5                      = *:10 (Mem + 78);
  ST6                      = *:10 (Mem + 88);
  ST7                      = *:10 (Mem + 98);
}
2: Constructor line ia.sinc:4244(id0.767) printpiece=[FRSTOR,  ,  A]
Pattern id=767 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx10][0xxx]:XX:XX)

Line ia.sinc:4382 :FUCOMP         is vexMode=0 & byte=0xDD; byte=0xE9                 { fcom(ST1); fpop(); }                  
0: Constructor line ia.sinc:4382(id0.809) printpiece=[FUCOMP]
Pattern id=809 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:E9:XX:XX)

Line ia.sinc:4381 :FUCOMP freg    is vexMode=0 & byte=0xDD; frow=14 & fpage=1 & freg          { fcom(freg); fpop(); }                 
1: Constructor line ia.sinc:4381(id0.808) printpiece=[FUCOMP,  ,  A]
Pattern id=808 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:E[1xxx]:XX:XX)

Line ia.sinc:4289 :FNSAVE Mem     is vexMode=0 & byte=0xDD; reg_opcode=6 ... & Mem
{
  *:2  (Mem)      = FPUControlWord;
  *:2  (Mem +  4) = FPUStatusWord;
  *:2  (Mem +  8) = FPUTagWord;
  *:4  (Mem + 20) = FPUDataPointer;
  *:4  (Mem + 12) = FPUInstructionPointer;
  *:2  (Mem + 18) = FPULastInstructionOpcode;

  *:10 (Mem + 28) = ST0;
  *:10 (Mem + 38) = ST1;
  *:10 (Mem + 48) = ST2;
  *:10 (Mem + 58) = ST3;
  *:10 (Mem + 68) = ST4;
  *:10 (Mem + 78) = ST5;
  *:10 (Mem + 88) = ST6;
  *:10 (Mem + 98) = ST7;

  FPUControlWord = 0x037f;
  FPUStatusWord = 0x0000;
  FPUTagWord = 0xffff;
  FPUDataPointer = 0x00000000;
  FPUInstructionPointer = 0x00000000;
  FPULastInstructionOpcode = 0x0000;
}
0: Constructor line ia.sinc:4289(id0.769) printpiece=[FNSAVE,  ,  A]
Pattern id=769 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx11][0xxx]:XX:XX)

Line ia.sinc:4356 :FNSTSW m16     is vexMode=0 & byte=0xDD; reg_opcode=7 ... & m16            { m16 = FPUStatusWord; }
0: Constructor line ia.sinc:4356(id0.787) printpiece=[FNSTSW,  ,  A]
Pattern id=787 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DD:[xx11][1xxx]:XX:XX)

Line avx.sinc:1764 :VPADDUSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xDD; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddusw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1764(id0.1722) printpiece=[VPADDUSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1722 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DD:XX:XX:XX)

Line ia.sinc:8686 :VAESENCLAST XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xdd; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 {
	XmmReg1 = aesenclast(vexVVVV_XmmReg, XmmReg2_m128);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8686(id0.1494) printpiece=[VAESENCLAST,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1494 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:DD:XX:XX:XX)

Line avx2.sinc:135 :VPADDUSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xDD; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddusw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:135(id0.1941) printpiece=[VPADDUSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1941 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DD:XX:XX:XX)

Line ia.sinc:4077 :FADDP              is vexMode=0 & byte=0xDE; byte=0xC1                 { ST1 = ST0 f+ ST1; fpop(); }      
0: Constructor line ia.sinc:4077(id0.668) printpiece=[FADDP]
Pattern id=668 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:C1:XX:XX)

Line ia.sinc:4078 :FADDP freg, ST0    is vexMode=0 & byte=0xDE; frow=12 & fpage=0 & freg & ST0        { freg = ST0 f+ freg; fpop(); }    
1: Constructor line ia.sinc:4078(id0.669) printpiece=[FADDP,  ,  A, ,,  ,  B]
Pattern id=669 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:C[0xxx]:XX:XX)

Line ia.sinc:4080 :FIADD spec_m16     is vexMode=0 & byte=0xDE; reg_opcode=0 ... & spec_m16            { ST0 = ST0 f+ int2float(spec_m16); }   
2: Constructor line ia.sinc:4080(id0.671) printpiece=[FIADD,  ,  A]
Pattern id=671 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx00][0xxx]:XX:XX)

Line ia.sinc:4226 :FMULP          is vexMode=0 & byte=0xDE; byte=0xC9                         { ST1 = ST0 f* ST1; fpop(); }       
0: Constructor line ia.sinc:4226(id0.758) printpiece=[FMULP]
Pattern id=758 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:C9:XX:XX)

Line ia.sinc:4225 :FMULP freg     is vexMode=0 & byte=0xDE; frow=12 & fpage=1 & freg          { freg = ST0 f* freg; fpop(); }     
1: Constructor line ia.sinc:4225(id0.757) printpiece=[FMULP,  ,  A]
Pattern id=757 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:C[1xxx]:XX:XX)

Line ia.sinc:4228 :FIMUL spec_m16      is vexMode=0 & byte=0xDE; reg_opcode=1 ... & spec_m16            { ST0 = ST0 f* int2float(spec_m16); }    
2: Constructor line ia.sinc:4228(id0.760) printpiece=[FIMUL,  ,  A]
Pattern id=760 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx00][1xxx]:XX:XX)

Line ia.sinc:4148 :FICOM spec_m16     is vexMode=0 & byte=0xDE; reg_opcode=2 ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); }          
0: Constructor line ia.sinc:4148(id0.722) printpiece=[FICOM,  ,  A]
Pattern id=722 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx01][0xxx]:XX:XX)

Line ia.sinc:4150 :FICOMP spec_m16    is vexMode=0 & byte=0xDE; (mod != 0b11 & reg_opcode=3) ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); fpop(); }  
0: Constructor line ia.sinc:4150(id0.724) printpiece=[FICOMP,  ,  A]
Pattern id=724 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:1[1xxx]:XX:XX)

Line ia.sinc:4150 :FICOMP spec_m16    is vexMode=0 & byte=0xDE; (mod != 0b11 & reg_opcode=3) ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); fpop(); }  
0: Constructor line ia.sinc:4150(id0.724) printpiece=[FICOMP,  ,  A]
Pattern id=724 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:5[1xxx]:XX:XX)

Line ia.sinc:4150 :FICOMP spec_m16    is vexMode=0 & byte=0xDE; (mod != 0b11 & reg_opcode=3) ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); fpop(); }  
0: Constructor line ia.sinc:4150(id0.724) printpiece=[FICOMP,  ,  A]
Pattern id=724 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:9[1xxx]:XX:XX)

Line ia.sinc:4108 :FCOMPP         is vexMode=0 & byte=0xDE; byte=0xD9                 { fcom(ST1); fpop(); fpop(); }           
0: Constructor line ia.sinc:4108(id0.693) printpiece=[FCOMPP]
Pattern id=693 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:D9:XX:XX)

Line ia.sinc:4372 :FSUBRP          is vexMode=0 & byte=0xDE; byte=0xE1                    { ST1 = ST0 f- ST1; fpop(); }               
0: Constructor line ia.sinc:4372(id0.801) printpiece=[FSUBRP]
Pattern id=801 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:E1:XX:XX)

Line ia.sinc:4373 :FSUBRP freg,ST0 is vexMode=0 & byte=0xDE; frow=14 & fpage=0 & freg & ST0       { freg = ST0 f- freg; fpop(); }             
1: Constructor line ia.sinc:4373(id0.802) printpiece=[FSUBRP,  ,  A, ,,  B]
Pattern id=802 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:E[0xxx]:XX:XX)

Line ia.sinc:4366 :FISUB spec_m16 is vexMode=0 & byte=0xDE; reg_opcode=4 ... & spec_m16            { ST0 = ST0 f- int2float(spec_m16); }            
2: Constructor line ia.sinc:4366(id0.796) printpiece=[FISUB,  ,  A]
Pattern id=796 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx10][0xxx]:XX:XX)

Line ia.sinc:4363 :FSUBP          is vexMode=0 & byte=0xDE; byte=0xE9                 { ST1 = ST1 f- ST0; fpop(); }               
0: Constructor line ia.sinc:4363(id0.793) printpiece=[FSUBP]
Pattern id=793 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:E9:XX:XX)

Line ia.sinc:4364 :FSUBP freg,ST0 is vexMode=0 & byte=0xDE; frow=14 & fpage=1 & freg & ST0        { freg = freg f- ST0; fpop(); }             
1: Constructor line ia.sinc:4364(id0.794) printpiece=[FSUBP,  ,  A, ,,  B]
Pattern id=794 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:E[1xxx]:XX:XX)

Line ia.sinc:4375 :FISUBR spec_m16 is vexMode=0 & byte=0xDE; reg_opcode=5 ... & spec_m16           { ST0 = int2float(spec_m16) f- ST0; }            
2: Constructor line ia.sinc:4375(id0.804) printpiece=[FISUBR,  ,  A]
Pattern id=804 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx10][1xxx]:XX:XX)

Line ia.sinc:4140 :FDIVRP             is vexMode=0 & byte=0xDE; byte=0xF1                 { ST1 = ST0 f/ ST1; fpop(); }         
0: Constructor line ia.sinc:4140(id0.717) printpiece=[FDIVRP]
Pattern id=717 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:F1:XX:XX)

Line ia.sinc:4139 :FDIVRP freg,ST0    is vexMode=0 & byte=0xDE; frow=15 & fpage=0 & freg & ST0        { freg = freg f/ ST0; fpop(); }       
1: Constructor line ia.sinc:4139(id0.716) printpiece=[FDIVRP,  ,  A, ,,  B]
Pattern id=716 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:F[0xxx]:XX:XX)

Line ia.sinc:4133 :FIDIV spec_m16     is vexMode=0 & byte=0xDE; reg_opcode=6 ... & spec_m16            { ST0 = ST0 f/ int2float(spec_m16); }      
2: Constructor line ia.sinc:4133(id0.711) printpiece=[FIDIV,  ,  A]
Pattern id=711 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx11][0xxx]:XX:XX)

Line ia.sinc:4131 :FDIVP              is vexMode=0 & byte=0xDE; byte=0xF9                 { ST1 = ST1 f/ ST0; fpop(); }         
0: Constructor line ia.sinc:4131(id0.709) printpiece=[FDIVP]
Pattern id=709 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:F9:XX:XX)

Line ia.sinc:4130 :FDIVP freg,ST0     is vexMode=0 & byte=0xDE; frow=15 & fpage=1 & freg & ST0        { freg = ST0 f/ freg; fpop(); }       
1: Constructor line ia.sinc:4130(id0.708) printpiece=[FDIVP,  ,  A, ,,  B]
Pattern id=708 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:F[1xxx]:XX:XX)

Line ia.sinc:4142 :FIDIVR spec_m16    is vexMode=0 & byte=0xDE; reg_opcode=7 ... & spec_m16            { ST0 = int2float(spec_m16) f/ ST0; }      
2: Constructor line ia.sinc:4142(id0.719) printpiece=[FIDIVR,  ,  A]
Pattern id=719 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DE:[xx11][1xxx]:XX:XX)

Line avx.sinc:2119 :VPMAXUB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0xDE; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxub_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2119(id0.1760) printpiece=[VPMAXUB,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1760 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DE:XX:XX:XX)

Line ia.sinc:8659 :VAESDEC XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xde; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 {
	XmmReg1 = aesdec(vexVVVV_XmmReg, XmmReg2_m128);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8659(id0.1488) printpiece=[VAESDEC,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1488 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:DE:XX:XX:XX)

Line avx2.sinc:343 :VPMAXUB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0xDE; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxub_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:343(id0.1967) printpiece=[VPMAXUB,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1967 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DE:XX:XX:XX)

Line ia.sinc:4146 :FFREEP freg        is vexMode=0 & byte=0xDF; frow=12 & fpage=0 & freg          { FPUTagWord = ffree(freg); fpop(); }  # FFREE and pop
                                                                  
:FICOM spec_m16     is vexMode=0 & byte=0xDE; reg_opcode=2 ... & spec_m16            { local tmp = int2float(spec_m16); fcom(tmp); }          
0: Constructor line ia.sinc:4146(id0.721) printpiece=[FFREEP,  ,  A]
Pattern id=721 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:C[0xxx]:XX:XX)

Line ia.sinc:4153 :FILD spec_m16      is vexMode=0 & byte=0xDF; reg_opcode=0 ... & spec_m16            { fdec(); ST0 = int2float(spec_m16); }         
1: Constructor line ia.sinc:4153(id0.726) printpiece=[FILD,  ,  A]
Pattern id=726 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx00][0xxx]:XX:XX)

Line ia.sinc:4189 :FISTTP spec_m16     is vexMode=0 & byte=0xDF; reg_opcode=1 ... & spec_m16            { spec_m16 = trunc(ST0); fpop(); }                 
0: Constructor line ia.sinc:4189(id0.737) printpiece=[FISTTP,  ,  A]
Pattern id=737 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx00][1xxx]:XX:XX)

Line ia.sinc:4183 :FIST spec_m16       is vexMode=0 & byte=0xDF; (mod != 0b11 & reg_opcode=2) ... & spec_m16            { tmp:10 = round(ST0); spec_m16 = trunc(tmp); }                    
0: Constructor line ia.sinc:4183(id0.732) printpiece=[FIST,  ,  A]
Pattern id=732 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:1[0xxx]:XX:XX)

Line ia.sinc:4183 :FIST spec_m16       is vexMode=0 & byte=0xDF; (mod != 0b11 & reg_opcode=2) ... & spec_m16            { tmp:10 = round(ST0); spec_m16 = trunc(tmp); }                    
0: Constructor line ia.sinc:4183(id0.732) printpiece=[FIST,  ,  A]
Pattern id=732 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:5[0xxx]:XX:XX)

Line ia.sinc:4183 :FIST spec_m16       is vexMode=0 & byte=0xDF; (mod != 0b11 & reg_opcode=2) ... & spec_m16            { tmp:10 = round(ST0); spec_m16 = trunc(tmp); }                    
0: Constructor line ia.sinc:4183(id0.732) printpiece=[FIST,  ,  A]
Pattern id=732 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:9[0xxx]:XX:XX)

Line ia.sinc:4185 :FISTP spec_m16      is vexMode=0 & byte=0xDF; reg_opcode=3 ... & spec_m16            { tmp:10 = round(ST0); fpop(); spec_m16 = trunc(tmp); }                
0: Constructor line ia.sinc:4185(id0.734) printpiece=[FISTP,  ,  A]
Pattern id=734 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx01][1xxx]:XX:XX)

Line ia.sinc:4357 :FNSTSW AX      is vexMode=0 & byte=0xDF; byte=0xE0 & AX                { AX = FPUStatusWord; }
0: Constructor line ia.sinc:4357(id0.788) printpiece=[FNSTSW,  ,  A]
Pattern id=788 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:E0:XX:XX)

Line ia.sinc:4082 :FBLD  spec_m80     is vexMode=0 & byte=0xDF; reg_opcode=4 ... & spec_m80            { spec_m80 = ST0; fpop(); }
1: Constructor line ia.sinc:4082(id0.672) printpiece=[FBLD,  ,  A]
Pattern id=672 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx10][0xxx]:XX:XX)

Line ia.sinc:4113 :FUCOMIP ST0, freg  is vexMode=0 & byte=0xDF; frow=14 & fpage=1 & freg & ST0        { fcomi(freg); fpop(); }             
0: Constructor line ia.sinc:4113(id0.697) printpiece=[FUCOMIP,  ,  B, ,,  ,  A]
Pattern id=697 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:E[1xxx]:XX:XX)

Line ia.sinc:4155 :FILD spec_m64      is vexMode=0 & byte=0xDF; reg_opcode=5 ... & spec_m64            { fdec(); ST0 = int2float(spec_m64); }         
1: Constructor line ia.sinc:4155(id0.728) printpiece=[FILD,  ,  A]
Pattern id=728 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx10][1xxx]:XX:XX)

Line ia.sinc:4111 :FCOMIP ST0, freg   is vexMode=0 & byte=0xDF; frow=15 & fpage=0 & freg & ST0        { fcomi(freg); fpop(); }             
0: Constructor line ia.sinc:4111(id0.695) printpiece=[FCOMIP,  ,  B, ,,  ,  A]
Pattern id=695 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:F[0xxx]:XX:XX)

Line ia.sinc:4084 :FBSTP spec_m80     is vexMode=0 & byte=0xDF; reg_opcode=6 ... & spec_m80            { spec_m80 = ST0; fpop(); }
1: Constructor line ia.sinc:4084(id0.673) printpiece=[FBSTP,  ,  A]
Pattern id=673 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx11][0xxx]:XX:XX)

Line ia.sinc:4187 :FISTP spec_m64      is vexMode=0 & byte=0xDF; reg_opcode=7 ... & spec_m64            { tmp:10 = round(ST0); fpop(); spec_m64 = trunc(tmp); }                
0: Constructor line ia.sinc:4187(id0.736) printpiece=[FISTP,  ,  A]
Pattern id=736 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:DF:[xx11][1xxx]:XX:XX)

Line avx.sinc:1791 :VPANDN XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xDF; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpandn_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1791(id0.1725) printpiece=[VPANDN,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1725 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:DF:XX:XX:XX)

Line avx2.sinc:159 :VPANDN YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xDF; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpandn_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:159(id0.1944) printpiece=[VPANDN,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1944 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:DF:XX:XX:XX)

Line ia.sinc:8668 :VAESDECLAST XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xdf; (XmmReg1 & YmmReg1) ... & XmmReg2_m128 {
	XmmReg1 = aesdeclast(vexVVVV_XmmReg, XmmReg2_m128);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8668(id0.1490) printpiece=[VAESDECLAST,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1490 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][010x]:XX,ins:DF:XX:XX:XX)

Line ia.sinc:8704 :VAESKEYGENASSIST XmmReg1, XmmReg2_m128, imm8 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F3A) & $(VEX_WIG); byte=0xdf; (XmmReg1 & YmmReg1) ... & XmmReg2_m128; imm8 {
	XmmReg1 = aeskeygenassist(XmmReg2_m128, imm8:1);
	YmmReg1 = zext(XmmReg1);
}
0: Constructor line ia.sinc:8704(id0.1498) printpiece=[VAESKEYGENASSIST,  ,  B, ,,  ,  D, ,,  ,  E]
Pattern id=1498 pattern=cmb:(ctx:SS:X[001x]:X8:0[011x]:XX,ins:DF:XX:XX:XX)

Line ia.sinc:3010 :LOOPNZ rel8        is vexMode=0 & addrsize=0 & byte=0xE0; rel8             { CX = CX -1; if (CX!=0 && ZF==0) goto rel8; }
0: Constructor line ia.sinc:3010(id0.271) printpiece=[LOOPNZ,  ,  A]
Pattern id=271 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:E0:XX:XX:XX)

Line ia.sinc:3011 :LOOPNZ rel8        is vexMode=0 & addrsize=1 & byte=0xE0; rel8             { ECX = ECX -1; if (ECX!=0 && ZF==0) goto rel8; }
0: Constructor line ia.sinc:3011(id0.272) printpiece=[LOOPNZ,  ,  A]
Pattern id=272 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:E0:XX:XX:XX)

Line avx.sinc:1800 :VPAVGB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE0; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpavgb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1800(id0.1726) printpiece=[VPAVGB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1726 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E0:XX:XX:XX)

Line avx2.sinc:167 :VPAVGB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE0; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpavgb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:167(id0.1945) printpiece=[VPAVGB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1945 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E0:XX:XX:XX)

Line ia.sinc:3004 :LOOPZ  rel8        is vexMode=0 & addrsize=0 & byte=0xE1; rel8             { CX = CX -1; if (CX!=0 && ZF!=0) goto rel8; }
0: Constructor line ia.sinc:3004(id0.269) printpiece=[LOOPZ,  ,  A]
Pattern id=269 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:E1:XX:XX:XX)

Line ia.sinc:3005 :LOOPZ  rel8        is vexMode=0 & addrsize=1 & byte=0xE1; rel8             { ECX = ECX -1; if (ECX!=0 && ZF!=0) goto rel8; }
0: Constructor line ia.sinc:3005(id0.270) printpiece=[LOOPZ,  ,  A]
Pattern id=270 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:E1:XX:XX:XX)

Line avx.sinc:2504 :VPSRAW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE1; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsraw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2504(id0.1804) printpiece=[VPSRAW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1804 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E1:XX:XX:XX)

Line avx2.sinc:688 :VPSRAW YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE1; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsraw_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:688(id0.2011) printpiece=[VPSRAW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2011 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E1:XX:XX:XX)

Line ia.sinc:2998 :LOOP   rel8        is vexMode=0 & addrsize=0 & byte=0xE2; rel8             { CX = CX -1; if (CX!=0) goto rel8; }
0: Constructor line ia.sinc:2998(id0.267) printpiece=[LOOP,  ,  A]
Pattern id=267 pattern=cmb:(ctx:X[x0xx]:XX:X[0xxx]:XX,ins:E2:XX:XX:XX)

Line ia.sinc:2999 :LOOP   rel8        is vexMode=0 & addrsize=1 & byte=0xE2; rel8             { ECX = ECX -1; if (ECX!=0) goto rel8; }
0: Constructor line ia.sinc:2999(id0.268) printpiece=[LOOP,  ,  A]
Pattern id=268 pattern=cmb:(ctx:X[x1xx]:XX:X[0xxx]:XX,ins:E2:XX:XX:XX)

Line avx.sinc:2519 :VPSRAD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE2; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsrad_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2519(id0.1806) printpiece=[VPSRAD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1806 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E2:XX:XX:XX)

Line avx2.sinc:702 :VPSRAD YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE2; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsrad_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:702(id0.2013) printpiece=[VPSRAD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2013 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E2:XX:XX:XX)

Line ia.sinc:2842 :JCXZ rel8      is vexMode=0 & opsize=0 & byte=0xe3; rel8               { if (CX==0) goto rel8; }
0: Constructor line ia.sinc:2842(id0.224) printpiece=[JCXZ,  ,  A]
Pattern id=224 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:E3:XX:XX:XX)

Line ia.sinc:2843 :JECXZ rel8     is vexMode=0 & opsize=1 & byte=0xe3; rel8               { if (ECX==0) goto rel8; }
0: Constructor line ia.sinc:2843(id0.225) printpiece=[JECXZ,  ,  A]
Pattern id=225 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:E3:XX:XX:XX)

Line avx.sinc:1809 :VPAVGW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE3; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpavgw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1809(id0.1727) printpiece=[VPAVGW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1727 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E3:XX:XX:XX)

Line avx2.sinc:175 :VPAVGW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE3; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpavgw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:175(id0.1946) printpiece=[VPAVGW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1946 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E3:XX:XX:XX)

Line ia.sinc:2766 :IN    AL, imm8     is vexMode=0 & AL & (byte=0xe4; imm8)               { tmp:1 = imm8; AL = in(tmp); }
0: Constructor line ia.sinc:2766(id0.192) printpiece=[IN,  ,  A, ,,  ,  B]
Pattern id=192 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:E4:XX:XX:XX)

Line avx.sinc:2326 :VPMULHUW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE4; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmulhuw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2326(id0.1783) printpiece=[VPMULHUW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1783 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E4:XX:XX:XX)

Line avx2.sinc:527 :VPMULHUW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE4; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmulhuw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:527(id0.1990) printpiece=[VPMULHUW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1990 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E4:XX:XX:XX)

Line ia.sinc:2767 :IN    AX, imm8     is vexMode=0 & opsize=0 & AX & (byte=0xe5; imm8)    { tmp:1 = imm8; AX = in(tmp); }
0: Constructor line ia.sinc:2767(id0.193) printpiece=[IN,  ,  A, ,,  ,  B]
Pattern id=193 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:E5:XX:XX:XX)

Line ia.sinc:2768 :IN    EAX, imm8    is vexMode=0 & opsize=1 & EAX & check_EAX_dest & (byte=0xe5; imm8)   { tmp:1 = imm8; EAX = in(tmp); build check_EAX_dest; }
0: Constructor line ia.sinc:2768(id0.194) printpiece=[IN,  ,  A, ,,  ,  C]
Pattern id=194 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:E5:XX:XX:XX)

Line avx.sinc:2335 :VPMULHW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE5; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmulhw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2335(id0.1784) printpiece=[VPMULHW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1784 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E5:XX:XX:XX)

Line avx2.sinc:535 :VPMULHW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE5; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmulhw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:535(id0.1991) printpiece=[VPMULHW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1991 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E5:XX:XX:XX)

Line ia.sinc:3256 :OUT imm8,AL        is vexMode=0 & byte=0xe6; imm8 & AL                 { tmp:1 = imm8; out(tmp,AL); }
0: Constructor line ia.sinc:3256(id0.354) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=354 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:E6:XX:XX:XX)

Line avx.sinc:767 :VCVTTPD2DQ XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvttpd2dq_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:767(id0.1605) printpiece=[VCVTTPD2DQ,  ,  B, ,,  ,  D]
Pattern id=1605 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:E6:XX:XX:XX)

Line avx.sinc:775 :VCVTTPD2DQ XmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; (XmmReg1 & YmmReg1) ... & YmmReg2_m256
{
	local tmp:16 = vcvttpd2dq_avx( YmmReg2_m256 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:775(id0.1606) printpiece=[VCVTTPD2DQ,  ,  B, ,,  ,  D]
Pattern id=1606 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:E6:XX:XX:XX)

Line avx.sinc:549 :VCVTDQ2PD XmmReg1, XmmReg2_m64 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; (XmmReg1 & YmmReg1) ... & XmmReg2_m64
{
	local tmp:16 = vcvtdq2pd_avx( XmmReg2_m64 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:549(id0.1583) printpiece=[VCVTDQ2PD,  ,  B, ,,  ,  D]
Pattern id=1583 pattern=cmb:(ctx:SS:X[010x]:X8:0[001x]:XX,ins:E6:XX:XX:XX)

Line avx.sinc:557 :VCVTDQ2PD YmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F3) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vcvtdq2pd_avx( XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:557(id0.1584) printpiece=[VCVTDQ2PD,  ,  B, ,,  ,  C]
Pattern id=1584 pattern=cmb:(ctx:SS:X[010x]:XC:0[001x]:XX,ins:E6:XX:XX:XX)

Line avx.sinc:581 :VCVTPD2DQ XmmReg1, XmmReg2_m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vcvtpd2dq_avx( XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:581(id0.1587) printpiece=[VCVTPD2DQ,  ,  B, ,,  ,  D]
Pattern id=1587 pattern=cmb:(ctx:SS:X[100x]:X8:0[001x]:XX,ins:E6:XX:XX:XX)

Line avx.sinc:589 :VCVTPD2DQ XmmReg1, YmmReg2_m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0xE6; (XmmReg1 & YmmReg1) ... & YmmReg2_m256
{
	local tmp:16 = vcvtpd2dq_avx( YmmReg2_m256 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:589(id0.1588) printpiece=[VCVTPD2DQ,  ,  B, ,,  ,  D]
Pattern id=1588 pattern=cmb:(ctx:SS:X[100x]:XC:0[001x]:XX,ins:E6:XX:XX:XX)

Line ia.sinc:3257 :OUT imm8,AX        is vexMode=0 & opsize=0 & byte=0xe7; imm8 & AX      { tmp:1 = imm8; out(tmp,AX); }
0: Constructor line ia.sinc:3257(id0.355) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=355 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:E7:XX:XX:XX)

Line ia.sinc:3258 :OUT imm8,EAX       is vexMode=0 &            byte=0xe7; imm8 & EAX     { tmp:1 = imm8; out(tmp,EAX); }
1: Constructor line ia.sinc:3258(id0.356) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=356 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:E7:XX:XX:XX)

Line avx.sinc:1376 :VMOVNTDQ m128, XmmReg1 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xE7; XmmReg1 ... & m128
{
	m128 = vmovntdq_avx( XmmReg1 );
}
0: Constructor line avx.sinc:1376(id0.1677) printpiece=[VMOVNTDQ,  ,  C, ,,  ,  B]
Pattern id=1677 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:E7:XX:XX:XX)

Line avx.sinc:1382 :VMOVNTDQ m256, YmmReg1 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xE7; YmmReg1 ... & m256
{
	m256 = vmovntdq_avx( YmmReg1 );
}
0: Constructor line avx.sinc:1382(id0.1678) printpiece=[VMOVNTDQ,  ,  C, ,,  ,  B]
Pattern id=1678 pattern=cmb:(ctx:SS:X[001x]:XC:0[001x]:XX,ins:E7:XX:XX:XX)

Line ia.sinc:2097 :CALL rel16     is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=0 & byte=0xe8; simm16=0 & rel16      { push22(&:2 inst_next); goto rel16; }
0: Constructor line ia.sinc:2097(id0.100) printpiece=[CALL,  ,  A]
Pattern id=100 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:E8:00:00:XX)

Line ia.sinc:2090 :CALL rel16     is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=0 & byte=0xe8; rel16     { push22(&:2 inst_next); call rel16; }
1: Constructor line ia.sinc:2090(id0.98) printpiece=[CALL,  ,  A]
Pattern id=98 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:E8:XX:XX:XX)

Line ia.sinc:2111 :CALL rel32     is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=1 & byte=0xe8; simm32=0 & rel32      { push24(&:4 inst_next); goto rel32; }
0: Constructor line ia.sinc:2111(id0.104) printpiece=[CALL,  ,  A]
Pattern id=104 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:E8:00:00:00:00:XX:XX:XX)

Line ia.sinc:2103 :CALL rel32     is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=1 & byte=0xe8; rel32     { push24(&:4 inst_next); call rel32; }
1: Constructor line ia.sinc:2103(id0.102) printpiece=[CALL,  ,  A]
Pattern id=102 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:E8:XX:XX:XX)

Line ia.sinc:2098 :CALL rel16     is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xe8; simm16=0 & rel16      { push42(&:2 inst_next); goto rel16; }
0: Constructor line ia.sinc:2098(id0.101) printpiece=[CALL,  ,  A]
Pattern id=101 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:E8:00:00:XX)

Line ia.sinc:2091 :CALL rel16     is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xe8; rel16     { push42(&:2 inst_next); call rel16; }
1: Constructor line ia.sinc:2091(id0.99) printpiece=[CALL,  ,  A]
Pattern id=99 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:E8:XX:XX:XX)

Line ia.sinc:2112 :CALL rel32     is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=1 & byte=0xe8; simm32=0 & rel32      { push44(&:4 inst_next); goto rel32; }
0: Constructor line ia.sinc:2112(id0.105) printpiece=[CALL,  ,  A]
Pattern id=105 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:E8:00:00:00:00:XX:XX:XX)

Line ia.sinc:2104 :CALL rel32     is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=1 & byte=0xe8; rel32     { push44(&:4 inst_next); call rel32; }
1: Constructor line ia.sinc:2104(id0.103) printpiece=[CALL,  ,  A]
Pattern id=103 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:E8:XX:XX:XX)

Line avx.sinc:2622 :VPSUBSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE8; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubsb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2622(id0.1819) printpiece=[VPSUBSB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1819 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E8:XX:XX:XX)

Line avx2.sinc:797 :VPSUBSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE8; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubsb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:797(id0.2026) printpiece=[VPSUBSB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2026 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E8:XX:XX:XX)

Line ia.sinc:2849 :JMP rel16      is vexMode=0 & opsize=0 & byte=0xe9; rel16                      { goto rel16; }
0: Constructor line ia.sinc:2849(id0.227) printpiece=[JMP,  ,  A]
Pattern id=227 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:E9:XX:XX:XX)

Line ia.sinc:2850 :JMP rel32      is vexMode=0 & opsize=1 & byte=0xe9; rel32                      { goto rel32; }
0: Constructor line ia.sinc:2850(id0.228) printpiece=[JMP,  ,  A]
Pattern id=228 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:E9:XX:XX:XX)

Line ia.sinc:2851 :JMP rel32      is vexMode=0 & opsize=2 & byte=0xe9; rel32                      { goto rel32; }
0: Constructor line ia.sinc:2851(id0.229) printpiece=[JMP,  ,  A]
Pattern id=229 pattern=cmb:(ctx:X[xx10]:XX:X[0xxx]:XX,ins:E9:XX:XX:XX)

Line avx.sinc:2631 :VPSUBSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xE9; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2631(id0.1820) printpiece=[VPSUBSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1820 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:E9:XX:XX:XX)

Line avx2.sinc:805 :VPSUBSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xE9; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:805(id0.2027) printpiece=[VPSUBSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2027 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:E9:XX:XX:XX)

Line ia.sinc:2859 :JMPF ptr1616   is vexMode=0 & opsize=0 & byte=0xea; ptr1616                    { goto ptr1616; }
0: Constructor line ia.sinc:2859(id0.233) printpiece=[JMPF,  ,  A]
Pattern id=233 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:EA:XX:XX:XX)

Line ia.sinc:2860 :JMPF ptr1632   is vexMode=0 & opsize=1 & byte=0xea; ptr1632                    { goto ptr1632; }
0: Constructor line ia.sinc:2860(id0.234) printpiece=[JMPF,  ,  A]
Pattern id=234 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:EA:XX:XX:XX)

Line avx.sinc:2155 :VPMINSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_XmmReg; byte=0xEA; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpminsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2155(id0.1764) printpiece=[VPMINSW,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=1764 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:EA:XX:XX:XX)

Line avx2.sinc:375 :VPMINSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & vexVVVV_YmmReg; byte=0xEA; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpminsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:375(id0.1971) printpiece=[VPMINSW,  ,  B, ,,  ,  A, ,,  ,  C]
Pattern id=1971 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:EA:XX:XX:XX)

Line ia.sinc:2848 :JMP rel8       is vexMode=0 & byte=0xeb; rel8                                  { goto rel8; }
0: Constructor line ia.sinc:2848(id0.226) printpiece=[JMP,  ,  A]
Pattern id=226 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:EB:XX:XX:XX)

Line avx.sinc:2371 :VPOR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xEB; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpor_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2371(id0.1788) printpiece=[VPOR,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1788 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:EB:XX:XX:XX)

Line avx2.sinc:567 :VPOR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xEB; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpor_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:567(id0.1995) printpiece=[VPOR,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1995 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:EB:XX:XX:XX)

Line ia.sinc:2772 :IN    AL, DX       is vexMode=0 & AL & DX & (byte=0xec)                { AL  = in(DX); }
0: Constructor line ia.sinc:2772(id0.195) printpiece=[IN,  ,  A, ,,  ,  B]
Pattern id=195 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:EC:XX:XX:XX)

Line avx.sinc:1737 :VPADDSB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xEC; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddsb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1737(id0.1719) printpiece=[VPADDSB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1719 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:EC:XX:XX:XX)

Line avx2.sinc:111 :VPADDSB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xEC; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddsb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:111(id0.1938) printpiece=[VPADDSB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1938 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:EC:XX:XX:XX)

Line ia.sinc:2773 :IN    AX, DX       is vexMode=0 & opsize=0 & AX & DX & (byte=0xed)     { AX  = in(DX); }
0: Constructor line ia.sinc:2773(id0.196) printpiece=[IN,  ,  A, ,,  ,  B]
Pattern id=196 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:ED:XX:XX:XX)

Line ia.sinc:2774 :IN    EAX, DX      is vexMode=0 & opsize=1 & EAX & check_EAX_dest & DX & (byte=0xed)    { EAX = in(DX); build check_EAX_dest; }
0: Constructor line ia.sinc:2774(id0.197) printpiece=[IN,  ,  A, ,,  ,  C]
Pattern id=197 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:ED:XX:XX:XX)

Line avx.sinc:1746 :VPADDSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xED; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1746(id0.1720) printpiece=[VPADDSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1720 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:ED:XX:XX:XX)

Line avx2.sinc:119 :VPADDSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xED; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:119(id0.1939) printpiece=[VPADDSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1939 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:ED:XX:XX:XX)

Line ia.sinc:3259 :OUT DX,AL          is vexMode=0 & byte=0xee & DX & AL                  { out(DX,AL); }
0: Constructor line ia.sinc:3259(id0.357) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=357 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:EE:XX:XX:XX)

Line avx.sinc:2101 :VPMAXSW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xEE; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaxsw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2101(id0.1758) printpiece=[VPMAXSW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1758 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:EE:XX:XX:XX)

Line avx2.sinc:327 :VPMAXSW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xEE; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaxsw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:327(id0.1965) printpiece=[VPMAXSW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1965 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:EE:XX:XX:XX)

Line ia.sinc:3260 :OUT DX,AX          is vexMode=0 & opsize=0 & byte=0xef & DX & AX       { out(DX,AX); }
0: Constructor line ia.sinc:3260(id0.358) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=358 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:EF:XX:XX:XX)

Line ia.sinc:3261 :OUT DX,EAX         is vexMode=0 &            byte=0xef & DX & EAX      { out(DX,EAX); }
1: Constructor line ia.sinc:3261(id0.359) printpiece=[OUT,  ,  A, ,,  B]
Pattern id=359 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:EF:XX:XX:XX)

Line avx.sinc:2745 :VPXOR XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xEF; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpxor_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2745(id0.1833) printpiece=[VPXOR,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1833 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:EF:XX:XX:XX)

Line avx2.sinc:893 :VPXOR YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xEF; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpxor_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:893(id0.2038) printpiece=[VPXOR,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2038 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:EF:XX:XX:XX)

Line ia.sinc:2989 :LOCK 		is vexMode=0 & byte=0xf0 { LOCK(); }
0: Constructor line ia.sinc:2989(id0.263) printpiece=[LOCK]
Pattern id=263 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F0:XX:XX:XX)

Line avx.sinc:987 :VLDDQU XmmReg1, m128 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0xF0; (XmmReg1 & YmmReg1) ... & m128
{
	local tmp:16 = vlddqu_avx( m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:987(id0.1630) printpiece=[VLDDQU,  ,  B, ,,  ,  D]
Pattern id=1630 pattern=cmb:(ctx:SS:X[100x]:X8:0[001x]:XX,ins:F0:XX:XX:XX)

Line bmi2.sinc:151 :RORX Reg32, rm32, imm8 is $(VEX_NONE) & $(VEX_LZ) & $(VEX_PRE_F2) & $(VEX_0F3A) & $(VEX_W0); byte=0xf0; Reg32 ... & check_Reg32_dest ... & rm32; imm8
{
  shiftTmp:1 = (imm8:1 & 0x1F);

  Reg32 = (rm32 >> shiftTmp) | ( rm32 << (32 - shiftTmp));
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:151(id0.2126) printpiece=[RORX,  ,  A, ,,  ,  C, ,,  ,  D]
Pattern id=2126 pattern=cmb:(ctx:SS:X8:X8:0[011x]:XX,ins:F0:XX:XX:XX)

Line avx.sinc:995 :VLDDQU YmmReg1, m256 is $(VEX_NONE) & $(VEX_L256) & $(VEX_PRE_F2) & $(VEX_0F) & $(VEX_WIG); byte=0xF0; YmmReg1 ... & m256
{
	YmmReg1 = vlddqu_avx( m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx.sinc:995(id0.1631) printpiece=[VLDDQU,  ,  B, ,,  ,  C]
Pattern id=1631 pattern=cmb:(ctx:SS:X[100x]:XC:0[001x]:XX,ins:F0:XX:XX:XX)

Line ia.sinc:2794 :INT1           is vexMode=0 & byte=0xf1                            { tmp:1 = 0x1; intloc:$(SIZE) = swi(tmp); call [intloc]; return [0:1]; }
0: Constructor line ia.sinc:2794(id0.207) printpiece=[INT1]
Pattern id=207 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F1:XX:XX:XX)

Line avx.sinc:2459 :VPSLLW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF1; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsllw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2459(id0.1798) printpiece=[VPSLLW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1798 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F1:XX:XX:XX)

Line avx2.sinc:646 :VPSLLW YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF1; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsllw_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:646(id0.2005) printpiece=[VPSLLW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2005 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F1:XX:XX:XX)

Line ia.sinc:1508 :^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1508(id0.8) printpiece=[ A]
Pattern id=8 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F2:XX:XX:XX)

Line bmi1.sinc:13 :ANDN Reg32, vexVVVV_r32, rm32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf2; Reg32 ... & check_Reg32_dest ... &rm32
{
  Reg32 = ~(vexVVVV_r32) & rm32;
  resultflags(Reg32);
  OF = 0;
  CF = 0;
  build check_Reg32_dest;
}
1: Constructor line bmi1.sinc:13(id0.2115) printpiece=[ANDN,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2115 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F2:XX:XX:XX)

Line ia.sinc:1508 :^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1508(id0.8) printpiece=[ A]
Pattern id=8 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F2:XX:XX:XX)

Line avx.sinc:2474 :VPSLLD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF2; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpslld_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:2474(id0.1800) printpiece=[VPSLLD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1800 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F2:XX:XX:XX)

Line ia.sinc:1508 :^instruction is instrPhase=0 & over=0xf2; instruction     [ repneprefx=1; ] {}
0: Constructor line ia.sinc:1508(id0.8) printpiece=[ A]
Pattern id=8 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F2:XX:XX:XX)

Line avx2.sinc:660 :VPSLLD YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF2; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpslld_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:660(id0.2007) printpiece=[VPSLLD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2007 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F2:XX:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line bmi1.sinc:116 :BLSR vexVVVV_r32, rm32 is $(VEX_NDD) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf3; reg_opcode=1 ... & check_vexVVVV_r32_dest ... &rm32
{
  CF = (rm32 == 0);
  vexVVVV_r32 = (rm32 - 1) & rm32;
  build check_vexVVVV_r32_dest;

  ZF = (vexVVVV_r32 == 0);
  SF = (vexVVVV_r32 s< 0);
  OF = 0;
  # AF and PF are undefined
}
1: Constructor line bmi1.sinc:116(id0.2119) printpiece=[BLSR,  ,  A, ,,  ,  C]
Pattern id=2119 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F3:[xx00][1xxx]:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line bmi1.sinc:90 :BLSMSK vexVVVV_r32, rm32 is $(VEX_NDD) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf3; reg_opcode=2 ... & check_vexVVVV_r32_dest ... &rm32
{
  CF = (rm32 == 0);
  vexVVVV_r32 = (rm32 - 1) ^ rm32;

  SF = (vexVVVV_r32 s< 0);
  build check_vexVVVV_r32_dest;
  ZF = 0;
  OF = 0;
  # AF and PF are undefined
}
1: Constructor line bmi1.sinc:90(id0.2118) printpiece=[BLSMSK,  ,  A, ,,  ,  C]
Pattern id=2118 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F3:[xx01][0xxx]:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line bmi1.sinc:64 :BLSI vexVVVV_r32, rm32 is $(VEX_NDD) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf3; reg_opcode=3 ... & check_vexVVVV_r32_dest ... & rm32
{
  vexVVVV_r32 = -rm32 & rm32;
  build check_vexVVVV_r32_dest;

  ZF = (vexVVVV_r32 == 0);
  SF = (vexVVVV_r32 s< 0);
  CF = (rm32 != 0);
  OF = 0;
  # AF and PF are undefined
}
1: Constructor line bmi1.sinc:64(id0.2117) printpiece=[BLSI,  ,  A, ,,  ,  C]
Pattern id=2117 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F3:[xx01][1xxx]:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line avx.sinc:2489 :VPSLLQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF3; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsllq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
1: Constructor line avx.sinc:2489(id0.1802) printpiece=[VPSLLQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1802 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F3:XX:XX:XX)

Line ia.sinc:1509 :^instruction is instrPhase=0 & over=0xf3; instruction     [ repprefx=1; ] {}
0: Constructor line ia.sinc:1509(id0.9) printpiece=[ A]
Pattern id=9 pattern=cmb:(ctx:SS:SS:SS:X[xxx0]:XX:XX:XX,ins:F3:XX:XX:XX)

Line avx2.sinc:674 :VPSLLQ YmmReg1, vexVVVV_YmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF3; YmmReg1 ... & XmmReg2_m128
{
	YmmReg1 = vpsllq_avx2( vexVVVV_YmmReg, XmmReg2_m128 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
1: Constructor line avx2.sinc:674(id0.2009) printpiece=[VPSLLQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2009 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F3:XX:XX:XX)

Line ia.sinc:2693 :HLT            is vexMode=0 & byte=0xf4                        { goto inst_start; }
0: Constructor line ia.sinc:2693(id0.179) printpiece=[HLT]
Pattern id=179 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F4:XX:XX:XX)

Line avx.sinc:2362 :VPMULUDQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF4; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmuludq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2362(id0.1787) printpiece=[VPMULUDQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1787 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F4:XX:XX:XX)

Line avx2.sinc:559 :VPMULUDQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF4; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmuludq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:559(id0.1994) printpiece=[VPMULUDQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1994 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F4:XX:XX:XX)

Line ia.sinc:2189 :CMC			is vexMode=0 & byte=0xf5						{ CF = CF==0; }
0: Constructor line ia.sinc:2189(id0.131) printpiece=[CMC]
Pattern id=131 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F5:XX:XX:XX)

Line bmi2.sinc:6 :BZHI Reg32, rm32, vexVVVV_r32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf5; Reg32 ... & check_Reg32_dest ... & rm32
{
  indexTmp:1 = vexVVVV_r32:1;

  # saturate index amount to 32; operand size or higher does not clear any bits
  shift:1 = (indexTmp <= 32) * (32 - indexTmp);

  # clear the upper bits
  Reg32 = (rm32 << shift) >> shift;
  build check_Reg32_dest;

  ZF = (Reg32 == 0);
  SF = (Reg32 s< 0);
  CF = indexTmp > 31;
  OF = 0;
  # AF and PF are undefined
}
0: Constructor line bmi2.sinc:6(id0.2122) printpiece=[BZHI,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2122 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F5:XX:XX:XX)

Line avx.sinc:2083 :VPMADDWD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF5; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpmaddwd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2083(id0.1756) printpiece=[VPMADDWD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1756 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F5:XX:XX:XX)

Line avx2.sinc:311 :VPMADDWD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF5; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpmaddwd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:311(id0.1963) printpiece=[VPMADDWD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1963 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F5:XX:XX:XX)

Line bmi2.sinc:111 :PEXT Reg32, vexVVVV_r32, rm32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_F3) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf5; Reg32 ... & check_Reg32_dest ... & rm32
{
  indexTmp:4 = 0x80000000;
  resultTmp:4 = 0;

 <loop>
  maskBit:4 = rm32 & indexTmp;

  if (maskBit == 0) goto <nextMaskBit>;
  resultTmp = (resultTmp << 1) | zext((maskBit & vexVVVV_r32) != 0);

 <nextMaskBit>
  indexTmp = indexTmp >> 1;
  if (indexTmp != 0) goto <loop>;

  build check_Reg32_dest;
  Reg32 = resultTmp;
}
0: Constructor line bmi2.sinc:111(id0.2125) printpiece=[PEXT,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2125 pattern=cmb:(ctx:SS:X4:X[10xx]:[xx00][010x]:XX,ins:F5:XX:XX:XX)

Line bmi2.sinc:65 :PDEP Reg32, vexVVVV_r32, rm32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_F2) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf5; Reg32 ... & check_Reg32_dest ... & rm32
{
  sourceTmp:4 = vexVVVV_r32;

  indexTmp:4 = 1;
  resultTmp:4 = 0;

 <loop>
  maskBit:4 = rm32 & indexTmp;

  if (maskBit == 0) goto <nextMaskBit>;
  resultTmp = resultTmp | (maskBit * (sourceTmp & 1));
  sourceTmp = sourceTmp >> 1;

 <nextMaskBit>
  indexTmp = indexTmp << 1;
  if (indexTmp != 0) goto <loop>;

  Reg32 = resultTmp;
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:65(id0.2124) printpiece=[PDEP,  ,  B, ,,  ,  A, ,,  ,  D]
Pattern id=2124 pattern=cmb:(ctx:SS:X8:X[10xx]:[xx00][010x]:XX,ins:F5:XX:XX:XX)

Line ia.sinc:3840 :TEST  spec_rm8,imm8     is vexMode=0 & byte=0xF6;  spec_rm8 & (reg_opcode=0 | reg_opcode=1) ... ; imm8        { logicalflags(); local tmp =  spec_rm8 & imm8;  resultflags(tmp); }
0: Constructor line ia.sinc:3840(id0.591) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=591 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx00][0xxx]:XX:XX)

Line ia.sinc:3840 :TEST  spec_rm8,imm8     is vexMode=0 & byte=0xF6;  spec_rm8 & (reg_opcode=0 | reg_opcode=1) ... ; imm8        { logicalflags(); local tmp =  spec_rm8 & imm8;  resultflags(tmp); }
0: Constructor line ia.sinc:3840(id0.591) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=591 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx00][1xxx]:XX:XX)

Line ia.sinc:3219 :NOT rm8       is vexMode=0 & byte=0xf6; rm8 & reg_opcode=2 ...         {  rm8 =  ~rm8; }
0: Constructor line ia.sinc:3219(id0.337) printpiece=[NOT,  ,  A]
Pattern id=337 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx01][0xxx]:XX:XX)

Line ia.sinc:3203 :NEG rm8       is vexMode=0 & byte=0xf6; rm8 & reg_opcode=3 ...         { negflags(rm8);   rm8 =  -rm8; resultflags(rm8 ); }
0: Constructor line ia.sinc:3203(id0.326) printpiece=[NEG,  ,  A]
Pattern id=326 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx01][1xxx]:XX:XX)

Line ia.sinc:3191 :MUL rm8        is vexMode=0 & byte=0xf6; rm8 & reg_opcode=4 ...            { AX=zext(AL)*zext(rm8); multflags(AH); }
0: Constructor line ia.sinc:3191(id0.319) printpiece=[MUL,  ,  A]
Pattern id=319 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx10][0xxx]:XX:XX)

Line ia.sinc:2723 :IMUL             rm8   is vexMode=0 & byte=0xf6; rm8 & reg_opcode=5 ...            { AX = sext(AL) * sext(rm8); imultflags(AL,AX); }    
0: Constructor line ia.sinc:2723(id0.183) printpiece=[IMUL,  ,  A]
Pattern id=183 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx10][1xxx]:XX:XX)

Line ia.sinc:2435 :DIV rm8        is vexMode=0 & byte=0xf6; rm8 & reg_opcode=6 ...            { rm8ext:2 = zext(rm8);
                                                  local quotient = AX / rm8ext;  # DE exception if quotient doesn't fit in AL
                                                  local rem      = AX % rm8ext;
                                                  AL = quotient:1;
                                                  AH = rem:1; }
0: Constructor line ia.sinc:2435(id0.167) printpiece=[DIV,  ,  A]
Pattern id=167 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx11][0xxx]:XX:XX)

Line ia.sinc:2695 :IDIV rm8       is vexMode=0 & byte=0xf6;  rm8 & reg_opcode=7 ...           { rm8ext:2 = sext(rm8);
                                                  local quotient = AX s/ rm8ext;  # DE exception if quotient doesn't fit in AL
                                                  local rem = AX s% rm8ext;
                                                  AL = quotient:1;
                                                  AH = rem:1; }
0: Constructor line ia.sinc:2695(id0.180) printpiece=[IDIV,  ,  A]
Pattern id=180 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F6:[xx11][1xxx]:XX:XX)

Line avx.sinc:2380 :VPSADBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF6; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsadbw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2380(id0.1789) printpiece=[VPSADBW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1789 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F6:XX:XX:XX)

Line avx2.sinc:575 :VPSADBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF6; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsadbw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:575(id0.1996) printpiece=[VPSADBW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1996 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F6:XX:XX:XX)

Line bmi2.sinc:44 :MULX Reg32, vexVVVV_r32, rm32 is $(VEX_NDD) & $(VEX_LZ) & $(VEX_PRE_F2) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf6; Reg32 ... & check_Reg32_dest ... &  check_vexVVVV_r32_dest ... & rm32
{
  temp:8 = zext(EDX) * zext(rm32);

  vexVVVV_r32 = temp:4;
  build check_vexVVVV_r32_dest;
  Reg32 = temp(4);
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:44(id0.2123) printpiece=[MULX,  ,  B, ,,  ,  A, ,,  ,  E]
Pattern id=2123 pattern=cmb:(ctx:SS:X8:X[10xx]:[xx00][010x]:XX,ins:F6:XX:XX:XX)

Line ia.sinc:3841 :TEST spec_rm16,imm16    is vexMode=0 & opsize=0; byte=0xF7; spec_rm16 & (reg_opcode=0 | reg_opcode=1) ... ; imm16 { logicalflags(); local tmp = spec_rm16 & imm16; resultflags(tmp); }
0: Constructor line ia.sinc:3841(id0.592) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=592 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx00][0xxx]:XX:XX)

Line ia.sinc:3842 :TEST spec_rm32,imm32    is vexMode=0 & opsize=1; byte=0xF7; spec_rm32 & (reg_opcode=0 | reg_opcode=1) ... ; imm32 { logicalflags(); local tmp = spec_rm32 & imm32; resultflags(tmp); }
0: Constructor line ia.sinc:3842(id0.593) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=593 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx00][0xxx]:XX:XX)

Line ia.sinc:3841 :TEST spec_rm16,imm16    is vexMode=0 & opsize=0; byte=0xF7; spec_rm16 & (reg_opcode=0 | reg_opcode=1) ... ; imm16 { logicalflags(); local tmp = spec_rm16 & imm16; resultflags(tmp); }
0: Constructor line ia.sinc:3841(id0.592) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=592 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx00][1xxx]:XX:XX)

Line ia.sinc:3842 :TEST spec_rm32,imm32    is vexMode=0 & opsize=1; byte=0xF7; spec_rm32 & (reg_opcode=0 | reg_opcode=1) ... ; imm32 { logicalflags(); local tmp = spec_rm32 & imm32; resultflags(tmp); }
0: Constructor line ia.sinc:3842(id0.593) printpiece=[TEST,  ,  A, ,,  B]
Pattern id=593 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx00][1xxx]:XX:XX)

Line ia.sinc:3220 :NOT rm16      is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=2 ... { rm16 = ~rm16; }
0: Constructor line ia.sinc:3220(id0.338) printpiece=[NOT,  ,  A]
Pattern id=338 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx01][0xxx]:XX:XX)

Line ia.sinc:3221 :NOT rm32      is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_rm32_dest ... & reg_opcode=2 ... { rm32 = ~rm32; build check_rm32_dest;}
0: Constructor line ia.sinc:3221(id0.339) printpiece=[NOT,  ,  A]
Pattern id=339 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx01][0xxx]:XX:XX)

Line ia.sinc:3204 :NEG rm16      is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=3 ... { negflags(rm16); rm16 = -rm16; resultflags(rm16); }
0: Constructor line ia.sinc:3204(id0.327) printpiece=[NEG,  ,  A]
Pattern id=327 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx01][1xxx]:XX:XX)

Line ia.sinc:3205 :NEG rm32      is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_rm32_dest ... & reg_opcode=3 ... { negflags(rm32); rm32 = -rm32; resultflags(rm32); build check_rm32_dest;}
0: Constructor line ia.sinc:3205(id0.328) printpiece=[NEG,  ,  A]
Pattern id=328 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx01][1xxx]:XX:XX)

Line ia.sinc:3192 :MUL rm16       is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=4 ...    { tmp:4=zext(AX)*zext(rm16); DX=tmp(2); AX=tmp(0); multflags(DX); }
0: Constructor line ia.sinc:3192(id0.320) printpiece=[MUL,  ,  A]
Pattern id=320 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx10][0xxx]:XX:XX)

Line ia.sinc:3193 :MUL rm32       is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_EAX_dest ... & check_EDX_dest ... & reg_opcode=4 ...    { tmp:8=zext(EAX)*zext(rm32); EDX=tmp(4); build check_EDX_dest; multflags(EDX);  EAX=tmp(0); build check_EAX_dest;  }
0: Constructor line ia.sinc:3193(id0.321) printpiece=[MUL,  ,  A]
Pattern id=321 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx10][0xxx]:XX:XX)

Line ia.sinc:2724 :IMUL            rm16   is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=5 ...    { tmp:4 = sext(AX) * sext(rm16);
                                          DX = tmp(2); AX = tmp(0); imultflags(AX,tmp); }
0: Constructor line ia.sinc:2724(id0.184) printpiece=[IMUL,  ,  A]
Pattern id=184 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx10][1xxx]:XX:XX)

Line ia.sinc:2726 :IMUL            rm32   is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_EAX_dest ... & check_EDX_dest ... & reg_opcode=5 ...    { tmp:8 = sext(EAX) * sext(rm32);
                                          EDX = tmp(4); build check_EDX_dest; EAX = tmp(0); build check_EAX_dest; imultflags(EAX,tmp); }
0: Constructor line ia.sinc:2726(id0.185) printpiece=[IMUL,  ,  A]
Pattern id=185 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx10][1xxx]:XX:XX)

Line ia.sinc:2440 :DIV rm16       is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=6 ...    { rm16ext:4 = zext(rm16);
                                                  tmp:4 = (zext(DX) << 16) | zext(AX);   # DE exception if quotient doesn't fit in AX
                                                  local quotient = tmp / rm16ext;
                                                  AX = quotient:2;
                                                  local rem = tmp % rm16ext;
                                                  DX = rem:2; }
0: Constructor line ia.sinc:2440(id0.168) printpiece=[DIV,  ,  A]
Pattern id=168 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx11][0xxx]:XX:XX)

Line ia.sinc:2446 :DIV rm32       is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_EDX_dest ... & check_EAX_dest ... & reg_opcode=6 ...    { rm32ext:8 = zext(rm32);
                                                  tmp:8 = (zext(EDX) << 32) | zext(EAX); # DE exception if quotient doesn't fit in EAX
                                                  local quotient = tmp / rm32ext;
                                                  EAX = quotient:4;
                                                  build check_EAX_dest;
                                                  local rem = tmp % rm32ext;
                                                  EDX = rem:4;
                                                  build check_EDX_dest; }
0: Constructor line ia.sinc:2446(id0.169) printpiece=[DIV,  ,  A]
Pattern id=169 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx11][0xxx]:XX:XX)

Line ia.sinc:2700 :IDIV rm16      is vexMode=0 & opsize=0 & byte=0xf7; rm16 & reg_opcode=7 ...    { rm16ext:4 = sext(rm16);
                                                  tmp:4 = (zext(DX) << 16) | zext(AX);   # DE exception if quotient doesn't fit in AX
                                                  local quotient = tmp s/ rm16ext;
                                                  AX = quotient:2;
                                                  local rem = tmp s% rm16ext;
                                                  DX = rem:2; }
0: Constructor line ia.sinc:2700(id0.181) printpiece=[IDIV,  ,  A]
Pattern id=181 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:F7:[xx11][1xxx]:XX:XX)

Line ia.sinc:2706 :IDIV rm32      is vexMode=0 & opsize=1 & byte=0xf7; rm32 & check_EAX_dest ... & check_EDX_dest ... & reg_opcode=7 ...    { rm32ext:8 = sext(rm32);
                                                  tmp:8 = (zext(EDX) << 32) | zext(EAX); # DE exception if quotient doesn't fit in EAX
                                                  local quotient = tmp s/ rm32ext;
                                                  EAX = quotient:4;
                                                  build check_EAX_dest;
                                                  local rem = tmp s% rm32ext;
                                                  EDX = rem:4; 
                                                  build check_EDX_dest; }
0: Constructor line ia.sinc:2706(id0.182) printpiece=[IDIV,  ,  A]
Pattern id=182 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:F7:[xx11][1xxx]:XX:XX)

Line bmi1.sinc:34 :BEXTR Reg32, rm32, vexVVVV_r32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_NONE) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf7; Reg32 ... & check_Reg32_dest ... & rm32
{
  sourceTmp:1 = vexVVVV_r32[0,8];
  lengthTmp:1 = vexVVVV_r32[8,8];

  Reg32 = (rm32 >> sourceTmp) & ((1 << lengthTmp) - 1);
  build check_Reg32_dest;

  ZF = (Reg32 == 0);
  OF = 0;
  CF = 0;
  # AF, SF, and PF are undefined
}
0: Constructor line bmi1.sinc:34(id0.2116) printpiece=[BEXTR,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2116 pattern=cmb:(ctx:SS:X0:X[10xx]:[xx00][010x]:XX,ins:F7:XX:XX:XX)

Line avx.sinc:1011 :VMASKMOVDQU XmmReg1, XmmReg2 is $(VEX_NONE) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG); byte=0xF7; XmmReg1 & (mod=0x3 & XmmReg2)
{
	vmaskmovdqu_avx( XmmReg1, XmmReg2 );
	# TODO missing destination or side effects
}
0: Constructor line avx.sinc:1011(id0.1633) printpiece=[VMASKMOVDQU,  ,  B, ,,  ,  C]
Pattern id=1633 pattern=cmb:(ctx:SS:X[001x]:X8:0[001x]:XX,ins:F7:[11xx]X:XX:XX)

Line bmi2.sinc:183 :SHLX Reg32, rm32, vexVVVV_r32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_66) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf7; Reg32 ... & check_Reg32_dest ... & rm32
{
  Reg32 = rm32 << (vexVVVV_r32 & 0x0000001F);
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:183(id0.2128) printpiece=[SHLX,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2128 pattern=cmb:(ctx:SS:X2:X[10xx]:[xx00][010x]:XX,ins:F7:XX:XX:XX)

Line bmi2.sinc:169 :SARX Reg32, rm32, vexVVVV_r32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_F3) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf7; Reg32 ... & check_Reg32_dest ... & rm32
{
  Reg32 = rm32 s>> (vexVVVV_r32 & 0x0000001F);
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:169(id0.2127) printpiece=[SARX,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2127 pattern=cmb:(ctx:SS:X4:X[10xx]:[xx00][010x]:XX,ins:F7:XX:XX:XX)

Line bmi2.sinc:197 :SHRX Reg32, rm32, vexVVVV_r32 is $(VEX_NDS) & $(VEX_LZ) & $(VEX_PRE_F2) & $(VEX_0F38) & $(VEX_W0) & vexVVVV_r32; byte=0xf7; Reg32 ... & check_Reg32_dest ... & rm32
{
  Reg32 = rm32 >> (vexVVVV_r32 & 0x0000001F);
  build check_Reg32_dest;
}
0: Constructor line bmi2.sinc:197(id0.2129) printpiece=[SHRX,  ,  B, ,,  ,  D, ,,  ,  A]
Pattern id=2129 pattern=cmb:(ctx:SS:X8:X[10xx]:[xx00][010x]:XX,ins:F7:XX:XX:XX)

Line ia.sinc:2170 :CLC			is vexMode=0 & byte=0xf8						{ CF = 0; }
0: Constructor line ia.sinc:2170(id0.124) printpiece=[CLC]
Pattern id=124 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F8:XX:XX:XX)

Line avx.sinc:2586 :VPSUBB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF8; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2586(id0.1815) printpiece=[VPSUBB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1815 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F8:XX:XX:XX)

Line avx2.sinc:765 :VPSUBB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF8; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:765(id0.2022) printpiece=[VPSUBB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2022 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F8:XX:XX:XX)

Line ia.sinc:3764 :STC            is vexMode=0 & byte=0xf9                        { CF = 1; }
0: Constructor line ia.sinc:3764(id0.559) printpiece=[STC]
Pattern id=559 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:F9:XX:XX:XX)

Line avx.sinc:2595 :VPSUBW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xF9; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2595(id0.1816) printpiece=[VPSUBW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1816 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:F9:XX:XX:XX)

Line avx2.sinc:773 :VPSUBW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xF9; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:773(id0.2023) printpiece=[VPSUBW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2023 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:F9:XX:XX:XX)

Line ia.sinc:2176 :CLI			is vexMode=0 & byte=0xfa						{ IF = 0; }
0: Constructor line ia.sinc:2176(id0.127) printpiece=[CLI]
Pattern id=127 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FA:XX:XX:XX)

Line avx.sinc:2604 :VPSUBD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xFA; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2604(id0.1817) printpiece=[VPSUBD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1817 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:FA:XX:XX:XX)

Line avx2.sinc:781 :VPSUBD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xFA; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:781(id0.2024) printpiece=[VPSUBD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2024 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:FA:XX:XX:XX)

Line ia.sinc:3770 :STI            is vexMode=0 & byte=0xfb                        { IF = 1; }
0: Constructor line ia.sinc:3770(id0.562) printpiece=[STI]
Pattern id=562 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FB:XX:XX:XX)

Line avx.sinc:2613 :VPSUBQ XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xFB; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpsubq_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:2613(id0.1818) printpiece=[VPSUBQ,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1818 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:FB:XX:XX:XX)

Line avx2.sinc:789 :VPSUBQ YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xFB; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpsubq_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:789(id0.2025) printpiece=[VPSUBQ,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=2025 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:FB:XX:XX:XX)

Line ia.sinc:2171 :CLD			is vexMode=0 & byte=0xfc						{ DF = 0; }
0: Constructor line ia.sinc:2171(id0.125) printpiece=[CLD]
Pattern id=125 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FC:XX:XX:XX)

Line avx.sinc:1701 :VPADDB XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xFC; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddb_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1701(id0.1715) printpiece=[VPADDB,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1715 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:FC:XX:XX:XX)

Line avx2.sinc:79 :VPADDB YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xFC; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddb_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:79(id0.1934) printpiece=[VPADDB,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1934 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:FC:XX:XX:XX)

Line ia.sinc:3765 :STD            is vexMode=0 & byte=0xfd                        { DF = 1; }
0: Constructor line ia.sinc:3765(id0.560) printpiece=[STD]
Pattern id=560 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FD:XX:XX:XX)

Line avx.sinc:1710 :VPADDW XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xFD; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddw_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1710(id0.1716) printpiece=[VPADDW,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1716 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:FD:XX:XX:XX)

Line avx2.sinc:87 :VPADDW YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xFD; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddw_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:87(id0.1935) printpiece=[VPADDW,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1935 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:FD:XX:XX:XX)

Line ia.sinc:2779 :INC  spec_rm8		is vexMode=0 & byte=0xfe;  spec_rm8 & reg_opcode=0 ...			{ OF = scarry(spec_rm8,1);   spec_rm8 =  spec_rm8 + 1; resultflags( spec_rm8); }
0: Constructor line ia.sinc:2779(id0.198) printpiece=[INC,  ,  A]
Pattern id=198 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FE:[xx00][0xxx]:XX:XX)

Line ia.sinc:2425 :DEC spec_rm8       is vexMode=0 & byte=0xfe; spec_rm8 & reg_opcode=1 ...         { OF = sborrow(spec_rm8,1);   spec_rm8 =  spec_rm8 - 1; resultflags( spec_rm8); }
0: Constructor line ia.sinc:2425(id0.162) printpiece=[DEC,  ,  A]
Pattern id=162 pattern=cmb:(ctx:SS:SS:X[0xxx]:XX:XX:XX,ins:FE:[xx00][1xxx]:XX:XX)

Line avx.sinc:1719 :VPADDD XmmReg1, vexVVVV_XmmReg, XmmReg2_m128 is $(VEX_NDS) & $(VEX_L128) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_XmmReg; byte=0xFE; (XmmReg1 & YmmReg1) ... & XmmReg2_m128
{
	local tmp:16 = vpaddd_avx( vexVVVV_XmmReg, XmmReg2_m128 );
	YmmReg1 = zext(tmp);
	# TODO ZmmReg1 = zext(XmmReg1)
}
0: Constructor line avx.sinc:1719(id0.1717) printpiece=[VPADDD,  ,  C, ,,  ,  B, ,,  ,  E]
Pattern id=1717 pattern=cmb:(ctx:SS:X[001x]:X[10xx]:[xx00][001x]:XX,ins:FE:XX:XX:XX)

Line avx2.sinc:95 :VPADDD YmmReg1, vexVVVV_YmmReg, YmmReg2_m256 is $(VEX_NDS) & $(VEX_L256) & $(VEX_PRE_66) & $(VEX_0F) & $(VEX_WIG) & vexVVVV_YmmReg; byte=0xFE; YmmReg1 ... & YmmReg2_m256
{
	YmmReg1 = vpaddd_avx2( vexVVVV_YmmReg, YmmReg2_m256 );
	# TODO ZmmReg1 = zext(YmmReg1)
}
0: Constructor line avx2.sinc:95(id0.1936) printpiece=[VPADDD,  ,  C, ,,  ,  B, ,,  ,  D]
Pattern id=1936 pattern=cmb:(ctx:SS:X[001x]:X[11xx]:[xx00][001x]:XX,ins:FE:XX:XX:XX)

Line ia.sinc:2780 :INC spec_rm16		is vexMode=0 & opsize=0 & byte=0xff; spec_rm16 & reg_opcode=0 ...	{ OF = scarry(spec_rm16,1); spec_rm16 = spec_rm16 + 1; resultflags(spec_rm16); }
0: Constructor line ia.sinc:2780(id0.199) printpiece=[INC,  ,  A]
Pattern id=199 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:FF:[xx00][0xxx]:XX:XX)

Line ia.sinc:2781 :INC spec_rm32		is vexMode=0 & opsize=1 & byte=0xff; spec_rm32 & check_rm32_dest ... & reg_opcode=0 ...	{ OF = scarry(spec_rm32,1); spec_rm32 = spec_rm32 + 1; build check_rm32_dest; resultflags(spec_rm32); }
0: Constructor line ia.sinc:2781(id0.200) printpiece=[INC,  ,  A]
Pattern id=200 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:FF:[xx00][0xxx]:XX:XX)

Line ia.sinc:2426 :DEC spec_rm16      is vexMode=0 & opsize=0 & byte=0xff; spec_rm16 & reg_opcode=1 ... { OF = sborrow(spec_rm16,1); spec_rm16 = spec_rm16 - 1; resultflags(spec_rm16); }
0: Constructor line ia.sinc:2426(id0.163) printpiece=[DEC,  ,  A]
Pattern id=163 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:FF:[xx00][1xxx]:XX:XX)

Line ia.sinc:2427 :DEC spec_rm32      is vexMode=0 & opsize=1 & byte=0xff; spec_rm32 & check_rm32_dest ... & reg_opcode=1 ... { OF = sborrow(spec_rm32,1); spec_rm32 = spec_rm32 - 1; build check_rm32_dest; resultflags(spec_rm32); }
0: Constructor line ia.sinc:2427(id0.164) printpiece=[DEC,  ,  A]
Pattern id=164 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:FF:[xx00][1xxx]:XX:XX)

Line ia.sinc:2118 :CALL rm16	    is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=0 & byte=0xff & currentCS; rm16 & reg_opcode=2 ...	{ local dest:4 = segment(currentCS,rm16); push22(&:2 inst_next); call [dest]; }
0: Constructor line ia.sinc:2118(id0.106) printpiece=[CALL,  ,  B]
Pattern id=106 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:FF:[xx01][0xxx]:XX:XX)

Line ia.sinc:2124 :CALL rm32      is $(LONGMODE_OFF) & vexMode=0 & addrsize=0 & opsize=1 & byte=0xff; rm32 & reg_opcode=2 ...   { local dest:4 = rm32; push24(&:4 inst_next); call [dest]; }
0: Constructor line ia.sinc:2124(id0.108) printpiece=[CALL,  ,  A]
Pattern id=108 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:FF:[xx01][0xxx]:XX:XX)

Line ia.sinc:2119 :CALL rm16      is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=0 & byte=0xff; rm16 & reg_opcode=2 ...   { local dest:2 = rm16; push42(&:2 inst_next); call [dest]; }
0: Constructor line ia.sinc:2119(id0.107) printpiece=[CALL,  ,  A]
Pattern id=107 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:FF:[xx01][0xxx]:XX:XX)

Line ia.sinc:2125 :CALL rm32      is $(LONGMODE_OFF) & vexMode=0 & addrsize=1 & opsize=1 & byte=0xff; rm32 & reg_opcode=2 ...   { local dest:4 = rm32; push44(&:4 inst_next); call [dest]; }
0: Constructor line ia.sinc:2125(id0.109) printpiece=[CALL,  ,  A]
Pattern id=109 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:FF:[xx01][0xxx]:XX:XX)

Line ia.sinc:2135 :CALLF addr16       is vexMode=0 & addrsize=0 & opsize=0 & byte=0xff; addr16 & reg_opcode=3 ... { local ptr:$(SIZE) = segment(DS,addr16); local addrptr:$(SIZE) = segment(*:2 (ptr+2),*:2 ptr);
                                                                                                  push22(CS); push22(&:2 inst_next); call [addrptr]; }
0: Constructor line ia.sinc:2135(id0.114) printpiece=[CALLF,  ,  A]
Pattern id=114 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:FF:[xx01][1xxx]:XX:XX)

Line ia.sinc:2143 :CALLF addr16       is vexMode=0 & addrsize=0 & opsize=1 & byte=0xff; addr16 & reg_opcode=3 ... { local dest:2 = addr16; push22(CS); push24(&:4 inst_next); call [dest]; }
0: Constructor line ia.sinc:2143(id0.116) printpiece=[CALLF,  ,  A]
Pattern id=116 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:FF:[xx01][1xxx]:XX:XX)

Line ia.sinc:2137 :CALLF addr32       is vexMode=0 & addrsize=1 & opsize=0 & byte=0xff; addr32 & reg_opcode=3 ... { local dest:4 = addr32; push42(CS); push42(&:2 inst_next); call [dest]; }
0: Constructor line ia.sinc:2137(id0.115) printpiece=[CALLF,  ,  A]
Pattern id=115 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:FF:[xx01][1xxx]:XX:XX)

Line ia.sinc:2144 :CALLF addr32       is vexMode=0 & addrsize=1 & opsize=1 & byte=0xff; addr32 & reg_opcode=3 ... { local dest:4 = addr32; push42(CS); push44(&:4 inst_next); call [dest]; }
0: Constructor line ia.sinc:2144(id0.117) printpiece=[CALLF,  ,  A]
Pattern id=117 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:FF:[xx01][1xxx]:XX:XX)

Line ia.sinc:2852 :JMP rm16	is vexMode=0 & addrsize=0 & opsize=0 & byte=0xff & currentCS; rm16 & reg_opcode=4 ...	{ target:4 = segment(currentCS,rm16); goto [target]; }
0: Constructor line ia.sinc:2852(id0.230) printpiece=[JMP,  ,  B]
Pattern id=230 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:FF:[xx10][0xxx]:XX:XX)

Line ia.sinc:2853 :JMP rm16	is vexMode=0 & addrsize=1 & opsize=0 & byte=0xff; rm16 & reg_opcode=4 ...	{ goto [rm16]; }
0: Constructor line ia.sinc:2853(id0.231) printpiece=[JMP,  ,  A]
Pattern id=231 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:FF:[xx10][0xxx]:XX:XX)

Line ia.sinc:2854 :JMP rm32       is vexMode=0 & addrsize=1 & opsize=1 & byte=0xff; rm32 & reg_opcode=4 ...    { goto [rm32]; }
0: Constructor line ia.sinc:2854(id0.232) printpiece=[JMP,  ,  A]
Pattern id=232 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:FF:[xx10][0xxx]:XX:XX)

Line ia.sinc:2861 :JMPF Mem       is vexMode=0 & opsize=0 & byte=0xff; Mem & reg_opcode=5 ...     { target:$(SIZE) = zext(*:2 Mem); goto [target]; }
0: Constructor line ia.sinc:2861(id0.235) printpiece=[JMPF,  ,  A]
Pattern id=235 pattern=cmb:(ctx:X[xx00]:XX:X[0xxx]:XX,ins:FF:[xx10][1xxx]:XX:XX)

Line ia.sinc:2862 :JMPF Mem       is vexMode=0 & opsize=1 & byte=0xff; Mem & reg_opcode=5 ...     {
@ifdef IA64
    target:$(SIZE) = zext(*:4 Mem);
@else
    target:$(SIZE) = *:4 Mem;
@endif
    goto [target];
}
0: Constructor line ia.sinc:2862(id0.236) printpiece=[JMPF,  ,  A]
Pattern id=236 pattern=cmb:(ctx:X[xx01]:XX:X[0xxx]:XX,ins:FF:[xx10][1xxx]:XX:XX)

Line ia.sinc:3333 :PUSH rm16      is vexMode=0 & addrsize=0 & opsize=0 & byte=0xff; rm16 & reg_opcode=6 ... { push22(rm16); }
0: Constructor line ia.sinc:3333(id0.400) printpiece=[PUSH,  ,  A]
Pattern id=400 pattern=cmb:(ctx:X[x000]:XX:X[0xxx]:XX,ins:FF:[xx11][0xxx]:XX:XX)

Line ia.sinc:3335 :PUSH rm32      is vexMode=0 & addrsize=0 & opsize=1 & byte=0xff; rm32 & reg_opcode=6 ... { push24(rm32); }
0: Constructor line ia.sinc:3335(id0.402) printpiece=[PUSH,  ,  A]
Pattern id=402 pattern=cmb:(ctx:X[x001]:XX:X[0xxx]:XX,ins:FF:[xx11][0xxx]:XX:XX)

Line ia.sinc:3334 :PUSH rm16      is vexMode=0 & addrsize=1 & opsize=0 & byte=0xff; rm16 & reg_opcode=6 ... { push42(rm16); }
0: Constructor line ia.sinc:3334(id0.401) printpiece=[PUSH,  ,  A]
Pattern id=401 pattern=cmb:(ctx:X[x100]:XX:X[0xxx]:XX,ins:FF:[xx11][0xxx]:XX:XX)

Line ia.sinc:3336 :PUSH rm32      is vexMode=0 & addrsize=1 & opsize=1 & byte=0xff; rm32 & reg_opcode=6 ... { push44(rm32); }
0: Constructor line ia.sinc:3336(id0.403) printpiece=[PUSH,  ,  A]
Pattern id=403 pattern=cmb:(ctx:X[x101]:XX:X[0xxx]:XX,ins:FF:[xx11][0xxx]:XX:XX)

Line ia.sinc:622 Reg8:   reg8        is reg8                              { export reg8; }
0: Constructor line ia.sinc:622(id968.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:623 Reg16:  reg16       is reg16                             { export reg16; }
0: Constructor line ia.sinc:623(id970.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:624 Reg32:  reg32       is reg32                             { export reg32; }
0: Constructor line ia.sinc:624(id972.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:625 Rmr8:   r8          is r8                                { export r8; }
0: Constructor line ia.sinc:625(id974.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:626 CRmr8:  r8          is r8                                { export r8; }
0: Constructor line ia.sinc:626(id976.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:627 Rmr16:  r16         is r16                               { export r16; }
0: Constructor line ia.sinc:627(id978.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:628 CRmr16: r16         is r16                               { export r16; }
0: Constructor line ia.sinc:628(id980.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:629 Rmr32:  r32         is r32                               { export r32; }
0: Constructor line ia.sinc:629(id982.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:630 CRmr32: r32         is r32                               { export r32; }
0: Constructor line ia.sinc:630(id984.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:631 Base:   base        is base                              { export base; }
0: Constructor line ia.sinc:631(id986.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:632 Index:  index       is index                             { export index; }
0: Constructor line ia.sinc:632(id988.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:633 XmmReg:   xmmreg    is xmmreg                            { export xmmreg; }
0: Constructor line ia.sinc:633(id990.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:634 XmmReg1:  xmmreg1   is xmmreg1                           { export xmmreg1; }
0: Constructor line ia.sinc:634(id992.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:635 XmmReg2:  xmmreg2   is xmmreg2                           { export xmmreg2; }
0: Constructor line ia.sinc:635(id994.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:636 YmmReg1:  ymmreg1   is ymmreg1                           { export ymmreg1; }
0: Constructor line ia.sinc:636(id996.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:637 YmmReg2:  ymmreg2   is ymmreg2                           { export ymmreg2; }
0: Constructor line ia.sinc:637(id998.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:638 Xmm_vsib:  xmm_vsib       is xmm_vsib                    { export xmm_vsib; }
0: Constructor line ia.sinc:638(id1000.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:639 Ymm_vsib:  ymm_vsib       is ymm_vsib                    { export ymm_vsib; }
0: Constructor line ia.sinc:639(id1002.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:644 simm8_16: simm8 is simm8 { export *[const]:2 simm8; }
0: Constructor line ia.sinc:644(id1004.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:645 simm8_32: simm8 is simm8 { export *[const]:4 simm8; }
0: Constructor line ia.sinc:645(id1006.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:649 simm16_16: simm16 is simm16 { export *[const]:2 simm16; }
0: Constructor line ia.sinc:649(id1008.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:650 simm32_32: simm32 is simm32 { export *[const]:4 simm32; }
0: Constructor line ia.sinc:650(id1010.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:656 usimm8_16: imm8 is imm8 & imm8_7=0 { export *[const]:2 imm8; }
0: Constructor line ia.sinc:656(id1012.0) printpiece=[ A]
Pattern id=0 pattern=ins:[0xxx]X:XX:XX:XX

Line ia.sinc:657 usimm8_16: val is imm8 & imm8_7=1 [ val = 0xff00 | imm8; ] { export *[const]:2 val; }
0: Constructor line ia.sinc:657(id1012.1) printpiece=[ B]
Pattern id=1 pattern=ins:[1xxx]X:XX:XX:XX

Line ia.sinc:658 usimm8_32: imm8 is imm8 & imm8_7=0 { export *[const]:4 imm8; }
0: Constructor line ia.sinc:658(id1016.0) printpiece=[ A]
Pattern id=0 pattern=ins:[0xxx]X:XX:XX:XX

Line ia.sinc:659 usimm8_32: val is imm8 & imm8_7=1 [ val = 0xffffff00 | imm8; ] { export *[const]:4 val; }
0: Constructor line ia.sinc:659(id1016.1) printpiece=[ B]
Pattern id=1 pattern=ins:[1xxx]X:XX:XX:XX

Line ia.sinc:673 addr16: [BX + SI]		is mod=0 & r_m=0 & BX & SI		{ local tmp=BX+SI; export tmp; }
0: Constructor line ia.sinc:673(id1020.0) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=0 pattern=ins:[00xx][x000]:XX:XX:XX

Line ia.sinc:681 addr16: [BX + SI + simm8_16]   is mod=1 & r_m=0 & BX & SI; simm8_16   { local tmp=BX+SI+simm8_16; export tmp; }
0: Constructor line ia.sinc:681(id1020.8) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=8 pattern=ins:[01xx][x000]:XX:XX:XX

Line ia.sinc:689 addr16: [BX + SI + imm16]   is mod=2 & r_m=0 & BX & SI; imm16   { local tmp=BX+SI+imm16; export tmp; }
0: Constructor line ia.sinc:689(id1020.16) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=16 pattern=ins:[10xx][x000]:XX:XX:XX

Line ia.sinc:674 addr16: [BX + DI]		is mod=0 & r_m=1 & BX & DI		{ local tmp=BX+DI; export tmp; }
0: Constructor line ia.sinc:674(id1020.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[00xx][x001]:XX:XX:XX

Line ia.sinc:682 addr16: [BX + DI + simm8_16]   is mod=1 & r_m=1 & BX & DI; simm8_16   { local tmp=BX+DI+simm8_16; export tmp; }
0: Constructor line ia.sinc:682(id1020.9) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=9 pattern=ins:[01xx][x001]:XX:XX:XX

Line ia.sinc:690 addr16: [BX + DI + imm16]   is mod=2 & r_m=1 & BX & DI; imm16   { local tmp=BX+DI+imm16; export tmp; }
0: Constructor line ia.sinc:690(id1020.17) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=17 pattern=ins:[10xx][x001]:XX:XX:XX

Line ia.sinc:675 addr16: [BP + SI]		is mod=0 & r_m=2 & BP & SI		{ local tmp=BP+SI; export tmp; }
0: Constructor line ia.sinc:675(id1020.2) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=2 pattern=ins:[00xx][x010]:XX:XX:XX

Line ia.sinc:683 addr16: [BP + SI + simm8_16]   is mod=1 & r_m=2 & BP & SI; simm8_16   { local tmp=BP+SI+simm8_16; export tmp; }
0: Constructor line ia.sinc:683(id1020.10) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=10 pattern=ins:[01xx][x010]:XX:XX:XX

Line ia.sinc:691 addr16: [BP + SI + imm16]   is mod=2 & r_m=2 & BP & SI; imm16   { local tmp=BP+SI+imm16; export tmp; }
0: Constructor line ia.sinc:691(id1020.18) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=18 pattern=ins:[10xx][x010]:XX:XX:XX

Line ia.sinc:676 addr16: [BP + DI]		is mod=0 & r_m=3 & BP & DI		{ local tmp=BP+DI; export tmp; }
0: Constructor line ia.sinc:676(id1020.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[00xx][x011]:XX:XX:XX

Line ia.sinc:684 addr16: [BP + DI + simm8_16]   is mod=1 & r_m=3 & BP & DI; simm8_16   { local tmp=BP+DI+simm8_16; export tmp; }
0: Constructor line ia.sinc:684(id1020.11) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=11 pattern=ins:[01xx][x011]:XX:XX:XX

Line ia.sinc:692 addr16: [BP + DI + imm16]   is mod=2 & r_m=3 & BP & DI; imm16   {local tmp=BP+DI+imm16; export tmp; }
0: Constructor line ia.sinc:692(id1020.19) printpiece=[[,  A,  , +,  ,  B,  , +,  ,  C, ]]
Pattern id=19 pattern=ins:[10xx][x011]:XX:XX:XX

Line ia.sinc:677 addr16: [SI]		is mod=0 & r_m=4 & SI			{ export SI; }
0: Constructor line ia.sinc:677(id1020.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[00xx][x100]:XX:XX:XX

Line ia.sinc:685 addr16: [SI + simm8_16]  is mod=1 & r_m=4 & SI; simm8_16        { local tmp=SI+simm8_16; export tmp; }
0: Constructor line ia.sinc:685(id1020.12) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=12 pattern=ins:[01xx][x100]:XX:XX:XX

Line ia.sinc:693 addr16: [SI + imm16]  is mod=2 & r_m=4 & SI; imm16        { local tmp=SI+imm16; export tmp; }
0: Constructor line ia.sinc:693(id1020.20) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=20 pattern=ins:[10xx][x100]:XX:XX:XX

Line ia.sinc:678 addr16: [DI]		is mod=0 & r_m=5 & DI			{ export DI; }
0: Constructor line ia.sinc:678(id1020.5) printpiece=[[,  A, ]]
Pattern id=5 pattern=ins:[00xx][x101]:XX:XX:XX

Line ia.sinc:686 addr16: [DI + simm8_16]  is mod=1 & r_m=5 & DI; simm8_16        { local tmp=DI+simm8_16; export tmp; }
0: Constructor line ia.sinc:686(id1020.13) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=13 pattern=ins:[01xx][x101]:XX:XX:XX

Line ia.sinc:694 addr16: [DI + imm16]  is mod=2 & r_m=5 & DI; imm16        { local tmp=DI+imm16; export tmp; }
0: Constructor line ia.sinc:694(id1020.21) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=21 pattern=ins:[10xx][x101]:XX:XX:XX

Line ia.sinc:679 addr16: [imm16]		is mod=0 & r_m=6; imm16			{ export *[const]:2 imm16; }
0: Constructor line ia.sinc:679(id1020.6) printpiece=[[,  A, ]]
Pattern id=6 pattern=ins:[00xx][x110]:XX:XX:XX

Line ia.sinc:687 addr16: [BP + simm8_16]  is mod=1 & r_m=6 & BP; simm8_16        { local tmp=BP+simm8_16; export tmp; }
0: Constructor line ia.sinc:687(id1020.14) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=14 pattern=ins:[01xx][x110]:XX:XX:XX

Line ia.sinc:695 addr16: [BP + imm16]  is mod=2 & r_m=6 & BP; imm16        { local tmp=BP+imm16; export tmp; }
0: Constructor line ia.sinc:695(id1020.22) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=22 pattern=ins:[10xx][x110]:XX:XX:XX

Line ia.sinc:680 addr16: [BX]		is mod=0 & r_m=7 & BX			{ export BX; }
0: Constructor line ia.sinc:680(id1020.7) printpiece=[[,  A, ]]
Pattern id=7 pattern=ins:[00xx][x111]:XX:XX:XX

Line ia.sinc:688 addr16: [BX + simm8_16]  is mod=1 & r_m=7 & BX; simm8_16        { local tmp=BX+simm8_16; export tmp; }
0: Constructor line ia.sinc:688(id1020.15) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=15 pattern=ins:[01xx][x111]:XX:XX:XX

Line ia.sinc:696 addr16: [BX + imm16]  is mod=2 & r_m=7 & BX; imm16        { local tmp=BX+imm16; export tmp; }
0: Constructor line ia.sinc:696(id1020.23) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=23 pattern=ins:[10xx][x111]:XX:XX:XX

Line ia.sinc:708 addr32: [imm32]							is mod=0 & r_m=4; index=4 & base=5; imm32    { export *[const]:4 imm32; }
0: Constructor line ia.sinc:708(id1073.9) printpiece=[[,  A, ]]
Pattern id=9 pattern=ins:[00xx][x100]:[xx10]5:XX:XX

Line ia.sinc:706 addr32: [Base]							is mod=0 & r_m=4; index=4 & Base             { export Base; }
1: Constructor line ia.sinc:706(id1073.7) printpiece=[[,  A, ]]
Pattern id=7 pattern=ins:[00xx][x100]:[xx10][0xxx]:XX:XX

Line ia.sinc:707 addr32: [Index*ss + imm32]				is mod=0 & r_m=4; Index & base=5 & ss; imm32 { local tmp=imm32+Index*ss; export tmp; }
2: Constructor line ia.sinc:707(id1073.8) printpiece=[[,  A, *,  B,  , +,  ,  C, ]]
Pattern id=8 pattern=ins:[00xx][x100]:X[x101]:XX:XX

Line ia.sinc:705 addr32: [Base + Index*ss]				is mod=0 & r_m=4; Index & Base & ss          { local tmp=Base+Index*ss; export tmp; }
3: Constructor line ia.sinc:705(id1073.6) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=6 pattern=ins:[00xx][x100]:XX:XX:XX

Line ia.sinc:699 addr32: [Rmr32]							is mod=0 & Rmr32  							 { export Rmr32; }
4: Constructor line ia.sinc:699(id1073.0) printpiece=[[,  A, ]]
Pattern id=0 pattern=ins:[00xx]X:XX:XX:XX

Line ia.sinc:704 addr32: [imm32]							is mod=0 & r_m=5; imm32                      { export *[const]:4 imm32; }
0: Constructor line ia.sinc:704(id1073.5) printpiece=[[,  A, ]]
Pattern id=5 pattern=ins:[00xx][x101]:XX:XX:XX

Line ia.sinc:699 addr32: [Rmr32]							is mod=0 & Rmr32  							 { export Rmr32; }
1: Constructor line ia.sinc:699(id1073.0) printpiece=[[,  A, ]]
Pattern id=0 pattern=ins:[00xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x000]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x001]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x010]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x011]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:712 addr32: [Base]							is mod=1 & r_m=4; index=4 & Base; simm8=0    { export Base; }
0: Constructor line ia.sinc:712(id1073.13) printpiece=[[,  A, ]]
Pattern id=13 pattern=ins:[01xx][x100]:[xx10][0xxx]:00:XX

Line ia.sinc:710 addr32: [Base + simm8_32]				is mod=1 & r_m=4; index=4 & Base; simm8_32   { local tmp=simm8_32+Base; export tmp; }
1: Constructor line ia.sinc:710(id1073.11) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=11 pattern=ins:[01xx][x100]:[xx10][0xxx]:XX:XX

Line ia.sinc:711 addr32: [Base + Index*ss]				is mod=1 & r_m=4; Index & Base & ss; simm8=0 { local tmp=Base+Index*ss; export tmp; }
2: Constructor line ia.sinc:711(id1073.12) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=12 pattern=ins:[01xx][x100]:XX:00:XX

Line ia.sinc:709 addr32: [Base + Index*ss + simm8_32]	is mod=1 & r_m=4; Index & Base & ss; simm8_32    { local tmp=simm8_32+Base+Index*ss; export tmp; }
3: Constructor line ia.sinc:709(id1073.10) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=10 pattern=ins:[01xx][x100]:XX:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
4: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x101]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x110]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:701 addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0			 { export Rmr32; }
0: Constructor line ia.sinc:701(id1073.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x111]:00:XX:XX

Line ia.sinc:700 addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32       			 { local tmp=Rmr32+simm8_32; export tmp; }
1: Constructor line ia.sinc:700(id1073.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x000]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x001]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x010]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x011]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:716 addr32: [Base]							is mod=2 & r_m=4; index=4 & Base; imm32=0    { export Base; }
0: Constructor line ia.sinc:716(id1073.17) printpiece=[[,  A, ]]
Pattern id=17 pattern=ins:[10xx][x100]:[xx10][0xxx]:00:00:00:00:XX:XX

Line ia.sinc:714 addr32: [Base + imm32]					is mod=2 & r_m=4; index=4 & Base; imm32      { local tmp=imm32+Base; export tmp; }
1: Constructor line ia.sinc:714(id1073.15) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=15 pattern=ins:[10xx][x100]:[xx10][0xxx]:XX:XX

Line ia.sinc:715 addr32: [Base + Index*ss]				is mod=2 & r_m=4; Index & Base & ss; imm32=0 { local tmp=Base+Index*ss; export tmp; }
2: Constructor line ia.sinc:715(id1073.16) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=16 pattern=ins:[10xx][x100]:XX:00:00:00:00:XX:XX

Line ia.sinc:713 addr32: [Base + Index*ss + imm32]		is mod=2 & r_m=4; Index & Base & ss; imm32   { local tmp=imm32+Base+Index*ss; export tmp; }
3: Constructor line ia.sinc:713(id1073.14) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=14 pattern=ins:[10xx][x100]:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
4: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x101]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x110]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:703 addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0           { export Rmr32; }
0: Constructor line ia.sinc:703(id1073.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x111]:00:00:00:00:XX:XX:XX

Line ia.sinc:702 addr32: [Rmr32 + imm32]					is mod=2 & Rmr32; imm32                      { local tmp=Rmr32+imm32; export tmp; }
1: Constructor line ia.sinc:702(id1073.3) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line ia.sinc:749 currentCS: CS is protectedMode=0 & CS { tmp:4 = (inst_next >> 4) & 0xf000; CS = tmp:2; export CS; }
0: Constructor line ia.sinc:749(id1110.0) printpiece=[ A]
Pattern id=0 pattern=ctx:SS:[xxx0]X:XX:XX:XX

Line ia.sinc:750 currentCS: CS is protectedMode=1 & CS { tmp:4 = (inst_next >> 16) & 0xffff; CS = tmp:2; export CS; }
0: Constructor line ia.sinc:750(id1110.1) printpiece=[ A]
Pattern id=1 pattern=ctx:SS:[xxx1]X:XX:XX:XX

Line ia.sinc:752 segWide: is segover=0		        { export 0:$(SIZE); }
0: Constructor line ia.sinc:752(id1113.0) printpiece=[]
Pattern id=0 pattern=ctx:SS:[000x]X:XX:XX:XX

Line ia.sinc:753 segWide: CS: is segover=1 & CS	{ export 0:$(SIZE); }
0: Constructor line ia.sinc:753(id1113.1) printpiece=[ A, :]
Pattern id=1 pattern=ctx:SS:[001x]X:XX:XX:XX

Line ia.sinc:754 segWide: SS: is segover=2 & SS	{ export 0:$(SIZE); }
0: Constructor line ia.sinc:754(id1113.2) printpiece=[ A, :]
Pattern id=2 pattern=ctx:SS:[010x]X:XX:XX:XX

Line ia.sinc:755 segWide: DS: is segover=3 & DS	{ export 0:$(SIZE); }
0: Constructor line ia.sinc:755(id1113.3) printpiece=[ A, :]
Pattern id=3 pattern=ctx:SS:[011x]X:XX:XX:XX

Line ia.sinc:756 segWide: ES: is segover=4 & ES	{ export 0:$(SIZE); }
0: Constructor line ia.sinc:756(id1113.4) printpiece=[ A, :]
Pattern id=4 pattern=ctx:SS:[100x]X:XX:XX:XX

Line ia.sinc:757 segWide: FS: is segover=5 & FS	{ export FS_OFFSET; }
0: Constructor line ia.sinc:757(id1113.5) printpiece=[ A, :]
Pattern id=5 pattern=ctx:SS:[101x]X:XX:XX:XX

Line ia.sinc:758 segWide: GS: is segover=6 & GS	{ export GS_OFFSET; }
0: Constructor line ia.sinc:758(id1113.6) printpiece=[ A, :]
Pattern id=6 pattern=ctx:SS:[110x]X:XX:XX:XX

Line ia.sinc:760 seg16: 	   is segover=0			{ export DS; }
0: Constructor line ia.sinc:760(id1120.0) printpiece=[]
Pattern id=0 pattern=ctx:SS:[000x]X:XX:XX:XX

Line ia.sinc:761 seg16: currentCS: is segover=1 & currentCS	{ export currentCS; }
0: Constructor line ia.sinc:761(id1120.1) printpiece=[ A, :]
Pattern id=1 pattern=ctx:SS:[001x]X:XX:XX:XX

Line ia.sinc:762 seg16: SS: is segover=2 & SS	{ export SS; }
0: Constructor line ia.sinc:762(id1120.2) printpiece=[ A, :]
Pattern id=2 pattern=ctx:SS:[010x]X:XX:XX:XX

Line ia.sinc:763 seg16: DS: is segover=3 & DS	{ export DS; }
0: Constructor line ia.sinc:763(id1120.3) printpiece=[ A, :]
Pattern id=3 pattern=ctx:SS:[011x]X:XX:XX:XX

Line ia.sinc:764 seg16: ES: is segover=4 & ES	{ export ES; }
0: Constructor line ia.sinc:764(id1120.4) printpiece=[ A, :]
Pattern id=4 pattern=ctx:SS:[100x]X:XX:XX:XX

Line ia.sinc:765 seg16: FS: is segover=5 & FS	{ export FS; }
0: Constructor line ia.sinc:765(id1120.5) printpiece=[ A, :]
Pattern id=5 pattern=ctx:SS:[101x]X:XX:XX:XX

Line ia.sinc:766 seg16: GS: is segover=6 & GS	{ export GS; }
0: Constructor line ia.sinc:766(id1120.6) printpiece=[ A, :]
Pattern id=6 pattern=ctx:SS:[110x]X:XX:XX:XX

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:768 Mem16: addr16	is (segover=0 & mod=0 & r_m=2) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:768(id1127.0) printpiece=[ A]
Pattern id=0 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[00xx][x010]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:770 Mem16: addr16	is (segover=0 & mod=1 & r_m=2) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:770(id1127.2) printpiece=[ A]
Pattern id=2 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[01xx][x010]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:773 Mem16: addr16   is (segover=0 & mod=2 & r_m=2) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:773(id1127.5) printpiece=[ A]
Pattern id=5 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[10xx][x010]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:769 Mem16: addr16	is (segover=0 & mod=0 & r_m=3) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:769(id1127.1) printpiece=[ A]
Pattern id=1 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[00xx][x011]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:771 Mem16: addr16	is (segover=0 & mod=1 & r_m=3) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:771(id1127.3) printpiece=[ A]
Pattern id=3 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[01xx][x011]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:774 Mem16: addr16   is (segover=0 & mod=2 & r_m=3) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:774(id1127.6) printpiece=[ A]
Pattern id=6 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[10xx][x011]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:772 Mem16: addr16  	is (segover=0 & mod=1 & r_m=6) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:772(id1127.4) printpiece=[ A]
Pattern id=4 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[01xx][x110]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:775 Mem16: addr16  	is (segover=0 & mod=2 & r_m=6) ... & addr16   { tmp:$(SIZE) = segment(SS,addr16); export tmp; }
0: Constructor line ia.sinc:775(id1127.7) printpiece=[ A]
Pattern id=7 pattern=cmb:(ctx:SS:[000x]X:XX:XX:XX,ins:[10xx][x110]:XX:XX:XX)

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
1: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:776 Mem16: seg16^addr16	is seg16; addr16							 	   { tmp:$(SIZE) = segment(seg16,addr16); export tmp; }
0: Constructor line ia.sinc:776(id1127.8) printpiece=[ A,  B]
Pattern id=8 pattern=always

Line ia.sinc:778 Mem: Mem16 is addrsize=0 & Mem16             { export Mem16; }
0: Constructor line ia.sinc:778(id1138.0) printpiece=[ A]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:789 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide & highseg=1; addr32 	{ tmp:$(SIZE) = segWide + zext(addr32); export tmp; }
0: Constructor line ia.sinc:789(id1138.2) printpiece=[ A,  B]
Pattern id=2 pattern=ctx:X[x100]:[1xxx]X:XX:XX

Line ia.sinc:787 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide; addr32       		{ export addr32; }
1: Constructor line ia.sinc:787(id1138.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x100]:XX:XX:XX

Line ia.sinc:789 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide & highseg=1; addr32 	{ tmp:$(SIZE) = segWide + zext(addr32); export tmp; }
0: Constructor line ia.sinc:789(id1138.2) printpiece=[ A,  B]
Pattern id=2 pattern=ctx:X[x101]:[1xxx]X:XX:XX

Line ia.sinc:787 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide; addr32       		{ export addr32; }
1: Constructor line ia.sinc:787(id1138.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x101]:XX:XX:XX

Line ia.sinc:789 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide & highseg=1; addr32 	{ tmp:$(SIZE) = segWide + zext(addr32); export tmp; }
0: Constructor line ia.sinc:789(id1138.2) printpiece=[ A,  B]
Pattern id=2 pattern=ctx:X[x110]:[1xxx]X:XX:XX

Line ia.sinc:787 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide; addr32       		{ export addr32; }
1: Constructor line ia.sinc:787(id1138.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x110]:XX:XX:XX

Line ia.sinc:789 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide & highseg=1; addr32 	{ tmp:$(SIZE) = segWide + zext(addr32); export tmp; }
0: Constructor line ia.sinc:789(id1138.2) printpiece=[ A,  B]
Pattern id=2 pattern=ctx:X[x111]:[1xxx]X:XX:XX

Line ia.sinc:787 Mem: segWide^addr32 is $(LONGMODE_OFF) & addrsize=1 & segWide; addr32       		{ export addr32; }
1: Constructor line ia.sinc:787(id1138.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x111]:XX:XX:XX

Line ia.sinc:791 rel8: reloc is simm8        [ reloc=inst_next+simm8; ] { export *[ram]:$(SIZE) reloc; }
0: Constructor line ia.sinc:791(id1144.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:792 rel16: reloc is simm16      [ reloc=((inst_next >> 16) << 16) | ((inst_next + simm16) & 0xFFFF); ] { export *[ram]:$(SIZE) reloc; }
0: Constructor line ia.sinc:792(id1147.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:793 rel32: reloc is simm32      [ reloc=inst_next+simm32; ] { export *[ram]:$(SIZE) reloc; }
0: Constructor line ia.sinc:793(id1150.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:796 m8:   "byte ptr" Mem   	is Mem      { export *:1 Mem; }
0: Constructor line ia.sinc:796(id1153.0) printpiece=[byte ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:797 m16:  "word ptr" Mem  	is Mem      { export *:2 Mem; }
0: Constructor line ia.sinc:797(id1155.0) printpiece=[word ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:798 m32:  "dword ptr" Mem  	is Mem      { export *:4 Mem; }
0: Constructor line ia.sinc:798(id1157.0) printpiece=[dword ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:799 m64:  "qword ptr" Mem  	is Mem      { export *:8 Mem; }
0: Constructor line ia.sinc:799(id1159.0) printpiece=[qword ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:801 m128: "xmmword ptr" Mem	is Mem      { export *:16 Mem; }
0: Constructor line ia.sinc:801(id1161.0) printpiece=[xmmword ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:802 m256: "ymmword ptr" Mem	is Mem      { export *:32 Mem; }
0: Constructor line ia.sinc:802(id1163.0) printpiece=[ymmword ptr,  ,  A]
Pattern id=0 pattern=always

Line ia.sinc:806 spec_m16: "word ptr "^Mem    is Mem      { export *:2 Mem; }
0: Constructor line ia.sinc:806(id1165.0) printpiece=[word ptr ,  A]
Pattern id=0 pattern=always

Line ia.sinc:807 spec_m32: "dword ptr "^Mem    is Mem      { export *:4 Mem; }
0: Constructor line ia.sinc:807(id1167.0) printpiece=[dword ptr ,  A]
Pattern id=0 pattern=always

Line ia.sinc:808 spec_m64: "qword ptr "^Mem    is Mem      { export *:8 Mem; }
0: Constructor line ia.sinc:808(id1169.0) printpiece=[qword ptr ,  A]
Pattern id=0 pattern=always

Line ia.sinc:809 spec_m80: "tword ptr "^Mem    is Mem      { export *:10 Mem; }
0: Constructor line ia.sinc:809(id1171.0) printpiece=[tword ptr ,  A]
Pattern id=0 pattern=always

Line ia.sinc:820 vaddr32x: [Xmm_vsib*ss + simm32_32]				is mod=0 & r_m=4; Xmm_vsib & base=5 & ss;	simm32_32	{ }
0: Constructor line ia.sinc:820(id1173.1) printpiece=[[,  A, *,  B,  , +,  ,  C, ]]
Pattern id=1 pattern=ins:[00xx][x100]:X[x101]:XX:XX

Line ia.sinc:819 vaddr32x: [Base + Xmm_vsib*ss]					is mod=0 & r_m=4; Xmm_vsib & Base & ss					{ }
1: Constructor line ia.sinc:819(id1173.0) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=0 pattern=ins:[00xx][x100]:XX:XX:XX

Line ia.sinc:821 vaddr32x: [Base + Xmm_vsib*ss + simm8_32]		is mod=1 & r_m=4; Xmm_vsib & Base & ss;		simm8_32	{ }
0: Constructor line ia.sinc:821(id1173.2) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=2 pattern=ins:[01xx][x100]:XX:XX:XX

Line ia.sinc:822 vaddr32x: [Base + Xmm_vsib*ss + simm32_32]		is mod=2 & r_m=4; Xmm_vsib & Base & ss;		simm32_32	{ }
0: Constructor line ia.sinc:822(id1173.3) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=3 pattern=ins:[10xx][x100]:XX:XX:XX

Line ia.sinc:825 vaddr32y: [Ymm_vsib*ss + simm32_32]				is mod=0 & r_m=4; Ymm_vsib & base=5 & ss;	simm32_32	{ }
0: Constructor line ia.sinc:825(id1188.1) printpiece=[[,  A, *,  B,  , +,  ,  C, ]]
Pattern id=1 pattern=ins:[00xx][x100]:X[x101]:XX:XX

Line ia.sinc:824 vaddr32y: [Base + Ymm_vsib*ss]					is mod=0 & r_m=4; Ymm_vsib & Base & ss					{ }
1: Constructor line ia.sinc:824(id1188.0) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=0 pattern=ins:[00xx][x100]:XX:XX:XX

Line ia.sinc:826 vaddr32y: [Base + Ymm_vsib*ss + simm8_32]		is mod=1 & r_m=4; Ymm_vsib & Base & ss;		simm8_32	{ }
0: Constructor line ia.sinc:826(id1188.2) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=2 pattern=ins:[01xx][x100]:XX:XX:XX

Line ia.sinc:827 vaddr32y: [Base + Ymm_vsib*ss + simm32_32]		is mod=2 & r_m=4; Ymm_vsib & Base & ss;		simm32_32	{ }
0: Constructor line ia.sinc:827(id1188.3) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=3 pattern=ins:[10xx][x100]:XX:XX:XX

Line ia.sinc:843 vMem32x: segWide^vaddr32x	is addrsize=1 & segWide & highseg=1; vaddr32x 		{ }
0: Constructor line ia.sinc:843(id1203.1) printpiece=[ A,  B]
Pattern id=1 pattern=cmb:(ctx:X[x1xx]:[1xxx]X:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:842 vMem32x: segWide^vaddr32x	is addrsize=1 & segWide; vaddr32x       			{ }
1: Constructor line ia.sinc:842(id1203.0) printpiece=[ A,  B]
Pattern id=0 pattern=cmb:(ctx:X[x1xx]:XX:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:846 vMem32y: segWide^vaddr32y	is addrsize=1 & segWide & highseg=1; vaddr32y 		{ }
0: Constructor line ia.sinc:846(id1208.1) printpiece=[ A,  B]
Pattern id=1 pattern=cmb:(ctx:X[x1xx]:[1xxx]X:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:845 vMem32y: segWide^vaddr32y	is addrsize=1 & segWide; vaddr32y       			{ }
1: Constructor line ia.sinc:845(id1208.0) printpiece=[ A,  B]
Pattern id=0 pattern=cmb:(ctx:X[x1xx]:XX:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:877 d_vm32x: "dword ptr "^vMem32x is vMem32x { }
0: Constructor line ia.sinc:877(id1213.0) printpiece=[dword ptr ,  A]
Pattern id=0 pattern=cmb:(ctx:X[x1xx]:XX:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:878 d_vm32y: "dword ptr "^vMem32y is vMem32y { }
0: Constructor line ia.sinc:878(id1215.0) printpiece=[dword ptr ,  A]
Pattern id=0 pattern=cmb:(ctx:X[x1xx]:XX:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:886 q_vm32x: "qword ptr "^vMem32x is vMem32x { }
0: Constructor line ia.sinc:886(id1217.0) printpiece=[qword ptr ,  A]
Pattern id=0 pattern=cmb:(ctx:X[x1xx]:XX:XX:XX,ins:X[x100]:XX:XX:XX)

Line ia.sinc:894 Reg32_m8:     Rmr32     is mod=3 & Rmr32                     { export Rmr32; }
0: Constructor line ia.sinc:894(id1219.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:895 Reg32_m8:     m8        is m8                                { local tmp:4 = zext(m8); export tmp; }
1: Constructor line ia.sinc:895(id1219.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:896 Reg32_m16:    Rmr32     is mod=3 & Rmr32                     { export Rmr32; }
0: Constructor line ia.sinc:896(id1222.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:897 Reg32_m16:    m16       is m16                               { local tmp:4 = zext(m16); export tmp; }
1: Constructor line ia.sinc:897(id1222.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:902 XmmReg2_m8:   XmmReg2   is mod=3 & XmmReg2                   { export XmmReg2; }
0: Constructor line ia.sinc:902(id1225.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:903 XmmReg2_m8:   m8        is m8                                { local tmp:16 = zext(m8); export tmp; }
1: Constructor line ia.sinc:903(id1225.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:904 XmmReg2_m16:  XmmReg2   is mod=3 & XmmReg2                   { export XmmReg2; }
0: Constructor line ia.sinc:904(id1228.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:905 XmmReg2_m16:  m16       is m16                               { local tmp:16 = zext(m16); export tmp; }
1: Constructor line ia.sinc:905(id1228.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:906 XmmReg2_m32:  XmmReg2   is mod=3 & XmmReg2                   { export XmmReg2; }
0: Constructor line ia.sinc:906(id1231.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:907 XmmReg2_m32:  m32       is m32                               { local tmp:16 = zext(m32); export tmp; }
1: Constructor line ia.sinc:907(id1231.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:908 XmmReg2_m64:  XmmReg2   is mod=3 & XmmReg2                   { export XmmReg2; }
0: Constructor line ia.sinc:908(id1234.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:909 XmmReg2_m64:  m64       is m64                               { local tmp:16 = zext(m64); export tmp; }
1: Constructor line ia.sinc:909(id1234.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:910 XmmReg2_m128: XmmReg2   is mod=3 & XmmReg2                   { export XmmReg2; }
0: Constructor line ia.sinc:910(id1237.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:911 XmmReg2_m128: m128      is m128                              { export m128; }
1: Constructor line ia.sinc:911(id1237.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:913 YmmReg2_m256: YmmReg2   is mod=3 & YmmReg2                   { export YmmReg2; }
0: Constructor line ia.sinc:913(id1240.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:914 YmmReg2_m256: m256      is m256                              { export m256; }
1: Constructor line ia.sinc:914(id1240.1) printpiece=[ A]
Pattern id=1 pattern=always

Line ia.sinc:916 moffs8: seg16^[imm16]   is addrsize=0 & seg16 & imm16                   { tmp:$(SIZE) = segment(seg16,imm16:2); export *:1 tmp; }
0: Constructor line ia.sinc:916(id1243.0) printpiece=[ A, [,  B, ]]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:917 moffs8: segWide^[imm32]   is addrsize=1 & highseg=1 & segWide & imm32   { tmp:$(SIZE) = segWide + imm32; export *:1 tmp; }
0: Constructor line ia.sinc:917(id1243.1) printpiece=[ A, [,  B, ]]
Pattern id=1 pattern=ctx:X[x1xx]:[1xxx]X:XX:XX

Line ia.sinc:918 moffs8: segWide^[imm32]   is addrsize=1 & segWide & imm32               { export *:1 imm32; }
1: Constructor line ia.sinc:918(id1243.2) printpiece=[ A, [,  B, ]]
Pattern id=2 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:923 moffs16: seg16^[imm16]  is addrsize=0 & seg16 & imm16                   { tmp:$(SIZE) = segment(seg16,imm16:2); export *:2 tmp; }
0: Constructor line ia.sinc:923(id1250.0) printpiece=[ A, [,  B, ]]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:924 moffs16: segWide^[imm32]  is addrsize=1 & highseg=1 & segWide & imm32   { tmp:$(SIZE) = segWide + imm32; export *:2 tmp; }
0: Constructor line ia.sinc:924(id1250.1) printpiece=[ A, [,  B, ]]
Pattern id=1 pattern=ctx:X[x1xx]:[1xxx]X:XX:XX

Line ia.sinc:925 moffs16: segWide^[imm32]  is addrsize=1 & segWide & imm32               { export *:2 imm32; }
1: Constructor line ia.sinc:925(id1250.2) printpiece=[ A, [,  B, ]]
Pattern id=2 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:931 moffs32: seg16^[imm16]  is addrsize=0 & seg16 & imm16                   { tmp:$(SIZE) = segment(seg16,imm16:2); export *:4 tmp; }
0: Constructor line ia.sinc:931(id1257.0) printpiece=[ A, [,  B, ]]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:933 moffs32: segWide^[imm32]  is addrsize=1 & highseg=1 & segWide & imm32   { tmp:$(SIZE) = segWide + imm32; export *:4 tmp; }
0: Constructor line ia.sinc:933(id1257.2) printpiece=[ A, [,  B, ]]
Pattern id=2 pattern=ctx:X[x1xx]:[1xxx]X:XX:XX

Line ia.sinc:932 moffs32: segWide^[imm32]  is addrsize=1 & segWide & imm32               { export *:4 imm32; }
1: Constructor line ia.sinc:932(id1257.1) printpiece=[ A, [,  B, ]]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:946 dseSI1: seg16^SI    is addrsize=0 & seg16 & SI  { tmp:4 = segment(seg16,SI); SI = SI + 1-2*zext(DF); export *:1 tmp; }
0: Constructor line ia.sinc:946(id1264.0) printpiece=[ A,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:947 dseSI1: segWide^ESI   is addrsize=1 & segWide & ESI { tmp:4 = ESI; ESI = ESI + 1-2*zext(DF); export *:1 tmp; }
0: Constructor line ia.sinc:947(id1264.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:948 dseSI2: seg16^SI    is addrsize=0 & seg16 & SI  { tmp:4 = segment(seg16,SI); SI = SI + 2-4*zext(DF); export *:2 tmp; }
0: Constructor line ia.sinc:948(id1269.0) printpiece=[ A,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:949 dseSI2: segWide^ESI   is addrsize=1 & segWide & ESI { tmp:4 = ESI; ESI = ESI + 2-4*zext(DF); export *:2 tmp; }
0: Constructor line ia.sinc:949(id1269.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:950 dseSI4: seg16^SI    is addrsize=0 & seg16 & SI  { tmp:4 = segment(seg16,SI); SI = SI + 4-8*zext(DF); export *:4 tmp; }
0: Constructor line ia.sinc:950(id1274.0) printpiece=[ A,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:951 dseSI4: segWide^ESI   is addrsize=1 & segWide & ESI { tmp:4 = ESI; ESI = ESI + 4-8*zext(DF); export *:4 tmp; }
0: Constructor line ia.sinc:951(id1274.1) printpiece=[ A,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:952 eseDI1: ES:DI       is addrsize=0 & ES & DI     { tmp:4 = segment(ES,DI); DI = DI + 1-2*zext(DF); export *:1 tmp; }
0: Constructor line ia.sinc:952(id1279.0) printpiece=[ A, :,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:953 eseDI1: ES:EDI      is addrsize=1 & ES & EDI    { tmp:4 = EDI; EDI=EDI+1-2*zext(DF); export *:1 tmp; }
0: Constructor line ia.sinc:953(id1279.1) printpiece=[ A, :,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:954 eseDI2: ES:DI       is addrsize=0 & ES & DI     { tmp:4 = segment(ES,DI); DI = DI + 2-4*zext(DF); export *:2 tmp; }
0: Constructor line ia.sinc:954(id1284.0) printpiece=[ A, :,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:955 eseDI2: ES:EDI      is addrsize=1 & ES & EDI    { tmp:4 = EDI; EDI=EDI+2-4*zext(DF); export *:2 tmp; }
0: Constructor line ia.sinc:955(id1284.1) printpiece=[ A, :,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:956 eseDI4: ES:DI       is addrsize=0 & ES & DI     { tmp:4 = segment(ES,DI); DI = DI + 4-8*zext(DF); export *:4 tmp; }
0: Constructor line ia.sinc:956(id1289.0) printpiece=[ A, :,  B]
Pattern id=0 pattern=ctx:X[x0xx]:XX:XX:XX

Line ia.sinc:957 eseDI4: ES:EDI      is addrsize=1 & ES & EDI    { tmp:4 = EDI; EDI=EDI+4-8*zext(DF); export *:4 tmp; }
0: Constructor line ia.sinc:957(id1289.1) printpiece=[ A, :,  B]
Pattern id=1 pattern=ctx:X[x1xx]:XX:XX:XX

Line ia.sinc:976 rm8: Rmr8   is mod=3 & Rmr8     { export Rmr8; }
0: Constructor line ia.sinc:976(id1294.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:977 rm8: "byte ptr" Mem    is  Mem             { export *:1 Mem; }
1: Constructor line ia.sinc:977(id1294.1) printpiece=[byte ptr,  ,  A]
Pattern id=1 pattern=always

Line ia.sinc:979 spec_rm8: Rmr8 				is mod=3 & Rmr8		{ export Rmr8; }
0: Constructor line ia.sinc:979(id1297.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:980 spec_rm8: "byte ptr "^Mem 	is	Mem				{ export *:1 Mem; }
1: Constructor line ia.sinc:980(id1297.1) printpiece=[byte ptr ,  A]
Pattern id=1 pattern=always

Line ia.sinc:982 rm16: Rmr16 is mod=3 & Rmr16    { export Rmr16; }
0: Constructor line ia.sinc:982(id1300.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:983 rm16: "word ptr" Mem   is Mem              { export *:2 Mem; }
1: Constructor line ia.sinc:983(id1300.1) printpiece=[word ptr,  ,  A]
Pattern id=1 pattern=always

Line ia.sinc:985 spec_rm16: Rmr16				is mod=3 & Rmr16		{ export Rmr16; }
0: Constructor line ia.sinc:985(id1303.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:986 spec_rm16: "word ptr "^Mem	is Mem				{ export *:2 Mem; }
1: Constructor line ia.sinc:986(id1303.1) printpiece=[word ptr ,  A]
Pattern id=1 pattern=always

Line ia.sinc:988 rm32: Rmr32 is mod=3 & Rmr32    { export Rmr32; }
0: Constructor line ia.sinc:988(id1306.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:989 rm32: "dword ptr" Mem   is Mem              { export *:4 Mem; }
1: Constructor line ia.sinc:989(id1306.1) printpiece=[dword ptr,  ,  A]
Pattern id=1 pattern=always

Line ia.sinc:991 spec_rm32: Rmr32				is mod=3 & Rmr32		{ export Rmr32; }
0: Constructor line ia.sinc:991(id1309.0) printpiece=[ A]
Pattern id=0 pattern=ins:[11xx]X:XX:XX:XX

Line ia.sinc:992 spec_rm32: "dword ptr "^Mem	is Mem				{ export *:4 Mem; }
1: Constructor line ia.sinc:992(id1309.1) printpiece=[dword ptr ,  A]
Pattern id=1 pattern=always

Line ia.sinc:1002 n1: one	is epsilon			[ one = 1; ] { export *[const]:1 one; }
0: Constructor line ia.sinc:1002(id1312.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:1015 check_Reg32_dest:	is epsilon	{ }
0: Constructor line ia.sinc:1015(id1314.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1016 check_Rmr32_dest:	is epsilon	{ }
0: Constructor line ia.sinc:1016(id1315.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1017 check_EAX_dest:		is epsilon  { }
0: Constructor line ia.sinc:1017(id1316.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1018 check_EDX_dest:		is epsilon  { }
0: Constructor line ia.sinc:1018(id1317.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1019 check_vexVVVV_r32_dest: is epsilon {  }
0: Constructor line ia.sinc:1019(id1318.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1021 check_rm32_dest:	is epsilon	{ }
0: Constructor line ia.sinc:1021(id1319.0) printpiece=[]
Pattern id=0 pattern=always

Line ia.sinc:1024 ptr1616: reloc is protectedMode=0 & imm16; j16		[ reloc = j16*0x10 + imm16; ] { CS = j16; export *[ram]:4 reloc; }
0: Constructor line ia.sinc:1024(id1320.0) printpiece=[ C]
Pattern id=0 pattern=ctx:SS:[xxx0]X:XX:XX:XX

Line ia.sinc:1025 ptr1616: reloc is protectedMode=1 & imm16; j16		[ reloc = j16*0x10000 + imm16; ] { CS = j16; export *[ram]:4 reloc; }
0: Constructor line ia.sinc:1025(id1320.1) printpiece=[ C]
Pattern id=1 pattern=ctx:SS:[xxx1]X:XX:XX:XX

Line ia.sinc:1026 ptr1632: j16":"imm32 is imm32; j16	{ CS = j16; export *:4 imm32; }
0: Constructor line ia.sinc:1026(id1327.0) printpiece=[ B, :,  A]
Pattern id=0 pattern=always

Line ia.sinc:1030 cc: "O" is cond=0           { export OF; }
0: Constructor line ia.sinc:1030(id1330.0) printpiece=[O]
Pattern id=0 pattern=ins:X0:XX:XX:XX

Line ia.sinc:1031 cc: "NO" is cond=1          { local tmp = !OF; export tmp; }
0: Constructor line ia.sinc:1031(id1330.1) printpiece=[NO]
Pattern id=1 pattern=ins:X1:XX:XX:XX

Line ia.sinc:1032 cc: "C" is cond=2           { export CF; }
0: Constructor line ia.sinc:1032(id1330.2) printpiece=[C]
Pattern id=2 pattern=ins:X2:XX:XX:XX

Line ia.sinc:1033 cc: "NC" is cond=3          { local tmp = !CF; export tmp; }
0: Constructor line ia.sinc:1033(id1330.3) printpiece=[NC]
Pattern id=3 pattern=ins:X3:XX:XX:XX

Line ia.sinc:1034 cc: "Z" is cond=4           { export ZF; }
0: Constructor line ia.sinc:1034(id1330.4) printpiece=[Z]
Pattern id=4 pattern=ins:X4:XX:XX:XX

Line ia.sinc:1035 cc: "NZ" is cond=5          { local tmp = !ZF; export tmp; }
0: Constructor line ia.sinc:1035(id1330.5) printpiece=[NZ]
Pattern id=5 pattern=ins:X5:XX:XX:XX

Line ia.sinc:1036 cc: "BE" is cond=6          { local tmp = CF || ZF; export tmp; }
0: Constructor line ia.sinc:1036(id1330.6) printpiece=[BE]
Pattern id=6 pattern=ins:X6:XX:XX:XX

Line ia.sinc:1037 cc: "A" is cond=7           { local tmp = !(CF || ZF); export tmp; }
0: Constructor line ia.sinc:1037(id1330.7) printpiece=[A]
Pattern id=7 pattern=ins:X7:XX:XX:XX

Line ia.sinc:1038 cc: "S" is cond=8           { export SF; }
0: Constructor line ia.sinc:1038(id1330.8) printpiece=[S]
Pattern id=8 pattern=ins:X8:XX:XX:XX

Line ia.sinc:1039 cc: "NS" is cond=9          { local tmp = !SF; export tmp; }
0: Constructor line ia.sinc:1039(id1330.9) printpiece=[NS]
Pattern id=9 pattern=ins:X9:XX:XX:XX

Line ia.sinc:1040 cc: "P" is cond=10          { export PF; }
0: Constructor line ia.sinc:1040(id1330.10) printpiece=[P]
Pattern id=10 pattern=ins:XA:XX:XX:XX

Line ia.sinc:1041 cc: "NP" is cond=11         { local tmp = !PF; export tmp; }
0: Constructor line ia.sinc:1041(id1330.11) printpiece=[NP]
Pattern id=11 pattern=ins:XB:XX:XX:XX

Line ia.sinc:1042 cc: "L" is cond=12          { local tmp = OF != SF; export tmp; }
0: Constructor line ia.sinc:1042(id1330.12) printpiece=[L]
Pattern id=12 pattern=ins:XC:XX:XX:XX

Line ia.sinc:1043 cc: "GE" is cond=13         { local tmp = OF == SF; export tmp; }
0: Constructor line ia.sinc:1043(id1330.13) printpiece=[GE]
Pattern id=13 pattern=ins:XD:XX:XX:XX

Line ia.sinc:1044 cc: "LE" is cond=14         { local tmp = ZF || (OF != SF); export tmp; }
0: Constructor line ia.sinc:1044(id1330.14) printpiece=[LE]
Pattern id=14 pattern=ins:XE:XX:XX:XX

Line ia.sinc:1045 cc: "G" is cond=15          { local tmp = !ZF && (OF == SF); export tmp; }
0: Constructor line ia.sinc:1045(id1330.15) printpiece=[G]
Pattern id=15 pattern=ins:XF:XX:XX:XX

Line ia.sinc:1053 rep:        is repprefx=0 & repneprefx=0			{ }
0: Constructor line ia.sinc:1053(id1331.2) printpiece=[]
Pattern id=2 pattern=ctx:SS:X[00xx]:XX:XX:XX

Line ia.sinc:1048 rep: ".REP" is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1)) & addrsize=0  { if (CX==0) goto inst_next; CX=CX-1; }
0: Constructor line ia.sinc:1048(id1331.0) printpiece=[.REP]
Pattern id=0 pattern=ctx:X[x0xx]:X[01xx]:XX:XX

Line ia.sinc:1049 rep: ".REP" is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1)) & addrsize=1  { if (ECX==0) goto inst_next; ECX=ECX-1; }
0: Constructor line ia.sinc:1049(id1331.1) printpiece=[.REP]
Pattern id=1 pattern=ctx:X[x1xx]:X[01xx]:XX:XX

Line ia.sinc:1048 rep: ".REP" is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1)) & addrsize=0  { if (CX==0) goto inst_next; CX=CX-1; }
0: Constructor line ia.sinc:1048(id1331.0) printpiece=[.REP]
Pattern id=0 pattern=ctx:X[x0xx]:X[10xx]:XX:XX

Line ia.sinc:1049 rep: ".REP" is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1)) & addrsize=1  { if (ECX==0) goto inst_next; ECX=ECX-1; }
0: Constructor line ia.sinc:1049(id1331.1) printpiece=[.REP]
Pattern id=1 pattern=ctx:X[x1xx]:X[10xx]:XX:XX

Line ia.sinc:1056 reptail:	is repprefx=0 & repneprefx=0			{ }
0: Constructor line ia.sinc:1056(id1332.1) printpiece=[]
Pattern id=1 pattern=ctx:SS:X[00xx]:XX:XX:XX

Line ia.sinc:1055 reptail:	is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1))			{ goto inst_start; }
0: Constructor line ia.sinc:1055(id1332.0) printpiece=[]
Pattern id=0 pattern=ctx:SS:X[01xx]:XX:XX:XX

Line ia.sinc:1055 reptail:	is ((repprefx=1 & repneprefx=0)|(repprefx=0 & repneprefx=1))			{ goto inst_start; }
0: Constructor line ia.sinc:1055(id1332.0) printpiece=[]
Pattern id=0 pattern=ctx:SS:X[10xx]:XX:XX:XX

Line ia.sinc:1068 repe:           is repprefx=0 & repneprefx=0    { }
0: Constructor line ia.sinc:1068(id1333.4) printpiece=[]
Pattern id=4 pattern=ctx:SS:X[00xx]:XX:XX:XX

Line ia.sinc:1058 repe: ".REPE"   is repprefx=1 & repneprefx=0 & addrsize=0  { if (CX==0) goto inst_next; CX=CX-1; }
0: Constructor line ia.sinc:1058(id1333.0) printpiece=[.REPE]
Pattern id=0 pattern=ctx:X[x0xx]:X[01xx]:XX:XX

Line ia.sinc:1059 repe: ".REPE"   is repprefx=1 & repneprefx=0 & addrsize=1  { if (ECX==0) goto inst_next; ECX=ECX-1; }
0: Constructor line ia.sinc:1059(id1333.1) printpiece=[.REPE]
Pattern id=1 pattern=ctx:X[x1xx]:X[01xx]:XX:XX

Line ia.sinc:1063 repe: ".REPNE"  is repneprefx=1 & repprefx=0 & addrsize=0    { if (CX==0) goto inst_next; CX=CX-1; }
0: Constructor line ia.sinc:1063(id1333.2) printpiece=[.REPNE]
Pattern id=2 pattern=ctx:X[x0xx]:X[10xx]:XX:XX

Line ia.sinc:1064 repe: ".REPNE"  is repneprefx=1 & repprefx=0 & addrsize=1    { if (ECX==0) goto inst_next; ECX=ECX-1; }
0: Constructor line ia.sinc:1064(id1333.3) printpiece=[.REPNE]
Pattern id=3 pattern=ctx:X[x1xx]:X[10xx]:XX:XX

Line ia.sinc:1072 repetail:   is repprefx=0 & repneprefx=0           { }
0: Constructor line ia.sinc:1072(id1334.2) printpiece=[]
Pattern id=2 pattern=ctx:SS:X[00xx]:XX:XX:XX

Line ia.sinc:1070 repetail:   is repprefx=1 & repneprefx=0           { if (ZF) goto inst_start; }
0: Constructor line ia.sinc:1070(id1334.0) printpiece=[]
Pattern id=0 pattern=ctx:SS:X[01xx]:XX:XX:XX

Line ia.sinc:1071 repetail:   is repneprefx=1 & repprefx=0           { if (!ZF) goto inst_start; }
0: Constructor line ia.sinc:1071(id1334.1) printpiece=[]
Pattern id=1 pattern=ctx:SS:X[10xx]:XX:XX:XX

Line ia.sinc:1631 Suffix3D: imm8        is imm8 [ suffix3D=imm8; ] { }
0: Constructor line ia.sinc:1631(id1381.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:2463 enterFrames: low5 is low5 { tmp:1 = low5; export tmp; }
0: Constructor line ia.sinc:2463(id1683.0) printpiece=[ A]
Pattern id=0 pattern=always

Line ia.sinc:4804 XmmCondPD: "EQ"      is imm8=0     { 
	xmmTmp1_Qa = zext( xmmTmp1_Qa f== xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( xmmTmp1_Qb f== xmmTmp2_Qb ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4804(id2709.0) printpiece=[EQ]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4809 XmmCondPD: "LT"      is imm8=1     { 
	xmmTmp1_Qa = zext( xmmTmp1_Qa f< xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( xmmTmp1_Qb f< xmmTmp2_Qb ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4809(id2709.1) printpiece=[LT]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4814 XmmCondPD: "LE"      is imm8=2     {
    xmmTmp1_Qa = zext( xmmTmp1_Qa f<= xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( xmmTmp1_Qb f<= xmmTmp2_Qb ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4814(id2709.2) printpiece=[LE]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4819 XmmCondPD: "UNORD"   is imm8=3     {
    xmmTmp1_Qa = zext( nan(xmmTmp1_Qa) || nan(xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( nan(xmmTmp1_Qb) || nan(xmmTmp2_Qb) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4819(id2709.3) printpiece=[UNORD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4824 XmmCondPD: "NEQ"     is imm8=4     {
    xmmTmp1_Qa = zext( xmmTmp1_Qa f!= xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( xmmTmp1_Qb f!= xmmTmp2_Qb ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4824(id2709.4) printpiece=[NEQ]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4829 XmmCondPD: "NLT"     is imm8=5     {
    xmmTmp1_Qa = zext( !(xmmTmp1_Qa f< xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( !(xmmTmp1_Qb f< xmmTmp2_Qb) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4829(id2709.5) printpiece=[NLT]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4834 XmmCondPD: "NLE"     is imm8=6     {
    xmmTmp1_Qa = zext( !(xmmTmp1_Qa f<= xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( !(xmmTmp1_Qb f<= xmmTmp2_Qb) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4834(id2709.6) printpiece=[NLE]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4839 XmmCondPD: "ORD"     is imm8=7     {
    xmmTmp1_Qa = zext( !(nan(xmmTmp1_Qa) || nan(xmmTmp2_Qa)) ) * 0xFFFFFFFFFFFFFFFF;   
    xmmTmp1_Qb = zext( !(nan(xmmTmp1_Qb) || nan(xmmTmp2_Qb)) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4839(id2709.7) printpiece=[ORD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line ia.sinc:4845 XmmCondPD:	     is imm8     {
	xmmTmp1_Qa = cmppd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
	xmmTmp1_Qb = cmppd(xmmTmp1_Qb, xmmTmp2_Qb, imm8:1);
}
1: Constructor line ia.sinc:4845(id2709.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:01:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:02:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:03:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:04:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:05:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:06:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4852 CMPPD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4852(id2712.0) printpiece=[]
Pattern id=0 pattern=ins:07:XX:XX:XX

Line ia.sinc:4853 CMPPD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4853(id2712.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4886 XmmCondPS: "EQ"      is imm8=0     { 
	xmmTmp1_Da = zext( xmmTmp1_Da f== xmmTmp2_Da ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( xmmTmp1_Db f== xmmTmp2_Db ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( xmmTmp1_Dc f== xmmTmp2_Dc ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( xmmTmp1_Dd f== xmmTmp2_Dd ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4886(id2722.0) printpiece=[EQ]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4893 XmmCondPS: "LT"      is imm8=1     { 
	xmmTmp1_Da = zext( xmmTmp1_Da f< xmmTmp2_Da ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( xmmTmp1_Db f< xmmTmp2_Db ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( xmmTmp1_Dc f< xmmTmp2_Dc ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( xmmTmp1_Dd f< xmmTmp2_Dd ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4893(id2722.1) printpiece=[LT]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4900 XmmCondPS: "LE"      is imm8=2     {
    xmmTmp1_Da = zext( xmmTmp1_Da f<= xmmTmp2_Da ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( xmmTmp1_Db f<= xmmTmp2_Db ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( xmmTmp1_Dc f<= xmmTmp2_Dc ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( xmmTmp1_Dd f<= xmmTmp2_Dd ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4900(id2722.2) printpiece=[LE]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4907 XmmCondPS: "UNORD"   is imm8=3     {
    xmmTmp1_Da = zext( nan(xmmTmp1_Da) || nan(xmmTmp2_Da) ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( nan(xmmTmp1_Db) || nan(xmmTmp2_Db) ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( nan(xmmTmp1_Dc) || nan(xmmTmp2_Dc) ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( nan(xmmTmp1_Dd) || nan(xmmTmp2_Dd) ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4907(id2722.3) printpiece=[UNORD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4914 XmmCondPS: "NEQ"     is imm8=4     {
    xmmTmp1_Da = zext( xmmTmp1_Da f!= xmmTmp2_Da ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( xmmTmp1_Db f!= xmmTmp2_Db ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( xmmTmp1_Dc f!= xmmTmp2_Dc ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( xmmTmp1_Dd f!= xmmTmp2_Dd ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4914(id2722.4) printpiece=[NEQ]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4921 XmmCondPS: "NLT"     is imm8=5     {
    xmmTmp1_Da = zext( !(xmmTmp1_Da f< xmmTmp2_Da) ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( !(xmmTmp1_Db f< xmmTmp2_Db) ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( !(xmmTmp1_Dc f< xmmTmp2_Dc) ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( !(xmmTmp1_Dd f< xmmTmp2_Dd) ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4921(id2722.5) printpiece=[NLT]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4928 XmmCondPS: "NLE"     is imm8=6     {
    xmmTmp1_Da = zext( !(xmmTmp1_Da f<= xmmTmp2_Da) ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( !(xmmTmp1_Db f<= xmmTmp2_Db) ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( !(xmmTmp1_Dc f<= xmmTmp2_Dc) ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( !(xmmTmp1_Dd f<= xmmTmp2_Dd) ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4928(id2722.6) printpiece=[NLE]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4935 XmmCondPS: "ORD"     is imm8=7     {
    xmmTmp1_Da = zext( !(nan(xmmTmp1_Da) || nan(xmmTmp2_Da)) ) * 0xFFFFFFFF;   
    xmmTmp1_Db = zext( !(nan(xmmTmp1_Db) || nan(xmmTmp2_Db)) ) * 0xFFFFFFFF;   
    xmmTmp1_Dc = zext( !(nan(xmmTmp1_Dc) || nan(xmmTmp2_Dc)) ) * 0xFFFFFFFF;   
    xmmTmp1_Dd = zext( !(nan(xmmTmp1_Dd) || nan(xmmTmp2_Dd)) ) * 0xFFFFFFFF;
}
0: Constructor line ia.sinc:4935(id2722.7) printpiece=[ORD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line ia.sinc:4943 XmmCondPS:	     is imm8     {
	xmmTmp1_Da = cmpps(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
	xmmTmp1_Db = cmpps(xmmTmp1_Db, xmmTmp2_Db, imm8:1);
	xmmTmp1_Dc = cmpps(xmmTmp1_Dc, xmmTmp2_Dc, imm8:1);
	xmmTmp1_Dd = cmpps(xmmTmp1_Dd, xmmTmp2_Dd, imm8:1);
}
1: Constructor line ia.sinc:4943(id2722.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:01:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:02:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:03:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:04:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:05:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:06:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4952 CMPPS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:4952(id2725.0) printpiece=[]
Pattern id=0 pattern=ins:07:XX:XX:XX

Line ia.sinc:4953 CMPPS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:4953(id2725.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:4998 XmmCondSD: "EQ"      is imm8=0     { 
	xmmTmp1_Qa = zext( xmmTmp1_Qa f== xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:4998(id2735.0) printpiece=[EQ]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5002 XmmCondSD: "LT"      is imm8=1     { 
	xmmTmp1_Qa = zext( xmmTmp1_Qa f< xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5002(id2735.1) printpiece=[LT]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5006 XmmCondSD: "LE"      is imm8=2     {
    xmmTmp1_Qa = zext( xmmTmp1_Qa f<= xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5006(id2735.2) printpiece=[LE]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5010 XmmCondSD: "UNORD"   is imm8=3     {
    xmmTmp1_Qa = zext( nan(xmmTmp1_Qa) || nan(xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5010(id2735.3) printpiece=[UNORD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5014 XmmCondSD: "NEQ"     is imm8=4     {
    xmmTmp1_Qa = zext( xmmTmp1_Qa f!= xmmTmp2_Qa ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5014(id2735.4) printpiece=[NEQ]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5018 XmmCondSD: "NLT"     is imm8=5     {
    xmmTmp1_Qa = zext( !(xmmTmp1_Qa f< xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5018(id2735.5) printpiece=[NLT]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5022 XmmCondSD: "NLE"     is imm8=6     {
    xmmTmp1_Qa = zext( !(xmmTmp1_Qa f<= xmmTmp2_Qa) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5022(id2735.6) printpiece=[NLE]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5026 XmmCondSD: "ORD"     is imm8=7     {
    xmmTmp1_Qa = zext( !(nan(xmmTmp1_Qa) || nan(xmmTmp2_Qa)) ) * 0xFFFFFFFFFFFFFFFF;   
}
0: Constructor line ia.sinc:5026(id2735.7) printpiece=[ORD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line ia.sinc:5032 XmmCondSD:	     is imm8     {
	xmmTmp1_Qa = cmpsd(xmmTmp1_Qa, xmmTmp2_Qa, imm8:1);
}
1: Constructor line ia.sinc:5032(id2735.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:01:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:02:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:03:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:04:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:05:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:06:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5038 CMPSD_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5038(id2738.0) printpiece=[]
Pattern id=0 pattern=ins:07:XX:XX:XX

Line ia.sinc:5039 CMPSD_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5039(id2738.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5059 XmmCondSS: "EQ"      is imm8=0     { 
	xmmTmp1_Da = zext( xmmTmp1_Da f== xmmTmp2_Da ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5059(id2748.0) printpiece=[EQ]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5063 XmmCondSS: "LT"      is imm8=1     { 
	xmmTmp1_Da = zext( xmmTmp1_Da f< xmmTmp2_Da ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5063(id2748.1) printpiece=[LT]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5067 XmmCondSS: "LE"      is imm8=2     {
    xmmTmp1_Da = zext( xmmTmp1_Da f<= xmmTmp2_Da ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5067(id2748.2) printpiece=[LE]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5071 XmmCondSS: "UNORD"   is imm8=3     {
    xmmTmp1_Da = zext( nan(xmmTmp1_Da) || nan(xmmTmp2_Da) ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5071(id2748.3) printpiece=[UNORD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5075 XmmCondSS: "NEQ"     is imm8=4     {
    xmmTmp1_Da = zext( xmmTmp1_Da f!= xmmTmp2_Da ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5075(id2748.4) printpiece=[NEQ]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5079 XmmCondSS: "NLT"     is imm8=5     {
    xmmTmp1_Da = zext( !(xmmTmp1_Da f< xmmTmp2_Da) ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5079(id2748.5) printpiece=[NLT]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5083 XmmCondSS: "NLE"     is imm8=6     {
    xmmTmp1_Da = zext( !(xmmTmp1_Da f<= xmmTmp2_Da) ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5083(id2748.6) printpiece=[NLE]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5087 XmmCondSS: "ORD"     is imm8=7     {
    xmmTmp1_Da = zext( !(nan(xmmTmp1_Da) || nan(xmmTmp2_Da)) ) * 0xFFFFFFFF;   
}
0: Constructor line ia.sinc:5087(id2748.7) printpiece=[ORD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line ia.sinc:5093 XmmCondSS:	     is imm8     {
	xmmTmp1_Da = cmpss(xmmTmp1_Da, xmmTmp2_Da, imm8:1);
}
1: Constructor line ia.sinc:5093(id2748.8) printpiece=[]
Pattern id=8 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:01:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:02:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:03:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:04:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:05:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:06:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:5099 CMPSS_OPERAND:           is imm8<8 { }
0: Constructor line ia.sinc:5099(id2751.0) printpiece=[]
Pattern id=0 pattern=ins:07:XX:XX:XX

Line ia.sinc:5100 CMPSS_OPERAND: ", "^imm8 is imm8   { }
1: Constructor line ia.sinc:5100(id2751.1) printpiece=[, ,  A]
Pattern id=1 pattern=always

Line ia.sinc:7183 Order0: order0  is imm8 [ order0 = ( imm8       & 0x3); ] { export *[const]:1 order0; }
0: Constructor line ia.sinc:7183(id3516.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:7184 Order1: order1  is imm8 [ order1 = ((imm8 >> 2) & 0x3); ] { export *[const]:1 order1; }
0: Constructor line ia.sinc:7184(id3519.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:7185 Order2: order2  is imm8 [ order2 = ((imm8 >> 4) & 0x3); ] { export *[const]:1 order2; }
0: Constructor line ia.sinc:7185(id3522.0) printpiece=[ B]
Pattern id=0 pattern=always

Line ia.sinc:7186 Order3: order3  is imm8 [ order3 = ((imm8 >> 6) & 0x3); ] { export *[const]:1 order3; }
0: Constructor line ia.sinc:7186(id3525.0) printpiece=[ B]
Pattern id=0 pattern=always

Line avx.sinc:216 VCMPPD_mon: "VCMPEQPD" is imm8=0x0 { }
0: Constructor line avx.sinc:216(id4531.0) printpiece=[VCMPEQPD]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:218 VCMPPD_mon: "VCMPLTPD" is imm8=0x1 { }
0: Constructor line avx.sinc:218(id4531.1) printpiece=[VCMPLTPD]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:220 VCMPPD_mon: "VCMPLEPD" is imm8=0x2 { }
0: Constructor line avx.sinc:220(id4531.2) printpiece=[VCMPLEPD]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:222 VCMPPD_mon: "VCMPUNORDPD" is imm8=0x3 { }
0: Constructor line avx.sinc:222(id4531.3) printpiece=[VCMPUNORDPD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:224 VCMPPD_mon: "VCMPNEQPD" is imm8=0x4 { }
0: Constructor line avx.sinc:224(id4531.4) printpiece=[VCMPNEQPD]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:226 VCMPPD_mon: "VCMPNLTPD" is imm8=0x5 { }
0: Constructor line avx.sinc:226(id4531.5) printpiece=[VCMPNLTPD]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:228 VCMPPD_mon: "VCMPNLEPD" is imm8=0x6 { }
0: Constructor line avx.sinc:228(id4531.6) printpiece=[VCMPNLEPD]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:230 VCMPPD_mon: "VCMPORDPD" is imm8=0x7 { }
0: Constructor line avx.sinc:230(id4531.7) printpiece=[VCMPORDPD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:232 VCMPPD_mon: "VCMPEQ_UQPD" is imm8=0x8 { }
0: Constructor line avx.sinc:232(id4531.8) printpiece=[VCMPEQ_UQPD]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:234 VCMPPD_mon: "VCMPNGEPD" is imm8=0x9 { }
0: Constructor line avx.sinc:234(id4531.9) printpiece=[VCMPNGEPD]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:236 VCMPPD_mon: "VCMPNGTPD" is imm8=0xa { }
0: Constructor line avx.sinc:236(id4531.10) printpiece=[VCMPNGTPD]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:238 VCMPPD_mon: "VCMPFALSEPD" is imm8=0xb { }
0: Constructor line avx.sinc:238(id4531.11) printpiece=[VCMPFALSEPD]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:240 VCMPPD_mon: "VCMPNEQ_OQPD" is imm8=0xc { }
0: Constructor line avx.sinc:240(id4531.12) printpiece=[VCMPNEQ_OQPD]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:242 VCMPPD_mon: "VCMPGEPD" is imm8=0xd { }
0: Constructor line avx.sinc:242(id4531.13) printpiece=[VCMPGEPD]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:244 VCMPPD_mon: "VCMPGTPD" is imm8=0xe { }
0: Constructor line avx.sinc:244(id4531.14) printpiece=[VCMPGTPD]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:246 VCMPPD_mon: "VCMPTRUEPD" is imm8=0xf { }
0: Constructor line avx.sinc:246(id4531.15) printpiece=[VCMPTRUEPD]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:248 VCMPPD_mon: "VCMPEQ_OSPD" is imm8=0x10 { }
0: Constructor line avx.sinc:248(id4531.16) printpiece=[VCMPEQ_OSPD]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:250 VCMPPD_mon: "VCMPLT_OQPD" is imm8=0x11 { }
0: Constructor line avx.sinc:250(id4531.17) printpiece=[VCMPLT_OQPD]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:252 VCMPPD_mon: "VCMPLE_OQPD" is imm8=0x12 { }
0: Constructor line avx.sinc:252(id4531.18) printpiece=[VCMPLE_OQPD]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:254 VCMPPD_mon: "VCMPUNORD_SPD" is imm8=0x13 { }
0: Constructor line avx.sinc:254(id4531.19) printpiece=[VCMPUNORD_SPD]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:256 VCMPPD_mon: "VCMPNEQ_USPD" is imm8=0x14 { }
0: Constructor line avx.sinc:256(id4531.20) printpiece=[VCMPNEQ_USPD]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:258 VCMPPD_mon: "VCMPNLT_UQPD" is imm8=0x15 { }
0: Constructor line avx.sinc:258(id4531.21) printpiece=[VCMPNLT_UQPD]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:260 VCMPPD_mon: "VCMPNLE_UQPD" is imm8=0x16 { }
0: Constructor line avx.sinc:260(id4531.22) printpiece=[VCMPNLE_UQPD]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:262 VCMPPD_mon: "VCMPORD_SPD" is imm8=0x17 { }
0: Constructor line avx.sinc:262(id4531.23) printpiece=[VCMPORD_SPD]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:264 VCMPPD_mon: "VCMPEQ_USPD" is imm8=0x18 { }
0: Constructor line avx.sinc:264(id4531.24) printpiece=[VCMPEQ_USPD]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:266 VCMPPD_mon: "VCMPNGE_UQPD" is imm8=0x19 { }
0: Constructor line avx.sinc:266(id4531.25) printpiece=[VCMPNGE_UQPD]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:268 VCMPPD_mon: "VCMPNGT_UQPD" is imm8=0x1a { }
0: Constructor line avx.sinc:268(id4531.26) printpiece=[VCMPNGT_UQPD]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:270 VCMPPD_mon: "VCMPFALSE_OSPD" is imm8=0x1b { }
0: Constructor line avx.sinc:270(id4531.27) printpiece=[VCMPFALSE_OSPD]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:272 VCMPPD_mon: "VCMPNEQ_OSPD" is imm8=0x1c { }
0: Constructor line avx.sinc:272(id4531.28) printpiece=[VCMPNEQ_OSPD]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:274 VCMPPD_mon: "VCMPGE_OQPD" is imm8=0x1d { }
0: Constructor line avx.sinc:274(id4531.29) printpiece=[VCMPGE_OQPD]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:276 VCMPPD_mon: "VCMPGT_OQPD" is imm8=0x1e { }
0: Constructor line avx.sinc:276(id4531.30) printpiece=[VCMPGT_OQPD]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:278 VCMPPD_mon: "VCMPTRUE_USPD" is imm8=0x1f { }
0: Constructor line avx.sinc:278(id4531.31) printpiece=[VCMPTRUE_USPD]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:280 VCMPPD_mon: "VCMPPD" is imm8 { }
1: Constructor line avx.sinc:280(id4531.32) printpiece=[VCMPPD]
Pattern id=32 pattern=always

Line avx.sinc:217 VCMPPD_op: "" is imm8=0x0 { export 0x0:1; }
0: Constructor line avx.sinc:217(id4532.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:219 VCMPPD_op: "" is imm8=0x1 { export 0x1:1; }
0: Constructor line avx.sinc:219(id4532.1) printpiece=[]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:221 VCMPPD_op: "" is imm8=0x2 { export 0x2:1; }
0: Constructor line avx.sinc:221(id4532.2) printpiece=[]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:223 VCMPPD_op: "" is imm8=0x3 { export 0x3:1; }
0: Constructor line avx.sinc:223(id4532.3) printpiece=[]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:225 VCMPPD_op: "" is imm8=0x4 { export 0x4:1; }
0: Constructor line avx.sinc:225(id4532.4) printpiece=[]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:227 VCMPPD_op: "" is imm8=0x5 { export 0x5:1; }
0: Constructor line avx.sinc:227(id4532.5) printpiece=[]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:229 VCMPPD_op: "" is imm8=0x6 { export 0x6:1; }
0: Constructor line avx.sinc:229(id4532.6) printpiece=[]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:231 VCMPPD_op: "" is imm8=0x7 { export 0x7:1; }
0: Constructor line avx.sinc:231(id4532.7) printpiece=[]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:233 VCMPPD_op: "" is imm8=0x8 { export 0x8:1; }
0: Constructor line avx.sinc:233(id4532.8) printpiece=[]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:235 VCMPPD_op: "" is imm8=0x9 { export 0x9:1; }
0: Constructor line avx.sinc:235(id4532.9) printpiece=[]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:237 VCMPPD_op: "" is imm8=0xa { export 0xa:1; }
0: Constructor line avx.sinc:237(id4532.10) printpiece=[]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:239 VCMPPD_op: "" is imm8=0xb { export 0xb:1; }
0: Constructor line avx.sinc:239(id4532.11) printpiece=[]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:241 VCMPPD_op: "" is imm8=0xc { export 0xc:1; }
0: Constructor line avx.sinc:241(id4532.12) printpiece=[]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:243 VCMPPD_op: "" is imm8=0xd { export 0xd:1; }
0: Constructor line avx.sinc:243(id4532.13) printpiece=[]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:245 VCMPPD_op: "" is imm8=0xe { export 0xe:1; }
0: Constructor line avx.sinc:245(id4532.14) printpiece=[]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:247 VCMPPD_op: "" is imm8=0xf { export 0xf:1; }
0: Constructor line avx.sinc:247(id4532.15) printpiece=[]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:249 VCMPPD_op: "" is imm8=0x10 { export 0x10:1; }
0: Constructor line avx.sinc:249(id4532.16) printpiece=[]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:251 VCMPPD_op: "" is imm8=0x11 { export 0x11:1; }
0: Constructor line avx.sinc:251(id4532.17) printpiece=[]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:253 VCMPPD_op: "" is imm8=0x12 { export 0x12:1; }
0: Constructor line avx.sinc:253(id4532.18) printpiece=[]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:255 VCMPPD_op: "" is imm8=0x13 { export 0x13:1; }
0: Constructor line avx.sinc:255(id4532.19) printpiece=[]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:257 VCMPPD_op: "" is imm8=0x14 { export 0x14:1; }
0: Constructor line avx.sinc:257(id4532.20) printpiece=[]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:259 VCMPPD_op: "" is imm8=0x15 { export 0x15:1; }
0: Constructor line avx.sinc:259(id4532.21) printpiece=[]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:261 VCMPPD_op: "" is imm8=0x16 { export 0x16:1; }
0: Constructor line avx.sinc:261(id4532.22) printpiece=[]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:263 VCMPPD_op: "" is imm8=0x17 { export 0x17:1; }
0: Constructor line avx.sinc:263(id4532.23) printpiece=[]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:265 VCMPPD_op: "" is imm8=0x18 { export 0x18:1; }
0: Constructor line avx.sinc:265(id4532.24) printpiece=[]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:267 VCMPPD_op: "" is imm8=0x19 { export 0x19:1; }
0: Constructor line avx.sinc:267(id4532.25) printpiece=[]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:269 VCMPPD_op: "" is imm8=0x1a { export 0x1a:1; }
0: Constructor line avx.sinc:269(id4532.26) printpiece=[]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:271 VCMPPD_op: "" is imm8=0x1b { export 0x1b:1; }
0: Constructor line avx.sinc:271(id4532.27) printpiece=[]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:273 VCMPPD_op: "" is imm8=0x1c { export 0x1c:1; }
0: Constructor line avx.sinc:273(id4532.28) printpiece=[]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:275 VCMPPD_op: "" is imm8=0x1d { export 0x1d:1; }
0: Constructor line avx.sinc:275(id4532.29) printpiece=[]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:277 VCMPPD_op: "" is imm8=0x1e { export 0x1e:1; }
0: Constructor line avx.sinc:277(id4532.30) printpiece=[]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:279 VCMPPD_op: "" is imm8=0x1f { export 0x1f:1; }
0: Constructor line avx.sinc:279(id4532.31) printpiece=[]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:281 VCMPPD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:281(id4532.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:298 VCMPPS_mon: "VCMPEQPS" is imm8=0x0 { }
0: Constructor line avx.sinc:298(id4549.0) printpiece=[VCMPEQPS]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:300 VCMPPS_mon: "VCMPLTPS" is imm8=0x1 { }
0: Constructor line avx.sinc:300(id4549.1) printpiece=[VCMPLTPS]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:302 VCMPPS_mon: "VCMPLEPS" is imm8=0x2 { }
0: Constructor line avx.sinc:302(id4549.2) printpiece=[VCMPLEPS]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:304 VCMPPS_mon: "VCMPUNORDPS" is imm8=0x3 { }
0: Constructor line avx.sinc:304(id4549.3) printpiece=[VCMPUNORDPS]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:306 VCMPPS_mon: "VCMPNEQPS" is imm8=0x4 { }
0: Constructor line avx.sinc:306(id4549.4) printpiece=[VCMPNEQPS]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:308 VCMPPS_mon: "VCMPNLTPS" is imm8=0x5 { }
0: Constructor line avx.sinc:308(id4549.5) printpiece=[VCMPNLTPS]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:310 VCMPPS_mon: "VCMPNLEPS" is imm8=0x6 { }
0: Constructor line avx.sinc:310(id4549.6) printpiece=[VCMPNLEPS]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:312 VCMPPS_mon: "VCMPORDPS" is imm8=0x7 { }
0: Constructor line avx.sinc:312(id4549.7) printpiece=[VCMPORDPS]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:314 VCMPPS_mon: "VCMPEQ_UQPS" is imm8=0x8 { }
0: Constructor line avx.sinc:314(id4549.8) printpiece=[VCMPEQ_UQPS]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:316 VCMPPS_mon: "VCMPNGEPS" is imm8=0x9 { }
0: Constructor line avx.sinc:316(id4549.9) printpiece=[VCMPNGEPS]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:318 VCMPPS_mon: "VCMPNGTPS" is imm8=0xa { }
0: Constructor line avx.sinc:318(id4549.10) printpiece=[VCMPNGTPS]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:320 VCMPPS_mon: "VCMPFALSEPS" is imm8=0xb { }
0: Constructor line avx.sinc:320(id4549.11) printpiece=[VCMPFALSEPS]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:322 VCMPPS_mon: "VCMPNEQ_OQPS" is imm8=0xc { }
0: Constructor line avx.sinc:322(id4549.12) printpiece=[VCMPNEQ_OQPS]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:324 VCMPPS_mon: "VCMPGEPS" is imm8=0xd { }
0: Constructor line avx.sinc:324(id4549.13) printpiece=[VCMPGEPS]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:326 VCMPPS_mon: "VCMPGTPS" is imm8=0xe { }
0: Constructor line avx.sinc:326(id4549.14) printpiece=[VCMPGTPS]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:328 VCMPPS_mon: "VCMPTRUEPS" is imm8=0xf { }
0: Constructor line avx.sinc:328(id4549.15) printpiece=[VCMPTRUEPS]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:330 VCMPPS_mon: "VCMPEQ_OSPS" is imm8=0x10 { }
0: Constructor line avx.sinc:330(id4549.16) printpiece=[VCMPEQ_OSPS]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:332 VCMPPS_mon: "VCMPLT_OQPS" is imm8=0x11 { }
0: Constructor line avx.sinc:332(id4549.17) printpiece=[VCMPLT_OQPS]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:334 VCMPPS_mon: "VCMPLE_OQPS" is imm8=0x12 { }
0: Constructor line avx.sinc:334(id4549.18) printpiece=[VCMPLE_OQPS]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:336 VCMPPS_mon: "VCMPUNORD_SPS" is imm8=0x13 { }
0: Constructor line avx.sinc:336(id4549.19) printpiece=[VCMPUNORD_SPS]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:338 VCMPPS_mon: "VCMPNEQ_USPS" is imm8=0x14 { }
0: Constructor line avx.sinc:338(id4549.20) printpiece=[VCMPNEQ_USPS]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:340 VCMPPS_mon: "VCMPNLT_UQPS" is imm8=0x15 { }
0: Constructor line avx.sinc:340(id4549.21) printpiece=[VCMPNLT_UQPS]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:342 VCMPPS_mon: "VCMPNLE_UQPS" is imm8=0x16 { }
0: Constructor line avx.sinc:342(id4549.22) printpiece=[VCMPNLE_UQPS]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:344 VCMPPS_mon: "VCMPORD_SPS" is imm8=0x17 { }
0: Constructor line avx.sinc:344(id4549.23) printpiece=[VCMPORD_SPS]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:346 VCMPPS_mon: "VCMPEQ_USPS" is imm8=0x18 { }
0: Constructor line avx.sinc:346(id4549.24) printpiece=[VCMPEQ_USPS]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:348 VCMPPS_mon: "VCMPNGE_UQPS" is imm8=0x19 { }
0: Constructor line avx.sinc:348(id4549.25) printpiece=[VCMPNGE_UQPS]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:350 VCMPPS_mon: "VCMPNGT_UQPS" is imm8=0x1a { }
0: Constructor line avx.sinc:350(id4549.26) printpiece=[VCMPNGT_UQPS]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:352 VCMPPS_mon: "VCMPFALSE_OSPS" is imm8=0x1b { }
0: Constructor line avx.sinc:352(id4549.27) printpiece=[VCMPFALSE_OSPS]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:354 VCMPPS_mon: "VCMPNEQ_OSPS" is imm8=0x1c { }
0: Constructor line avx.sinc:354(id4549.28) printpiece=[VCMPNEQ_OSPS]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:356 VCMPPS_mon: "VCMPGE_OQPS" is imm8=0x1d { }
0: Constructor line avx.sinc:356(id4549.29) printpiece=[VCMPGE_OQPS]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:358 VCMPPS_mon: "VCMPGT_OQPS" is imm8=0x1e { }
0: Constructor line avx.sinc:358(id4549.30) printpiece=[VCMPGT_OQPS]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:360 VCMPPS_mon: "VCMPTRUE_USPS" is imm8=0x1f { }
0: Constructor line avx.sinc:360(id4549.31) printpiece=[VCMPTRUE_USPS]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:362 VCMPPS_mon: "VCMPPS" is imm8 { }
1: Constructor line avx.sinc:362(id4549.32) printpiece=[VCMPPS]
Pattern id=32 pattern=always

Line avx.sinc:299 VCMPPS_op: "" is imm8=0x0 { export 0x0:1; }
0: Constructor line avx.sinc:299(id4550.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:301 VCMPPS_op: "" is imm8=0x1 { export 0x1:1; }
0: Constructor line avx.sinc:301(id4550.1) printpiece=[]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:303 VCMPPS_op: "" is imm8=0x2 { export 0x2:1; }
0: Constructor line avx.sinc:303(id4550.2) printpiece=[]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:305 VCMPPS_op: "" is imm8=0x3 { export 0x3:1; }
0: Constructor line avx.sinc:305(id4550.3) printpiece=[]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:307 VCMPPS_op: "" is imm8=0x4 { export 0x4:1; }
0: Constructor line avx.sinc:307(id4550.4) printpiece=[]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:309 VCMPPS_op: "" is imm8=0x5 { export 0x5:1; }
0: Constructor line avx.sinc:309(id4550.5) printpiece=[]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:311 VCMPPS_op: "" is imm8=0x6 { export 0x6:1; }
0: Constructor line avx.sinc:311(id4550.6) printpiece=[]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:313 VCMPPS_op: "" is imm8=0x7 { export 0x7:1; }
0: Constructor line avx.sinc:313(id4550.7) printpiece=[]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:315 VCMPPS_op: "" is imm8=0x8 { export 0x8:1; }
0: Constructor line avx.sinc:315(id4550.8) printpiece=[]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:317 VCMPPS_op: "" is imm8=0x9 { export 0x9:1; }
0: Constructor line avx.sinc:317(id4550.9) printpiece=[]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:319 VCMPPS_op: "" is imm8=0xa { export 0xa:1; }
0: Constructor line avx.sinc:319(id4550.10) printpiece=[]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:321 VCMPPS_op: "" is imm8=0xb { export 0xb:1; }
0: Constructor line avx.sinc:321(id4550.11) printpiece=[]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:323 VCMPPS_op: "" is imm8=0xc { export 0xc:1; }
0: Constructor line avx.sinc:323(id4550.12) printpiece=[]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:325 VCMPPS_op: "" is imm8=0xd { export 0xd:1; }
0: Constructor line avx.sinc:325(id4550.13) printpiece=[]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:327 VCMPPS_op: "" is imm8=0xe { export 0xe:1; }
0: Constructor line avx.sinc:327(id4550.14) printpiece=[]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:329 VCMPPS_op: "" is imm8=0xf { export 0xf:1; }
0: Constructor line avx.sinc:329(id4550.15) printpiece=[]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:331 VCMPPS_op: "" is imm8=0x10 { export 0x10:1; }
0: Constructor line avx.sinc:331(id4550.16) printpiece=[]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:333 VCMPPS_op: "" is imm8=0x11 { export 0x11:1; }
0: Constructor line avx.sinc:333(id4550.17) printpiece=[]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:335 VCMPPS_op: "" is imm8=0x12 { export 0x12:1; }
0: Constructor line avx.sinc:335(id4550.18) printpiece=[]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:337 VCMPPS_op: "" is imm8=0x13 { export 0x13:1; }
0: Constructor line avx.sinc:337(id4550.19) printpiece=[]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:339 VCMPPS_op: "" is imm8=0x14 { export 0x14:1; }
0: Constructor line avx.sinc:339(id4550.20) printpiece=[]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:341 VCMPPS_op: "" is imm8=0x15 { export 0x15:1; }
0: Constructor line avx.sinc:341(id4550.21) printpiece=[]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:343 VCMPPS_op: "" is imm8=0x16 { export 0x16:1; }
0: Constructor line avx.sinc:343(id4550.22) printpiece=[]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:345 VCMPPS_op: "" is imm8=0x17 { export 0x17:1; }
0: Constructor line avx.sinc:345(id4550.23) printpiece=[]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:347 VCMPPS_op: "" is imm8=0x18 { export 0x18:1; }
0: Constructor line avx.sinc:347(id4550.24) printpiece=[]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:349 VCMPPS_op: "" is imm8=0x19 { export 0x19:1; }
0: Constructor line avx.sinc:349(id4550.25) printpiece=[]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:351 VCMPPS_op: "" is imm8=0x1a { export 0x1a:1; }
0: Constructor line avx.sinc:351(id4550.26) printpiece=[]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:353 VCMPPS_op: "" is imm8=0x1b { export 0x1b:1; }
0: Constructor line avx.sinc:353(id4550.27) printpiece=[]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:355 VCMPPS_op: "" is imm8=0x1c { export 0x1c:1; }
0: Constructor line avx.sinc:355(id4550.28) printpiece=[]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:357 VCMPPS_op: "" is imm8=0x1d { export 0x1d:1; }
0: Constructor line avx.sinc:357(id4550.29) printpiece=[]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:359 VCMPPS_op: "" is imm8=0x1e { export 0x1e:1; }
0: Constructor line avx.sinc:359(id4550.30) printpiece=[]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:361 VCMPPS_op: "" is imm8=0x1f { export 0x1f:1; }
0: Constructor line avx.sinc:361(id4550.31) printpiece=[]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:363 VCMPPS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:363(id4550.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:380 VCMPSD_mon: "VCMPEQSD" is imm8=0x0 { }
0: Constructor line avx.sinc:380(id4567.0) printpiece=[VCMPEQSD]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:382 VCMPSD_mon: "VCMPLTSD" is imm8=0x1 { }
0: Constructor line avx.sinc:382(id4567.1) printpiece=[VCMPLTSD]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:384 VCMPSD_mon: "VCMPLESD" is imm8=0x2 { }
0: Constructor line avx.sinc:384(id4567.2) printpiece=[VCMPLESD]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:386 VCMPSD_mon: "VCMPUNORDSD" is imm8=0x3 { }
0: Constructor line avx.sinc:386(id4567.3) printpiece=[VCMPUNORDSD]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:388 VCMPSD_mon: "VCMPNEQSD" is imm8=0x4 { }
0: Constructor line avx.sinc:388(id4567.4) printpiece=[VCMPNEQSD]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:390 VCMPSD_mon: "VCMPNLTSD" is imm8=0x5 { }
0: Constructor line avx.sinc:390(id4567.5) printpiece=[VCMPNLTSD]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:392 VCMPSD_mon: "VCMPNLESD" is imm8=0x6 { }
0: Constructor line avx.sinc:392(id4567.6) printpiece=[VCMPNLESD]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:394 VCMPSD_mon: "VCMPORDSD" is imm8=0x7 { }
0: Constructor line avx.sinc:394(id4567.7) printpiece=[VCMPORDSD]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:396 VCMPSD_mon: "VCMPEQ_UQSD" is imm8=0x8 { }
0: Constructor line avx.sinc:396(id4567.8) printpiece=[VCMPEQ_UQSD]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:398 VCMPSD_mon: "VCMPNGESD" is imm8=0x9 { }
0: Constructor line avx.sinc:398(id4567.9) printpiece=[VCMPNGESD]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:400 VCMPSD_mon: "VCMPNGTSD" is imm8=0xa { }
0: Constructor line avx.sinc:400(id4567.10) printpiece=[VCMPNGTSD]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:402 VCMPSD_mon: "VCMPFALSESD" is imm8=0xb { }
0: Constructor line avx.sinc:402(id4567.11) printpiece=[VCMPFALSESD]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:404 VCMPSD_mon: "VCMPNEQ_OQSD" is imm8=0xc { }
0: Constructor line avx.sinc:404(id4567.12) printpiece=[VCMPNEQ_OQSD]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:406 VCMPSD_mon: "VCMPGESD" is imm8=0xd { }
0: Constructor line avx.sinc:406(id4567.13) printpiece=[VCMPGESD]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:408 VCMPSD_mon: "VCMPGTSD" is imm8=0xe { }
0: Constructor line avx.sinc:408(id4567.14) printpiece=[VCMPGTSD]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:410 VCMPSD_mon: "VCMPTRUESD" is imm8=0xf { }
0: Constructor line avx.sinc:410(id4567.15) printpiece=[VCMPTRUESD]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:412 VCMPSD_mon: "VCMPEQ_OSSD" is imm8=0x10 { }
0: Constructor line avx.sinc:412(id4567.16) printpiece=[VCMPEQ_OSSD]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:414 VCMPSD_mon: "VCMPLT_OQSD" is imm8=0x11 { }
0: Constructor line avx.sinc:414(id4567.17) printpiece=[VCMPLT_OQSD]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:416 VCMPSD_mon: "VCMPLE_OQSD" is imm8=0x12 { }
0: Constructor line avx.sinc:416(id4567.18) printpiece=[VCMPLE_OQSD]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:418 VCMPSD_mon: "VCMPUNORD_SSD" is imm8=0x13 { }
0: Constructor line avx.sinc:418(id4567.19) printpiece=[VCMPUNORD_SSD]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:420 VCMPSD_mon: "VCMPNEQ_USSD" is imm8=0x14 { }
0: Constructor line avx.sinc:420(id4567.20) printpiece=[VCMPNEQ_USSD]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:422 VCMPSD_mon: "VCMPNLT_UQSD" is imm8=0x15 { }
0: Constructor line avx.sinc:422(id4567.21) printpiece=[VCMPNLT_UQSD]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:424 VCMPSD_mon: "VCMPNLE_UQSD" is imm8=0x16 { }
0: Constructor line avx.sinc:424(id4567.22) printpiece=[VCMPNLE_UQSD]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:426 VCMPSD_mon: "VCMPORD_SSD" is imm8=0x17 { }
0: Constructor line avx.sinc:426(id4567.23) printpiece=[VCMPORD_SSD]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:428 VCMPSD_mon: "VCMPEQ_USSD" is imm8=0x18 { }
0: Constructor line avx.sinc:428(id4567.24) printpiece=[VCMPEQ_USSD]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:430 VCMPSD_mon: "VCMPNGE_UQSD" is imm8=0x19 { }
0: Constructor line avx.sinc:430(id4567.25) printpiece=[VCMPNGE_UQSD]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:432 VCMPSD_mon: "VCMPNGT_UQSD" is imm8=0x1a { }
0: Constructor line avx.sinc:432(id4567.26) printpiece=[VCMPNGT_UQSD]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:434 VCMPSD_mon: "VCMPFALSE_OSSD" is imm8=0x1b { }
0: Constructor line avx.sinc:434(id4567.27) printpiece=[VCMPFALSE_OSSD]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:436 VCMPSD_mon: "VCMPNEQ_OSSD" is imm8=0x1c { }
0: Constructor line avx.sinc:436(id4567.28) printpiece=[VCMPNEQ_OSSD]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:438 VCMPSD_mon: "VCMPGE_OQSD" is imm8=0x1d { }
0: Constructor line avx.sinc:438(id4567.29) printpiece=[VCMPGE_OQSD]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:440 VCMPSD_mon: "VCMPGT_OQSD" is imm8=0x1e { }
0: Constructor line avx.sinc:440(id4567.30) printpiece=[VCMPGT_OQSD]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:442 VCMPSD_mon: "VCMPTRUE_USSD" is imm8=0x1f { }
0: Constructor line avx.sinc:442(id4567.31) printpiece=[VCMPTRUE_USSD]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:444 VCMPSD_mon: "VCMPSD" is imm8 { }
1: Constructor line avx.sinc:444(id4567.32) printpiece=[VCMPSD]
Pattern id=32 pattern=always

Line avx.sinc:381 VCMPSD_op: "" is imm8=0x0 { export 0x0:1; }
0: Constructor line avx.sinc:381(id4568.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:383 VCMPSD_op: "" is imm8=0x1 { export 0x1:1; }
0: Constructor line avx.sinc:383(id4568.1) printpiece=[]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:385 VCMPSD_op: "" is imm8=0x2 { export 0x2:1; }
0: Constructor line avx.sinc:385(id4568.2) printpiece=[]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:387 VCMPSD_op: "" is imm8=0x3 { export 0x3:1; }
0: Constructor line avx.sinc:387(id4568.3) printpiece=[]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:389 VCMPSD_op: "" is imm8=0x4 { export 0x4:1; }
0: Constructor line avx.sinc:389(id4568.4) printpiece=[]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:391 VCMPSD_op: "" is imm8=0x5 { export 0x5:1; }
0: Constructor line avx.sinc:391(id4568.5) printpiece=[]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:393 VCMPSD_op: "" is imm8=0x6 { export 0x6:1; }
0: Constructor line avx.sinc:393(id4568.6) printpiece=[]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:395 VCMPSD_op: "" is imm8=0x7 { export 0x7:1; }
0: Constructor line avx.sinc:395(id4568.7) printpiece=[]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:397 VCMPSD_op: "" is imm8=0x8 { export 0x8:1; }
0: Constructor line avx.sinc:397(id4568.8) printpiece=[]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:399 VCMPSD_op: "" is imm8=0x9 { export 0x9:1; }
0: Constructor line avx.sinc:399(id4568.9) printpiece=[]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:401 VCMPSD_op: "" is imm8=0xa { export 0xa:1; }
0: Constructor line avx.sinc:401(id4568.10) printpiece=[]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:403 VCMPSD_op: "" is imm8=0xb { export 0xb:1; }
0: Constructor line avx.sinc:403(id4568.11) printpiece=[]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:405 VCMPSD_op: "" is imm8=0xc { export 0xc:1; }
0: Constructor line avx.sinc:405(id4568.12) printpiece=[]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:407 VCMPSD_op: "" is imm8=0xd { export 0xd:1; }
0: Constructor line avx.sinc:407(id4568.13) printpiece=[]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:409 VCMPSD_op: "" is imm8=0xe { export 0xe:1; }
0: Constructor line avx.sinc:409(id4568.14) printpiece=[]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:411 VCMPSD_op: "" is imm8=0xf { export 0xf:1; }
0: Constructor line avx.sinc:411(id4568.15) printpiece=[]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:413 VCMPSD_op: "" is imm8=0x10 { export 0x10:1; }
0: Constructor line avx.sinc:413(id4568.16) printpiece=[]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:415 VCMPSD_op: "" is imm8=0x11 { export 0x11:1; }
0: Constructor line avx.sinc:415(id4568.17) printpiece=[]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:417 VCMPSD_op: "" is imm8=0x12 { export 0x12:1; }
0: Constructor line avx.sinc:417(id4568.18) printpiece=[]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:419 VCMPSD_op: "" is imm8=0x13 { export 0x13:1; }
0: Constructor line avx.sinc:419(id4568.19) printpiece=[]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:421 VCMPSD_op: "" is imm8=0x14 { export 0x14:1; }
0: Constructor line avx.sinc:421(id4568.20) printpiece=[]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:423 VCMPSD_op: "" is imm8=0x15 { export 0x15:1; }
0: Constructor line avx.sinc:423(id4568.21) printpiece=[]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:425 VCMPSD_op: "" is imm8=0x16 { export 0x16:1; }
0: Constructor line avx.sinc:425(id4568.22) printpiece=[]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:427 VCMPSD_op: "" is imm8=0x17 { export 0x17:1; }
0: Constructor line avx.sinc:427(id4568.23) printpiece=[]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:429 VCMPSD_op: "" is imm8=0x18 { export 0x18:1; }
0: Constructor line avx.sinc:429(id4568.24) printpiece=[]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:431 VCMPSD_op: "" is imm8=0x19 { export 0x19:1; }
0: Constructor line avx.sinc:431(id4568.25) printpiece=[]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:433 VCMPSD_op: "" is imm8=0x1a { export 0x1a:1; }
0: Constructor line avx.sinc:433(id4568.26) printpiece=[]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:435 VCMPSD_op: "" is imm8=0x1b { export 0x1b:1; }
0: Constructor line avx.sinc:435(id4568.27) printpiece=[]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:437 VCMPSD_op: "" is imm8=0x1c { export 0x1c:1; }
0: Constructor line avx.sinc:437(id4568.28) printpiece=[]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:439 VCMPSD_op: "" is imm8=0x1d { export 0x1d:1; }
0: Constructor line avx.sinc:439(id4568.29) printpiece=[]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:441 VCMPSD_op: "" is imm8=0x1e { export 0x1e:1; }
0: Constructor line avx.sinc:441(id4568.30) printpiece=[]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:443 VCMPSD_op: "" is imm8=0x1f { export 0x1f:1; }
0: Constructor line avx.sinc:443(id4568.31) printpiece=[]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:445 VCMPSD_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:445(id4568.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:455 VCMPSS_mon: "VCMPEQSS" is imm8=0x0 { }
0: Constructor line avx.sinc:455(id4579.0) printpiece=[VCMPEQSS]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:457 VCMPSS_mon: "VCMPLTSS" is imm8=0x1 { }
0: Constructor line avx.sinc:457(id4579.1) printpiece=[VCMPLTSS]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:459 VCMPSS_mon: "VCMPLESS" is imm8=0x2 { }
0: Constructor line avx.sinc:459(id4579.2) printpiece=[VCMPLESS]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:461 VCMPSS_mon: "VCMPUNORDSS" is imm8=0x3 { }
0: Constructor line avx.sinc:461(id4579.3) printpiece=[VCMPUNORDSS]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:463 VCMPSS_mon: "VCMPNEQSS" is imm8=0x4 { }
0: Constructor line avx.sinc:463(id4579.4) printpiece=[VCMPNEQSS]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:465 VCMPSS_mon: "VCMPNLTSS" is imm8=0x5 { }
0: Constructor line avx.sinc:465(id4579.5) printpiece=[VCMPNLTSS]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:467 VCMPSS_mon: "VCMPNLESS" is imm8=0x6 { }
0: Constructor line avx.sinc:467(id4579.6) printpiece=[VCMPNLESS]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:469 VCMPSS_mon: "VCMPORDSS" is imm8=0x7 { }
0: Constructor line avx.sinc:469(id4579.7) printpiece=[VCMPORDSS]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:471 VCMPSS_mon: "VCMPEQ_UQSS" is imm8=0x8 { }
0: Constructor line avx.sinc:471(id4579.8) printpiece=[VCMPEQ_UQSS]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:473 VCMPSS_mon: "VCMPNGESS" is imm8=0x9 { }
0: Constructor line avx.sinc:473(id4579.9) printpiece=[VCMPNGESS]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:475 VCMPSS_mon: "VCMPNGTSS" is imm8=0xa { }
0: Constructor line avx.sinc:475(id4579.10) printpiece=[VCMPNGTSS]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:477 VCMPSS_mon: "VCMPFALSESS" is imm8=0xb { }
0: Constructor line avx.sinc:477(id4579.11) printpiece=[VCMPFALSESS]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:479 VCMPSS_mon: "VCMPNEQ_OQSS" is imm8=0xc { }
0: Constructor line avx.sinc:479(id4579.12) printpiece=[VCMPNEQ_OQSS]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:481 VCMPSS_mon: "VCMPGESS" is imm8=0xd { }
0: Constructor line avx.sinc:481(id4579.13) printpiece=[VCMPGESS]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:483 VCMPSS_mon: "VCMPGTSS" is imm8=0xe { }
0: Constructor line avx.sinc:483(id4579.14) printpiece=[VCMPGTSS]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:485 VCMPSS_mon: "VCMPTRUESS" is imm8=0xf { }
0: Constructor line avx.sinc:485(id4579.15) printpiece=[VCMPTRUESS]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:487 VCMPSS_mon: "VCMPEQ_OSSS" is imm8=0x10 { }
0: Constructor line avx.sinc:487(id4579.16) printpiece=[VCMPEQ_OSSS]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:489 VCMPSS_mon: "VCMPLT_OQSS" is imm8=0x11 { }
0: Constructor line avx.sinc:489(id4579.17) printpiece=[VCMPLT_OQSS]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:491 VCMPSS_mon: "VCMPLE_OQSS" is imm8=0x12 { }
0: Constructor line avx.sinc:491(id4579.18) printpiece=[VCMPLE_OQSS]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:493 VCMPSS_mon: "VCMPUNORD_SSS" is imm8=0x13 { }
0: Constructor line avx.sinc:493(id4579.19) printpiece=[VCMPUNORD_SSS]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:495 VCMPSS_mon: "VCMPNEQ_USSS" is imm8=0x14 { }
0: Constructor line avx.sinc:495(id4579.20) printpiece=[VCMPNEQ_USSS]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:497 VCMPSS_mon: "VCMPNLT_UQSS" is imm8=0x15 { }
0: Constructor line avx.sinc:497(id4579.21) printpiece=[VCMPNLT_UQSS]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:499 VCMPSS_mon: "VCMPNLE_UQSS" is imm8=0x16 { }
0: Constructor line avx.sinc:499(id4579.22) printpiece=[VCMPNLE_UQSS]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:501 VCMPSS_mon: "VCMPORD_SSS" is imm8=0x17 { }
0: Constructor line avx.sinc:501(id4579.23) printpiece=[VCMPORD_SSS]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:503 VCMPSS_mon: "VCMPEQ_USSS" is imm8=0x18 { }
0: Constructor line avx.sinc:503(id4579.24) printpiece=[VCMPEQ_USSS]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:505 VCMPSS_mon: "VCMPNGE_UQSS" is imm8=0x19 { }
0: Constructor line avx.sinc:505(id4579.25) printpiece=[VCMPNGE_UQSS]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:507 VCMPSS_mon: "VCMPNGT_UQSS" is imm8=0x1a { }
0: Constructor line avx.sinc:507(id4579.26) printpiece=[VCMPNGT_UQSS]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:509 VCMPSS_mon: "VCMPFALSE_OSSS" is imm8=0x1b { }
0: Constructor line avx.sinc:509(id4579.27) printpiece=[VCMPFALSE_OSSS]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:511 VCMPSS_mon: "VCMPNEQ_OSSS" is imm8=0x1c { }
0: Constructor line avx.sinc:511(id4579.28) printpiece=[VCMPNEQ_OSSS]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:513 VCMPSS_mon: "VCMPGE_OQSS" is imm8=0x1d { }
0: Constructor line avx.sinc:513(id4579.29) printpiece=[VCMPGE_OQSS]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:515 VCMPSS_mon: "VCMPGT_OQSS" is imm8=0x1e { }
0: Constructor line avx.sinc:515(id4579.30) printpiece=[VCMPGT_OQSS]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:517 VCMPSS_mon: "VCMPTRUE_USSS" is imm8=0x1f { }
0: Constructor line avx.sinc:517(id4579.31) printpiece=[VCMPTRUE_USSS]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:519 VCMPSS_mon: "VCMPSS" is imm8 { }
1: Constructor line avx.sinc:519(id4579.32) printpiece=[VCMPSS]
Pattern id=32 pattern=always

Line avx.sinc:456 VCMPSS_op: "" is imm8=0x0 { export 0x0:1; }
0: Constructor line avx.sinc:456(id4580.0) printpiece=[]
Pattern id=0 pattern=ins:00:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:458 VCMPSS_op: "" is imm8=0x1 { export 0x1:1; }
0: Constructor line avx.sinc:458(id4580.1) printpiece=[]
Pattern id=1 pattern=ins:01:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:460 VCMPSS_op: "" is imm8=0x2 { export 0x2:1; }
0: Constructor line avx.sinc:460(id4580.2) printpiece=[]
Pattern id=2 pattern=ins:02:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:462 VCMPSS_op: "" is imm8=0x3 { export 0x3:1; }
0: Constructor line avx.sinc:462(id4580.3) printpiece=[]
Pattern id=3 pattern=ins:03:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:464 VCMPSS_op: "" is imm8=0x4 { export 0x4:1; }
0: Constructor line avx.sinc:464(id4580.4) printpiece=[]
Pattern id=4 pattern=ins:04:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:466 VCMPSS_op: "" is imm8=0x5 { export 0x5:1; }
0: Constructor line avx.sinc:466(id4580.5) printpiece=[]
Pattern id=5 pattern=ins:05:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:468 VCMPSS_op: "" is imm8=0x6 { export 0x6:1; }
0: Constructor line avx.sinc:468(id4580.6) printpiece=[]
Pattern id=6 pattern=ins:06:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:470 VCMPSS_op: "" is imm8=0x7 { export 0x7:1; }
0: Constructor line avx.sinc:470(id4580.7) printpiece=[]
Pattern id=7 pattern=ins:07:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:472 VCMPSS_op: "" is imm8=0x8 { export 0x8:1; }
0: Constructor line avx.sinc:472(id4580.8) printpiece=[]
Pattern id=8 pattern=ins:08:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:474 VCMPSS_op: "" is imm8=0x9 { export 0x9:1; }
0: Constructor line avx.sinc:474(id4580.9) printpiece=[]
Pattern id=9 pattern=ins:09:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:476 VCMPSS_op: "" is imm8=0xa { export 0xa:1; }
0: Constructor line avx.sinc:476(id4580.10) printpiece=[]
Pattern id=10 pattern=ins:0A:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:478 VCMPSS_op: "" is imm8=0xb { export 0xb:1; }
0: Constructor line avx.sinc:478(id4580.11) printpiece=[]
Pattern id=11 pattern=ins:0B:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:480 VCMPSS_op: "" is imm8=0xc { export 0xc:1; }
0: Constructor line avx.sinc:480(id4580.12) printpiece=[]
Pattern id=12 pattern=ins:0C:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:482 VCMPSS_op: "" is imm8=0xd { export 0xd:1; }
0: Constructor line avx.sinc:482(id4580.13) printpiece=[]
Pattern id=13 pattern=ins:0D:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:484 VCMPSS_op: "" is imm8=0xe { export 0xe:1; }
0: Constructor line avx.sinc:484(id4580.14) printpiece=[]
Pattern id=14 pattern=ins:0E:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:486 VCMPSS_op: "" is imm8=0xf { export 0xf:1; }
0: Constructor line avx.sinc:486(id4580.15) printpiece=[]
Pattern id=15 pattern=ins:0F:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:488 VCMPSS_op: "" is imm8=0x10 { export 0x10:1; }
0: Constructor line avx.sinc:488(id4580.16) printpiece=[]
Pattern id=16 pattern=ins:10:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:490 VCMPSS_op: "" is imm8=0x11 { export 0x11:1; }
0: Constructor line avx.sinc:490(id4580.17) printpiece=[]
Pattern id=17 pattern=ins:11:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:492 VCMPSS_op: "" is imm8=0x12 { export 0x12:1; }
0: Constructor line avx.sinc:492(id4580.18) printpiece=[]
Pattern id=18 pattern=ins:12:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:494 VCMPSS_op: "" is imm8=0x13 { export 0x13:1; }
0: Constructor line avx.sinc:494(id4580.19) printpiece=[]
Pattern id=19 pattern=ins:13:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:496 VCMPSS_op: "" is imm8=0x14 { export 0x14:1; }
0: Constructor line avx.sinc:496(id4580.20) printpiece=[]
Pattern id=20 pattern=ins:14:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:498 VCMPSS_op: "" is imm8=0x15 { export 0x15:1; }
0: Constructor line avx.sinc:498(id4580.21) printpiece=[]
Pattern id=21 pattern=ins:15:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:500 VCMPSS_op: "" is imm8=0x16 { export 0x16:1; }
0: Constructor line avx.sinc:500(id4580.22) printpiece=[]
Pattern id=22 pattern=ins:16:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:502 VCMPSS_op: "" is imm8=0x17 { export 0x17:1; }
0: Constructor line avx.sinc:502(id4580.23) printpiece=[]
Pattern id=23 pattern=ins:17:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:504 VCMPSS_op: "" is imm8=0x18 { export 0x18:1; }
0: Constructor line avx.sinc:504(id4580.24) printpiece=[]
Pattern id=24 pattern=ins:18:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:506 VCMPSS_op: "" is imm8=0x19 { export 0x19:1; }
0: Constructor line avx.sinc:506(id4580.25) printpiece=[]
Pattern id=25 pattern=ins:19:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:508 VCMPSS_op: "" is imm8=0x1a { export 0x1a:1; }
0: Constructor line avx.sinc:508(id4580.26) printpiece=[]
Pattern id=26 pattern=ins:1A:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:510 VCMPSS_op: "" is imm8=0x1b { export 0x1b:1; }
0: Constructor line avx.sinc:510(id4580.27) printpiece=[]
Pattern id=27 pattern=ins:1B:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:512 VCMPSS_op: "" is imm8=0x1c { export 0x1c:1; }
0: Constructor line avx.sinc:512(id4580.28) printpiece=[]
Pattern id=28 pattern=ins:1C:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:514 VCMPSS_op: "" is imm8=0x1d { export 0x1d:1; }
0: Constructor line avx.sinc:514(id4580.29) printpiece=[]
Pattern id=29 pattern=ins:1D:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:516 VCMPSS_op: "" is imm8=0x1e { export 0x1e:1; }
0: Constructor line avx.sinc:516(id4580.30) printpiece=[]
Pattern id=30 pattern=ins:1E:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line avx.sinc:518 VCMPSS_op: "" is imm8=0x1f { export 0x1f:1; }
0: Constructor line avx.sinc:518(id4580.31) printpiece=[]
Pattern id=31 pattern=ins:1F:XX:XX:XX

Line avx.sinc:520 VCMPSS_op: ", "^imm8 is imm8 { export *[const]:1 imm8; }
1: Constructor line avx.sinc:520(id4580.32) printpiece=[, ,  A]
Pattern id=32 pattern=always

Line mpx.sinc:37 bndmk_addr32: [imm32]							is mod=0 & r_m=4; index=4 & base=5; imm32		{ tmp:4 = 0; export tmp; }
0: Constructor line mpx.sinc:37(id7028.9) printpiece=[[,  A, ]]
Pattern id=9 pattern=ins:[00xx][x100]:[xx10]5:XX:XX

Line mpx.sinc:35 bndmk_addr32: [Base]							is mod=0 & r_m=4; index=4 & Base				{ export Base; }
1: Constructor line mpx.sinc:35(id7028.7) printpiece=[[,  A, ]]
Pattern id=7 pattern=ins:[00xx][x100]:[xx10][0xxx]:XX:XX

Line mpx.sinc:36 bndmk_addr32: [imm32 + Index*ss]				is mod=0 & r_m=4; Index & base=5 & ss; imm32	{ tmp:4 = 0; export tmp; }
2: Constructor line mpx.sinc:36(id7028.8) printpiece=[[,  C,  , +,  ,  A, *,  B, ]]
Pattern id=8 pattern=ins:[00xx][x100]:X[x101]:XX:XX

Line mpx.sinc:34 bndmk_addr32: [Base + Index*ss]					is mod=0 & r_m=4; Index & Base & ss				{ export Base; }
3: Constructor line mpx.sinc:34(id7028.6) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=6 pattern=ins:[00xx][x100]:XX:XX:XX

Line mpx.sinc:28 bndmk_addr32: [Rmr32]							is mod=0 & Rmr32								{ export Rmr32; }
4: Constructor line mpx.sinc:28(id7028.0) printpiece=[[,  A, ]]
Pattern id=0 pattern=ins:[00xx]X:XX:XX:XX

Line mpx.sinc:33 bndmk_addr32: [imm32]							is mod=0 & r_m=5; imm32							{ tmp:4 = 0; export tmp; }
0: Constructor line mpx.sinc:33(id7028.5) printpiece=[[,  A, ]]
Pattern id=5 pattern=ins:[00xx][x101]:XX:XX:XX

Line mpx.sinc:28 bndmk_addr32: [Rmr32]							is mod=0 & Rmr32								{ export Rmr32; }
1: Constructor line mpx.sinc:28(id7028.0) printpiece=[[,  A, ]]
Pattern id=0 pattern=ins:[00xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x000]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x001]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x010]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x011]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:41 bndmk_addr32: [Base]							is mod=1 & r_m=4; index=4 & Base; simm8=0		{ export Base; }
0: Constructor line mpx.sinc:41(id7028.13) printpiece=[[,  A, ]]
Pattern id=13 pattern=ins:[01xx][x100]:[xx10][0xxx]:00:XX

Line mpx.sinc:39 bndmk_addr32: [Base + simm8_32]					is mod=1 & r_m=4; index=4 & Base; simm8_32		{ export Base; }
1: Constructor line mpx.sinc:39(id7028.11) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=11 pattern=ins:[01xx][x100]:[xx10][0xxx]:XX:XX

Line mpx.sinc:40 bndmk_addr32: [Base + Index*ss]					is mod=1 & r_m=4; Index & Base & ss; simm8=0	{ export Base; }
2: Constructor line mpx.sinc:40(id7028.12) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=12 pattern=ins:[01xx][x100]:XX:00:XX

Line mpx.sinc:38 bndmk_addr32: [Base + Index*ss + simm8_32]		is mod=1 & r_m=4; Index & Base & ss; simm8_32	{ export Base; }
3: Constructor line mpx.sinc:38(id7028.10) printpiece=[[,  B,  , +,  ,  A, *,  C,  , +,  ,  D, ]]
Pattern id=10 pattern=ins:[01xx][x100]:XX:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
4: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x101]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x110]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:30 bndmk_addr32: [Rmr32]							is mod=1 & r_m!=4 & Rmr32; simm8=0				{ export Rmr32; }
0: Constructor line mpx.sinc:30(id7028.2) printpiece=[[,  A, ]]
Pattern id=2 pattern=ins:[01xx][x111]:00:XX:XX

Line mpx.sinc:29 bndmk_addr32: [Rmr32 + simm8_32]				is mod=1 & Rmr32; simm8_32						{ export Rmr32; }
1: Constructor line mpx.sinc:29(id7028.1) printpiece=[[,  A,  , +,  ,  B, ]]
Pattern id=1 pattern=ins:[01xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x000]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x001]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x010]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x011]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:45 bndmk_addr32: [Base]							is mod=2 & r_m=4; index=4 & Base; imm32=0		{ export Base; }
0: Constructor line mpx.sinc:45(id7028.17) printpiece=[[,  A, ]]
Pattern id=17 pattern=ins:[10xx][x100]:[xx10][0xxx]:00:00:00:00:XX:XX

Line mpx.sinc:43 bndmk_addr32: [imm32 + Base]					is mod=2 & r_m=4; index=4 & Base; imm32			{ export Base; }
1: Constructor line mpx.sinc:43(id7028.15) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=15 pattern=ins:[10xx][x100]:[xx10][0xxx]:XX:XX

Line mpx.sinc:44 bndmk_addr32: [Base + Index*ss]					is mod=2 & r_m=4; Index & Base & ss; imm32=0	{ export Base; }
2: Constructor line mpx.sinc:44(id7028.16) printpiece=[[,  B,  , +,  ,  A, *,  C, ]]
Pattern id=16 pattern=ins:[10xx][x100]:XX:00:00:00:00:XX:XX

Line mpx.sinc:42 bndmk_addr32: [imm32 + Base + Index*ss]			is mod=2 & r_m=4; Index & Base & ss; imm32		{ export Base; }
3: Constructor line mpx.sinc:42(id7028.14) printpiece=[[,  D,  , +,  ,  B,  , +,  ,  A, *,  C, ]]
Pattern id=14 pattern=ins:[10xx][x100]:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
4: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x101]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x110]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX

Line mpx.sinc:32 bndmk_addr32: [Rmr32]							is mod=2 & r_m!=4 & Rmr32; imm32=0				{ export Rmr32; }
0: Constructor line mpx.sinc:32(id7028.4) printpiece=[[,  A, ]]
Pattern id=4 pattern=ins:[10xx][x111]:00:00:00:00:XX:XX:XX

Line mpx.sinc:31 bndmk_addr32: [imm32 + Rmr32]					is mod=2 & Rmr32; imm32							{ export Rmr32; }
1: Constructor line mpx.sinc:31(id7028.3) printpiece=[[,  B,  , +,  ,  A, ]]
Pattern id=3 pattern=ins:[10xx]X:XX:XX:XX
