# This is a Makefile template
# It is used to build and compile a C program

# Set the compiler to gcc
CC=gcc

# Set the compiler flags
CFLAGS=-Iinclude -Wall -O2

# Set the linker flags
LDFLAGS=-Llib -lm

# Define the source files
SRCS=src/main.c src/utils.c src/linkedlist.c

# Define the object files
OBJS=$(SRCS:.c=.o)

# Define the dependencies
DEPS=include/utils.h include/linkedlist.h

# Define the target executable
TARGET=program

# The default target, which will be built if no target is specified
all: $(TARGET)

# Rule for linking the object files into the executable
$(TARGET): $(OBJS)
	$(CC) $(OBJS) $(LDFLAGS) -o $(TARGET)

# Rule for compiling each source file into its corresponding object file
%.o: %.c $(DEPS)
	$(CC) -c -o $@ $< $(CFLAGS)

# Clean all generated files
clean:
	rm -f $(OBJS) $(TARGET)