Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar  3 02:25:29 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file hierarchical_utilization.rpt
| Design       : FirstSharedMemory
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+
|        Instance       |   Module  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+
| FirstSharedMemory     |     (top) |      58750 |      58750 |       0 |    0 | 3336 |      0 |   1088 |            0 |
|   (FirstSharedMemory) |     (top) |       3939 |       3939 |       0 |    0 | 3336 |      0 |      0 |            0 |
|   ram_3d1[0].u        |    ram_3d |       2967 |       2967 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[1].u        |  ram_3d_0 |       2819 |       2819 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[2].u        |  ram_3d_1 |       3219 |       3219 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[3].u        |  ram_3d_2 |       4146 |       4146 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[4].u        |  ram_3d_3 |       3135 |       3135 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[5].u        |  ram_3d_4 |       3271 |       3271 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[6].u        |  ram_3d_5 |       3382 |       3382 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d1[7].u        |  ram_3d_6 |       4201 |       4201 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[0].u        |  ram_3d_7 |       2316 |       2316 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[1].u        |  ram_3d_8 |       2848 |       2848 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[2].u        |  ram_3d_9 |       3326 |       3326 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[3].u        | ram_3d_10 |       4041 |       4041 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[4].u        | ram_3d_11 |       3517 |       3517 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[5].u        | ram_3d_12 |       3306 |       3306 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[6].u        | ram_3d_13 |       3135 |       3135 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[7].u        | ram_3d_14 |       4236 |       4236 |       0 |    0 |    0 |      0 |     64 |            0 |
|   ram_3d2[8].u        | ram_3d_15 |        946 |        946 |       0 |    0 |    0 |      0 |     64 |            0 |
+-----------------------+-----------+------------+------------+---------+------+------+--------+--------+--------------+


