{"vcs1":{"timestamp_begin":1746652545.295570712, "rt":1.05, "ut":0.22, "st":0.07}}
{"vcselab":{"timestamp_begin":1746652546.414355866, "rt":0.81, "ut":0.26, "st":0.07}}
{"link":{"timestamp_begin":1746652547.276374508, "rt":0.44, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746652545.133403207}
{"VCS_COMP_START_TIME": 1746652545.133403207}
{"VCS_COMP_END_TIME": 1746652547.843448783}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 262036}}
{"vcselab": {"peak_mem": 140140}}
