Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\onepulse.vhd" into library work
Parsing entity <onepulse>.
Parsing architecture <a> of entity <onepulse>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <a> of entity <debounce>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\timer_fsm.vhd" into library work
Parsing entity <timer_fsm>.
Parsing architecture <rtl> of entity <timer_fsm>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\timer_counter.vhd" into library work
Parsing entity <timer_counter>.
Parsing architecture <rtl> of entity <timer_counter>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <rtl> of entity <debouncer>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <rtl> of entity <clk_gen>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_counter.vhd" into library work
Parsing entity <clk_counter>.
Parsing architecture <rtl> of entity <clk_counter>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.
WARNING:HDLCompiler:946 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd" Line 120: Actual for formal port rst_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_gen.vhd" Line 31: <dcm27_to_50> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_gen.vhd" Line 46: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_gen.vhd" Line 60: <fd> remains a black-box since it has no binding entity.

Elaborating entity <clk_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <clk_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <debouncer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <debounce> (architecture <a>) from library <work>.

Elaborating entity <timer_counter> (architecture <rtl>) from library <work>.

Elaborating entity <timer_fsm> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd".
WARNING:Xst:647 - Input <i_sw<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_btn<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd" line 118: Output port <clk_27MHz_o> of the instance <clk_gen_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd" line 147: Output port <pb_debounced_one_pulse_o> of the instance <debouncer1_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\top.vhd" line 155: Output port <pb_debounced_one_pulse_o> of the instance <debouncer2_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_gen.vhd".
WARNING:Xst:653 - Signal <clk_27MHz_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <clk_counter_1>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_counter.vhd".
        max_cnt = "10111110101111000010000000"
    Found 26-bit register for signal <counter_r>.
    Found 26-bit adder for signal <adder> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_counter_1> synthesized.

Synthesizing Unit <clk_counter_2>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\clk_counter.vhd".
        max_cnt = "00000001111010000100100000"
    Found 26-bit register for signal <counter_r>.
    Found 26-bit adder for signal <adder> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_counter_2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\debouncer.vhd".
        one_pulse = '0'
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pb_debounced_one_pulse_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <debouncer> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\debounce.vhd".
    Found 1-bit register for signal <pb_debounced>.
    Found 4-bit register for signal <SHIFT_PB>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <timer_counter>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\2_additional\src\rtl\timer_counter.vhd".
WARNING:Xst:647 - Input <clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <one_sec_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cnt_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cnt_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_min_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_hour_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <timer_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 2
# Registers                                            : 6
 1-bit register                                        : 2
 26-bit register                                       : 2
 4-bit register                                        : 2
# Multiplexers                                         : 4
 26-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <debouncer1_i> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <debouncer2_i> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk_counter_i> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk_counter_100Hz_i> is unconnected in block <top>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 2
# Registers                                            : 63
 Flip-Flops                                            : 63
# Multiplexers                                         : 4
 26-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <clk_counter_i> of block <clk_counter_1> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <clk_counter_100Hz_i> of block <clk_counter_2> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <debouncer1_i/debounce_i/pb_debounced> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer1_i/debounce_i/SHIFT_PB_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer1_i/debounce_i/SHIFT_PB_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer1_i/debounce_i/SHIFT_PB_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer1_i/debounce_i/SHIFT_PB_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer2_i/debounce_i/pb_debounced> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer2_i/debounce_i/SHIFT_PB_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer2_i/debounce_i/SHIFT_PB_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer2_i/debounce_i/SHIFT_PB_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <debouncer2_i/debounce_i/SHIFT_PB_0> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <clk_counter_1> ...

Optimizing unit <clk_counter_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4
#      GND                         : 1
#      INV                         : 2
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FD                          : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# IO Buffers                       : 21
#      IBUF                        : 6
#      OBUF                        : 15
# Others                           : 2
#      dcm27_to_50                 : 1
#      timer_fsm                   : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  54576     0%  
 Number of Slice LUTs:                    3  out of  27288     0%  
    Number used as Logic:                 2  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      4
   Number with an unused Flip Flop:       3  out of      4    75%  
   Number with an unused LUT:             1  out of      4    25%  
   Number of fully used LUT-FF pairs:     0  out of      4     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  21  out of    358     5%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50MHz_s                        | NONE(clk_gen_i/dff)    | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.820ns (Maximum Frequency: 549.451MHz)
   Minimum input arrival time before clock: 0.681ns
   Maximum output required time after clock: 1.461ns
   Maximum combinational path delay: 2.264ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz_s'
  Clock period: 1.820ns (frequency: 549.451MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.820ns (Levels of Logic = 0)
  Source:            clk_gen_i/shift_reg16 (FF)
  Destination:       clk_gen_i/dff (FF)
  Source Clock:      clk_50MHz_s rising
  Destination Clock: clk_50MHz_s rising

  Data Path: clk_gen_i/shift_reg16 to clk_gen_i/dff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   1.746   0.000  clk_gen_i/shift_reg16 (clk_gen_i/shift_rst_s)
     FD:D                      0.074          clk_gen_i/dff
    ----------------------------------------
    Total                      1.820ns (1.820ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50MHz_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 0)
  Source:            clk_gen_i/DMC:LOCKED (PAD)
  Destination:       clk_gen_i/shift_reg16 (FF)
  Destination Clock: clk_50MHz_s rising

  Data Path: clk_gen_i/DMC:LOCKED to clk_gen_i/shift_reg16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dcm27_to_50:LOCKED     1   0.000   0.681  clk_gen_i/DMC (clk_gen_i/locked_s)
     SRL16:D                  -0.060          clk_gen_i/shift_reg16
    ----------------------------------------
    Total                      0.681ns (0.000ns logic, 0.681ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz_s'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.461ns (Levels of Logic = 1)
  Source:            clk_gen_i/dff (FF)
  Destination:       timer_fsm_i:rst_i (PAD)
  Source Clock:      clk_50MHz_s rising

  Data Path: clk_gen_i/dff to timer_fsm_i:rst_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  clk_gen_i/dff (clk_gen_i/dff_out_r)
     INV:I->O              0   0.255   0.000  clk_gen_i/reset_o1_INV_0 (rst_locked_s)
    timer_fsm:rst_i            0.000          timer_fsm_i
    ----------------------------------------
    Total                      1.461ns (0.780ns logic, 0.681ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.264ns (Levels of Logic = 2)
  Source:            in_rst (PAD)
  Destination:       clk_gen_i/DMC:RESET (PAD)

  Data Path: in_rst to clk_gen_i/DMC:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  in_rst_IBUF (in_rst_IBUF)
     INV:I->O              0   0.255   0.000  in_rst_INV_1_o1_INV_0 (in_rst_INV_1_o)
    dcm27_to_50:RESET          0.000          clk_gen_i/DMC
    ----------------------------------------
    Total                      2.264ns (1.583ns logic, 0.681ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50MHz_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz_s    |    1.820|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 259544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    4 (   0 filtered)

