#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\va_math.vpi";
S_00000203dda2d280 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v00000203dd97ea80_0 .var "clk", 0 0;
S_00000203dda2d410 .scope module, "top" "top" 2 7, 3 3 0, S_00000203dda2d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
P_00000203dd916de0 .param/l "DATA_STACK_SIZE" 1 4 4, +C4<00000000000000000000000000001000>;
P_00000203dd916e18 .param/l "PROG_MEM_SIZE" 1 4 7, +C4<00000000000000000000000000010000>;
P_00000203dd916e50 .param/l "PROG_MEM_WIDTH" 1 4 8, +C4<00000000000000000000000000000100>;
P_00000203dd916e88 .param/l "RET_STACK_SIZE" 1 4 5, +C4<00000000000000000000000000001000>;
P_00000203dd916ec0 .param/l "STACK_WIDTH" 1 4 6, +C4<00000000000000000000000000001000>;
L_00000203dd92ca90 .functor BUFZ 1, v00000203dd97ea80_0, C4<0>, C4<0>, C4<0>;
v00000203dd97f5c0_0 .net "CLK", 0 0, v00000203dd97ea80_0;  1 drivers
v00000203dd97f7a0_0 .net "clk", 0 0, L_00000203dd92ca90;  1 drivers
o00000203dd92dfd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000203dd97f3e0_0 .net "data_stack_addr", 7 0, o00000203dd92dfd8;  0 drivers
o00000203dd92e038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000203dd97e8a0_0 .net "data_stack_in", 7 0, o00000203dd92e038;  0 drivers
v00000203dd97f480_0 .net "data_stack_out", 7 0, v00000203dd8f2da0_0;  1 drivers
o00000203dd92e098 .functor BUFZ 1, C4<z>; HiZ drive
v00000203dd97f200_0 .net "data_stack_wen", 0 0, o00000203dd92e098;  0 drivers
o00000203dd92e1b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000203dd97f520_0 .net "prog_mem_addr", 15 0, o00000203dd92e1b8;  0 drivers
v00000203dd97f340_0 .net "prog_mem_out", 3 0, v00000203dd924af0_0;  1 drivers
o00000203dd92e368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000203dd97e940_0 .net "ret_stack_addr", 7 0, o00000203dd92e368;  0 drivers
o00000203dd92e398 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000203dd97f660_0 .net "ret_stack_in", 7 0, o00000203dd92e398;  0 drivers
v00000203dd97eda0_0 .net "ret_stack_out", 7 0, v00000203dd97f160_0;  1 drivers
o00000203dd92e3f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000203dd97e9e0_0 .net "ret_stack_wen", 0 0, o00000203dd92e3f8;  0 drivers
S_00000203dda2d5a0 .scope module, "data_stack" "mem" 3 27, 5 1 0, S_00000203dda2d410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "clk";
P_00000203dd8f3530 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_00000203dd8f3568 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000203dd8f33d0_0 .net "addr", 7 0, o00000203dd92dfd8;  alias, 0 drivers
v00000203dd92c240_0 .net "clk", 0 0, L_00000203dd92ca90;  alias, 1 drivers
v00000203dd9198e0_0 .net "in", 7 0, o00000203dd92e038;  alias, 0 drivers
v00000203dd919980 .array "mem", 0 128, 7 0;
v00000203dd8f2da0_0 .var "out", 7 0;
v00000203dd8f2e40_0 .net "wen", 0 0, o00000203dd92e098;  alias, 0 drivers
E_00000203dd92bb00 .event posedge, v00000203dd92c240_0;
S_00000203dd8f2ee0 .scope module, "prog_mem" "mem" 3 45, 5 1 0, S_00000203dda2d410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "clk";
P_00000203dda29790 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000010000>;
P_00000203dda297c8 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
v00000203dd8f3070_0 .net "addr", 15 0, o00000203dd92e1b8;  alias, 0 drivers
v00000203dd8f3110_0 .net "clk", 0 0, L_00000203dd92ca90;  alias, 1 drivers
L_00000203dd97fc68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000203dd8f31b0_0 .net "in", 3 0, L_00000203dd97fc68;  1 drivers
v00000203dd924a50 .array "mem", 0 32768, 3 0;
v00000203dd924af0_0 .var "out", 3 0;
L_00000203dd97fcb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000203dd924b90_0 .net "wen", 0 0, L_00000203dd97fcb0;  1 drivers
S_00000203dd924c30 .scope module, "ret_stack" "mem" 3 36, 5 1 0, S_00000203dda2d410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "clk";
P_00000203dd924dc0 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
P_00000203dd924df8 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
v00000203dd924e40_0 .net "addr", 7 0, o00000203dd92e368;  alias, 0 drivers
v00000203dd97ebc0_0 .net "clk", 0 0, L_00000203dd92ca90;  alias, 1 drivers
v00000203dd97f2a0_0 .net "in", 7 0, o00000203dd92e398;  alias, 0 drivers
v00000203dd97ef80 .array "mem", 0 128, 7 0;
v00000203dd97f160_0 .var "out", 7 0;
v00000203dd97f700_0 .net "wen", 0 0, o00000203dd92e3f8;  alias, 0 drivers
    .scope S_00000203dda2d5a0;
T_0 ;
    %wait E_00000203dd92bb00;
    %load/vec4 v00000203dd8f2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000203dd9198e0_0;
    %load/vec4 v00000203dd8f33d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203dd919980, 0, 4;
T_0.0 ;
    %load/vec4 v00000203dd8f33d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000203dd919980, 4;
    %assign/vec4 v00000203dd8f2da0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000203dd924c30;
T_1 ;
    %wait E_00000203dd92bb00;
    %load/vec4 v00000203dd97f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000203dd97f2a0_0;
    %load/vec4 v00000203dd924e40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203dd97ef80, 0, 4;
T_1.0 ;
    %load/vec4 v00000203dd924e40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000203dd97ef80, 4;
    %assign/vec4 v00000203dd97f160_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000203dd8f2ee0;
T_2 ;
    %wait E_00000203dd92bb00;
    %load/vec4 v00000203dd924b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000203dd8f31b0_0;
    %load/vec4 v00000203dd8f3070_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000203dd924a50, 0, 4;
T_2.0 ;
    %load/vec4 v00000203dd8f3070_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000203dd924a50, 4;
    %assign/vec4 v00000203dd924af0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000203dda2d280;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203dd97ea80_0, 0, 1;
    %delay 16, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000203dda2d280;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000203dd97ea80_0;
    %inv;
    %store/vec4 v00000203dd97ea80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./src/consts.vh";
    "./src/mem.v";
