Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Apr  7 16:03:51 2016
| Host         : strudel running 64-bit SUSE Linux Enterprise Server 11 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file network_2x2_wrapper_timing_summary_routed.rpt -rpx network_2x2_wrapper_timing_summary_routed.rpx
| Design       : network_2x2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.009        0.000                      0                12547        0.029        0.000                      0                12547        4.020        0.000                       0                  4667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.009        0.000                      0                12547        0.029        0.000                      0                12547        4.020        0.000                       0                  4667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.642ns (7.916%)  route 7.468ns (92.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.846    11.248    network_2x2_i/noc_router_SW_0/inst/N_FIFO/SR[0]
    SLICE_X60Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.533    12.712    network_2x2_i/noc_router_SW_0/inst/N_FIFO/clk
    SLICE_X60Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[1]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y66         FDRE (Setup_fdre_C_R)       -0.429    12.258    network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.642ns (7.916%)  route 7.468ns (92.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.846    11.248    network_2x2_i/noc_router_SW_0/inst/N_FIFO/SR[0]
    SLICE_X60Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.533    12.712    network_2x2_i/noc_router_SW_0/inst/N_FIFO/clk
    SLICE_X60Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X60Y66         FDRE (Setup_fdre_C_R)       -0.429    12.258    network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/reg_data_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.642ns (8.130%)  route 7.255ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.632    11.035    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/SR[0]
    SLICE_X54Y65         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/reg_data_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.530    12.709    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/clk
    SLICE_X54Y65         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/reg_data_out_reg[20]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X54Y65         FDRE (Setup_fdre_C_R)       -0.524    12.160    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[3].REG_IN/reg_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.642ns (8.084%)  route 7.300ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.677    11.080    network_2x2_i/noc_router_SW_0/inst/N_FIFO/SR[0]
    SLICE_X59Y65         FDSE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.531    12.710    network_2x2_i/noc_router_SW_0/inst/N_FIFO/clk
    SLICE_X59Y65         FDSE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[0]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X59Y65         FDSE (Setup_fdse_C_S)       -0.429    12.256    network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.642ns (8.084%)  route 7.300ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.677    11.080    network_2x2_i/noc_router_SW_0/inst/N_FIFO/SR[0]
    SLICE_X59Y65         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.531    12.710    network_2x2_i/noc_router_SW_0/inst/N_FIFO/clk
    SLICE_X59Y65         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[3]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X59Y65         FDRE (Setup_fdre_C_R)       -0.429    12.256    network_2x2_i/noc_router_SW_0/inst/N_FIFO/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.207%)  route 7.180ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.557    10.960    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/SR[0]
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.529    12.708    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/clk
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[14]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y66         FDRE (Setup_fdre_C_R)       -0.524    12.159    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.207%)  route 7.180ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.557    10.960    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/SR[0]
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.529    12.708    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/clk
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[30]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y66         FDRE (Setup_fdre_C_R)       -0.524    12.159    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.207%)  route 7.180ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.557    10.960    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/SR[0]
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.529    12.708    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/clk
    SLICE_X54Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[31]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y66         FDRE (Setup_fdre_C_R)       -0.524    12.159    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[0].REG_IN/reg_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.207%)  route 7.180ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.557    10.960    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/SR[0]
    SLICE_X55Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.529    12.708    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/clk
    SLICE_X55Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[14]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X55Y66         FDRE (Setup_fdre_C_R)       -0.429    12.254    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.642ns (8.207%)  route 7.180ns (91.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.844     3.138    network_2x2_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  network_2x2_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=201, routed)         2.623     6.279    network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/rst
    SLICE_X30Y85         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  network_2x2_i/noc_router_SW_0/inst/E_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=698, routed)         4.557    10.960    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/SR[0]
    SLICE_X55Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        1.529    12.708    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/clk
    SLICE_X55Y66         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[18]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X55Y66         FDRE (Setup_fdre_C_R)       -0.429    12.254    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[1].REG_IN/reg_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.144%)  route 0.171ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.659     0.995    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.171     1.307    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y99         SRL16E                                       r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.845     1.211    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 network_2x2_i/noc_router_SE_0/inst/N_OUTPUT_BUFFER/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.875%)  route 0.204ns (59.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.555     0.891    network_2x2_i/noc_router_SE_0/inst/N_OUTPUT_BUFFER/clk
    SLICE_X49Y93         FDRE                                         r  network_2x2_i/noc_router_SE_0/inst/N_OUTPUT_BUFFER/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  network_2x2_i/noc_router_SE_0/inst/N_OUTPUT_BUFFER/data_out_reg[0]/Q
                         net (fo=4, routed)           0.204     1.236    network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/S_RX[0]
    SLICE_X53Y91         FDRE                                         r  network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.819     1.185    network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/clk
    SLICE_X53Y91         FDRE                                         r  network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.046     1.196    network_2x2_i/noc_router_NE_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/TX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.534%)  route 0.174ns (43.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.550     0.886    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/s00_axi_aclk
    SLICE_X52Y88         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/TX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/TX_reg[8]/Q
                         net (fo=1, routed)           0.174     1.187    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/TX_reg_n_0_[8]
    SLICE_X48Y89         LUT5 (Prop_lut5_I4_O)        0.098     1.285 r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.285    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/reg_TX[8]
    SLICE_X48Y89         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.822     1.188    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y89         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.092     1.245    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.576     0.912    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.169    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y94         SRLC32E                                      r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.843     1.209    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.269%)  route 0.157ns (52.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.656     0.992    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.157     1.290    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X31Y99         FDRE                                         r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.845     1.211    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.071     1.247    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.166%)  route 0.199ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.555     0.891    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y95         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=2, routed)           0.199     1.217    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1[8]
    SLICE_X53Y98         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.821     1.187    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y98         FDRE                                         r  network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.016     1.168    network_2x2_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.945%)  route 0.262ns (65.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.638     0.974    network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y101        FDRE                                         r  network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/Q
                         net (fo=1, routed)           0.262     1.377    network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/Q[11]
    SLICE_X50Y103        FDRE                                         r  network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.906     1.272    network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X50Y103        FDRE                                         r  network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.090     1.323    network_2x2_i/network_interface_3/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 network_2x2_i/noc_router_NW_0/inst/S_OUTPUT_BUFFER/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/reg_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.653%)  route 0.230ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.547     0.883    network_2x2_i/noc_router_NW_0/inst/S_OUTPUT_BUFFER/clk
    SLICE_X50Y66         FDRE                                         r  network_2x2_i/noc_router_NW_0/inst/S_OUTPUT_BUFFER/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  network_2x2_i/noc_router_NW_0/inst/S_OUTPUT_BUFFER/data_out_reg[4]/Q
                         net (fo=4, routed)           0.230     1.276    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/N_RX[4]
    SLICE_X48Y67         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/reg_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.816     1.182    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/clk
    SLICE_X48Y67         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/reg_data_out_reg[4]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.072     1.219    network_2x2_i/noc_router_SW_0/inst/N_FIFO/genblk2[2].REG_IN/reg_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/reg_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.548     0.884    network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/clk
    SLICE_X44Y80         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[15]/Q
                         net (fo=4, routed)           0.236     1.261    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/W_RX[15]
    SLICE_X50Y80         FDRE                                         r  network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/reg_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.810     1.176    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/clk
    SLICE_X50Y80         FDRE                                         r  network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/reg_data_out_reg[15]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.059     1.200    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[0].REG_IN/reg_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.692%)  route 0.229ns (58.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.547     0.883    network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/clk
    SLICE_X46Y79         FDRE                                         r  network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  network_2x2_i/noc_router_SW_0/inst/E_OUTPUT_BUFFER/data_out_reg[28]/Q
                         net (fo=4, routed)           0.229     1.276    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/W_RX[28]
    SLICE_X52Y79         FDRE                                         r  network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    network_2x2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4667, routed)        0.809     1.175    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/clk
    SLICE_X52Y79         FDRE                                         r  network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.075     1.215    network_2x2_i/noc_router_SE_0/inst/W_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { network_2x2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  network_2x2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/RTS_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y74    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y74    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y73    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y74    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y73    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y74    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y71    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y74    network_2x2_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[16]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    network_2x2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



