-- SPDX-FileCopyrightText: 2022 Google LLC
--
-- SPDX-License-Identifier: Apache-2.0
{-# LANGUAGE ApplicativeDo #-}
{-# LANGUAGE GADTs #-}
{-# LANGUAGE MultiWayIf #-}
{-# LANGUAGE NumericUnderscores #-}
{-# LANGUAGE RecordWildCards #-}

import Bittide.DoubleBufferedRam (InitialContent (..), wbStorage')
import Bittide.SharedTypes hiding (delayControls)
import Bittide.Wishbone (singleMasterInterconnect')
import Clash.Prelude hiding (not, (&&))
import Clash.Signal.Internal (Signal ((:-)))
import Control.Monad
import qualified Data.ByteString as BS
import qualified Data.IntMap as I
import qualified Data.List as L
import Data.Maybe (catMaybes)
import GHC.Base (assert)
import GHC.IO.Handle
import GHC.Stack (HasCallStack)
import Protocols.Wishbone
import System.Environment
import System.IO (stdout)
import Text.Printf
import Utils.ReadElf
import VexRiscv
import Prelude as P hiding ((||))
import Data.Char (chr)
import Utils.Storage (storage)

--------------------------------------
--
-- Debugging configuration
--
--------------------------------------

data DebugConfiguration where
  -- | Run a program and only output what the program writes to the
  --   character-device
  RunCharacterDevice :: DebugConfiguration
  -- | Run a program and print detailed information of CPU bus interactions
  InspectBusses ::
    -- | # of cycles the program takes to initialise the instruction memory
    Int ->
    -- | # of "uninteresting" cycles to skip, such as runtime setup code
    Int ->
    -- | # of "interesting" cycles to inspect
    Maybe Int ->
    -- | inspect instruct-bus interactions
    Bool ->
    -- | inspect data-bus interactions
    Bool ->
    DebugConfiguration
  -- | Run a program and output all the write operations
  InspectWrites :: DebugConfiguration

-- change this variable to the configuration you want to use

debugConfig :: DebugConfiguration
debugConfig =
  -- InspectWrites
  RunCharacterDevice

--
{-
  InspectBusses
    500
    0
    (Just 150)
    True
    True
-- -}

--------------------------------------

emptyInput :: Input
emptyInput =
  Input
    { timerInterrupt = low,
      externalInterrupt = low,
      softwareInterrupt = low,
      iBusWbS2M = (emptyWishboneS2M @(BitVector 32)) {readData = 0},
      dBusWbS2M = (emptyWishboneS2M @(BitVector 32)) {readData = 0}
    }

type Memory dom =
  ( Signal dom (WishboneM2S 32 4 (BitVector 32)) ->
    Signal dom (WishboneS2M (BitVector 32))
  )

-- When passing S2M values from Haskell to VexRiscv over the FFI, undefined
-- bits/values cause errors when forcing their evaluation to something that can
-- be passed through the FFI.
--
-- This function makes sure the Wishbone S2M values are free from undefined bits.
makeDefined :: WishboneS2M (BitVector 32) -> WishboneS2M (BitVector 32)
makeDefined wb = wb {readData = defaultX 0 (readData wb)}

defaultX :: (NFDataX a) => a -> a -> a
defaultX dflt val
  | hasUndefined val = dflt
  | otherwise = val

{-
Address space

0b0000 0x0000_0000 Character device / Debug addresses
0b0010 0x2000_0000 Boot instruction memory
0b0100 0x4000_0000 Boot data memory
0b0110 0x6000_0000 Loaded instruction memory
0b1000 0x8000_0000 Loaded data memory

for instruction bus

0b000 0x0 dummy
0b001 0x2 boot instructions
0b010 0x4 dummy
0b011 0x6 loaded instruction memory
0b100 0x8 dummy

for data bus

0b000 0x0 dummy
0b001 0x2 dummy
0b010 0x4 boot data memory
0b011 0x6 loaded instruction memory
0b100 0x8 loaded data memory

-}

cpu ::
  (HasCallStack, HiddenClockResetEnable dom) =>
  Memory dom ->
  Memory dom ->
  ( Signal dom Output,
    -- writes
    Signal dom (Maybe (BitVector 32, BitVector 32)),
    -- iBus responses
    Signal dom (WishboneS2M (BitVector 32)),
    -- dBus responses
    Signal dom (WishboneS2M (BitVector 32))
  )
cpu bootIMem bootDMem = (output, writes, iS2M, dS2M)
  where
    output = vexRiscv (emptyInput :- input)
    dM2S = dBusWbM2S <$> output

    errS2M = emptyWishboneS2M {err = True}

    (iS2M, unbundle -> (_ :> bootIM2S :> _ :> loadedIM2S :> _ :> Nil)) =
      singleMasterInterconnect'
        -- 3 bit prefix
        (0b000 :> 0b001 :> 0b010 :> 0b011 :> 0b100 :> Nil)
        (unBusAddr . iBusWbM2S <$> output)
        (bundle (pure errS2M :> bootIS2M :> pure errS2M :> loadedIS2M :> pure errS2M :> Nil))

    bootIS2M = bootIMem (mapAddr @29 @32 resize <$> bootIM2S)
    (loadedIS2M, loadedIS2MDbus) =
      dualPortStorage
        (Undefined :: InitialContent (512 * 1024) (Bytes 4))
        -- port A, prioritised, instruction bus
        (mapAddr @29 @32 resize <$> loadedIM2S)
        -- port B, data bus
        (mapAddr @29 @32 resize <$> loadedIM2SDbus)

    dummy = dummyWb

    dummyS2M = dummy (mapAddr @29 @32 resize <$> dummyM2S)
    bootDS2M = bootDMem (mapAddr @29 @32 resize <$> bootDM2S)
    loadedDS2M = wbStorage' (Undefined :: InitialContent (512 * 1024) (Bytes 4)) (mapAddr @29 @32 resize <$> loadedDM2S)

    (dS2M, unbundle -> (dummyM2S :> _ :> bootDM2S :> loadedIM2SDbus :> loadedDM2S :> Nil)) =
      singleMasterInterconnect'
        -- 3 bit prefix
        (0b000 :> 0b001 :> 0b010 :> 0b011 :> 0b100 :> Nil)
        (unBusAddr . dBusWbM2S <$> output)
        ( bundle
            (dummyS2M :> pure errS2M :> bootDS2M :> loadedIS2MDbus :> loadedDS2M :> Nil)
        )

    input =
      ( \iBus dBus ->
          Input
            { timerInterrupt = low,
              externalInterrupt = low,
              softwareInterrupt = low,
              iBusWbS2M = makeDefined iBus,
              dBusWbS2M = makeDefined dBus
            }
      )
        <$> iS2M
        <*> dS2M

    unBusAddr = mapAddr ((`shiftL` 2) . extend @_ @_ @2)

    writes =
      mux
        ( (busCycle <$> dM2S)
            .&&. (strobe <$> dM2S)
            .&&. (writeEnable <$> dM2S)
            .&&. (acknowledge <$> dS2M)
        )
        ( do
            dM2S' <- dM2S
            pure $ Just (extend (addr dM2S') `shiftL` 2, writeData dM2S')
        )
        (pure Nothing)

mapAddr :: (BitVector aw1 -> BitVector aw2) -> WishboneM2S aw1 selWidth a -> WishboneM2S aw2 selWidth a
mapAddr f wb = wb {addr = f (addr wb)}

-- | Wishbone circuit that always acknowledges every request
--
-- Used for the character device. The character device address gets mapped to this
-- component because if it were to be routed to the data memory (where this address is
-- not in the valid space) it would return ERR and would halt execution.
dummyWb :: (HiddenClockResetEnable dom) => Memory dom
dummyWb m2s' = delayControls m2s' (reply <$> m2s')
  where
    reply WishboneM2S {..} =
      (emptyWishboneS2M @(BitVector 32)) {acknowledge = acknowledge, readData = 0}
      where
        acknowledge = busCycle && strobe

    -- \| Delays the output controls to align them with the actual read / write timing.
    delayControls ::
      (HiddenClockResetEnable dom, NFDataX a) =>
      Signal dom (WishboneM2S addressWidth selWidth a) -> -- current M2S signal
      Signal dom (WishboneS2M a) ->
      Signal dom (WishboneS2M a)
    delayControls m2s s2m0 = mux inCycle s2m1 (pure emptyWishboneS2M)
      where
        inCycle = (busCycle <$> m2s) .&&. (strobe <$> m2s)

        -- It takes a single cycle to lookup elements in a block ram. We can therfore
        -- only process a request every other clock cycle.
        ack = (acknowledge <$> s2m0) .&&. (not <$> delayedAck) .&&. inCycle
        err1 = (err <$> s2m0) .&&. inCycle
        delayedAck = register False ack
        delayedErr1 = register False err1
        s2m1 =
          (\wb newAck newErr -> wb {acknowledge = newAck, err = newErr})
            <$> s2m0
            <*> delayedAck
            <*> delayedErr1

loadProgram :: (HiddenClockResetEnable dom) => FilePath -> IO (Memory dom, Memory dom)
loadProgram path = do
  elfBytes <- BS.readFile path
  let (entry, iMem, dMem) = readElfFromMemory elfBytes

  assert (entry == 0x2000_0000) (pure ())

  let
      endianSwap dat =
        L.concatMap (\[a, b, c, d] -> [d, c, b, a]) $
        chunkFill 4 0 dat

      -- endian swap instructions
      iMemContents = endianSwap $
        content iMem <> [0, 0, 0, 0, 0, 0, 0, 0]
      dMemContents = endianSwap $
        content dMem <> [0, 0, 0, 0, 0, 0, 0, 0]


  let instrMem = storage iMemContents
      dataMem = storage dMemContents

  pure (instrMem, dataMem)
  where
    content :: BinaryData -> [BitVector 8]
    content bin = L.map snd $ I.toAscList bin

    chunkFill :: Int -> a -> [a] -> [[a]]
    chunkFill _ _ [] = []
    chunkFill n fill xs =
      let (first0, rest) = L.splitAt n xs
          first1 = first0 <> L.replicate (n - L.length first0) fill
       in first1 : chunkFill n fill rest

dualPortStorage ::
  forall dom n addrWidth .
  (HiddenClockResetEnable dom, KnownNat n, KnownNat addrWidth, 1 <= n, 2 <= addrWidth) =>
  InitialContent n (Bytes 4) ->
  -- port A
  Signal dom (WishboneM2S addrWidth 4 (Bytes 4)) ->
  -- port B
  Signal dom (WishboneM2S addrWidth 4 (Bytes 4)) ->
  ( Signal dom (WishboneS2M (Bytes 4)) -- port A
  , Signal dom (WishboneS2M (Bytes 4)) -- port B
  )
dualPortStorage initContent aM2S bM2S = (aS2M, bS2M)
  where
    (unbundle -> (aS2M, bS2M)) = mux bSelected
      (bundle (pure emptyWishboneS2M, ramOut))
      (bundle (ramOut, pure emptyWishboneS2M))

    active m2s = busCycle m2s && strobe m2s

    -- when ONLY B is active, use B, otherwise prioritize A
    bSelected = (not . active <$> aM2S) .&&. (active <$> bM2S)

    cM2S = mux bSelected bM2S aM2S
    ramOut = wbStorage' initContent cM2S

main :: IO ()
main = do
  elfFile <- L.head <$> getArgs

  (iMem, dMem) <-
    withClockResetEnable @System clockGen resetGen enableGen $
      loadProgram @System elfFile

  let cpuOut@(unbundle -> (_circuit, writes, iBus, dBus)) =
        withClockResetEnable @System clockGen (resetGenN (SNat @2)) enableGen $
          bundle (cpu iMem dMem)

  case debugConfig of
    RunCharacterDevice ->
      forM_ (sample_lazy @System (bundle (dBus, iBus, writes))) $ \(dS2M, iS2M, write) -> do
        when (err dS2M) $
          putStrLn "D-bus ERR reply"

        when (err iS2M) $
          putStrLn "I-bus ERR reply"
        
        case write of
          Just (addr, value) | addr == 0x0000_1000 -> do
            let (_ :: BitVector 24, b :: BitVector 8) = unpack value
            putChar $ chr (fromEnum b)
            hFlush stdout
          _ -> pure ()
      -- performPrintsToStdout 0x0000_1000 (sample_lazy $ bitCoerce <$> writes)
    InspectBusses initCycles uninteresting interesting iEnabled dEnabled -> do
      
      let skipTotal = initCycles + uninteresting

      let sampled = case interesting of
            Nothing -> L.zip [0 ..] $ sample_lazy @System cpuOut
            Just nInteresting ->
              let total = initCycles + uninteresting + nInteresting in L.zip [0 ..] $ L.take total $ sample_lazy @System cpuOut

      forM_ sampled $ \(i, (out, _, iBusS2M, dBusS2M)) -> do
        let doPrint = i >= skipTotal

        -- I-bus interactions

        when (doPrint && iEnabled) $ do
          let iBusM2S = iBusWbM2S out
          let iAddr = toInteger (addr iBusM2S) -- `shiftL` 2

          let cyc = if busCycle iBusM2S then "CYC" else "   "
          let stb = if strobe iBusM2S then "STB" else "   "

          let iResp =
                if
                    | acknowledge iBusS2M -> "ACK  "
                    | err iBusS2M -> "ERR  "
                    | retry iBusS2M -> "RETRY"
                    | otherwise -> "NONE "

          let iRespData =
                if acknowledge iBusS2M
                  then printf "% 8X" (toInteger $ readData iBusS2M)
                  else "<no data>"

          putStr $
            "iM2S:   ("
              <> (cyc <> " " <> stb)
              <> ") "
              <> "("
              <> showX (busSelect iBusM2S)
              <> ") "
              <> printf "% 8X" iAddr
              <> " ("
              <> printf "%X" (iAddr `shiftL` 2)
              <> ")"
          putStrLn $ "            - iS2M: " <> iResp <> " - " <> iRespData

        -- D-bus interactions

        when (doPrint && dEnabled) $ do
          let dBusM2S = dBusWbM2S out
          let dAddr = toInteger (addr dBusM2S) -- `shiftL` 2
          let dWrite = writeEnable dBusM2S
          let cyc = if busCycle dBusM2S then "CYC" else "   "
          let stb = if strobe dBusM2S then "STB" else "   "
          let dValid = busCycle dBusM2S && strobe dBusM2S
          let dActive = busCycle dBusM2S

          let mode = if dWrite then "W" else "R"

          let dResp =
                if
                    | acknowledge dBusS2M -> "ACK  "
                    | err dBusS2M -> "ERR  "
                    | retry dBusS2M -> "RETRY"
                    | otherwise -> "NONE "

          let dRespData
                | acknowledge dBusS2M && hasUndefined (readData dBusS2M) && not dWrite = printf " - undefined!!"
                | acknowledge dBusS2M && not dWrite = printf " - % 8X" (toInteger $ readData dBusS2M)
                | not dWrite = " - <no data>"
                | otherwise = ""

          let writeDat =
                if dValid && dWrite
                  then printf "% 8X" (toInteger $ writeData dBusM2S)
                  else " no data"

          when (dActive || hasTerminateFlag dBusS2M) $ do
            putStr $
              "dM2S: "
                <> mode
                <> " ("
                <> (cyc <> " " <> stb)
                <> ") "
                <> "("
                <> showX (busSelect dBusM2S)
                <> ") "
                <> printf "% 8X" dAddr
                <> " ("
                <> printf "% 8X" (dAddr `shiftL` 2)
                <> ") "
                <> "<"
                <> writeDat
                <> "> - "
            putStrLn $ "dS2M: " <> dResp <> dRespData
    InspectWrites ->
      forM_ (catMaybes $ sample_lazy @System writes) $ \(addr, value) -> do
        printf "W: % 8X <- % 8X\n" (toInteger addr) (toInteger value)
