Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar  4 20:39:11 2025
| Host         : C27-5CG3121G31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 5.068ns (48.122%)  route 5.464ns (51.878%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.351     3.792    btnC_IBUF
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.113     7.029    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.532 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.532    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 4.296ns (69.838%)  route 1.855ns (30.162%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]/G
    SLICE_X63Y17         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]/Q
                         net (fo=1, routed)           1.855     2.622    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.152 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.152    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.023ns  (logic 4.156ns (69.011%)  route 1.866ns (30.989%))
  Logic Levels:           2  (LDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDPE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/G
    SLICE_X64Y16         LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/Q
                         net (fo=1, routed)           1.866     2.491    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.023 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.023    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.160ns (69.092%)  route 1.861ns (30.908%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/Q
                         net (fo=1, routed)           1.861     2.486    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.021 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.021    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 4.136ns (68.966%)  route 1.861ns (31.034%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/Q
                         net (fo=1, routed)           1.861     2.486    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.997 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.997    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 1.572ns (26.429%)  route 4.377ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=13, routed)          3.713     5.161    SEVEN_SEGMENT_DECODER/sw_IBUF[3]
    SLICE_X64Y16         LUT3 (Prop_lut3_I2_O)        0.124     5.285 f  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_3/O
                         net (fo=2, routed)           0.665     5.950    SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_3_n_0
    SLICE_X64Y16         LDCE                                         f  SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 1.572ns (26.429%)  route 4.377ns (73.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=13, routed)          3.713     5.161    SEVEN_SEGMENT_DECODER/sw_IBUF[3]
    SLICE_X64Y16         LUT3 (Prop_lut3_I2_O)        0.124     5.285 f  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_3/O
                         net (fo=2, routed)           0.665     5.950    SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_3_n_0
    SLICE_X64Y16         LDPE                                         f  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.161ns (70.840%)  route 1.713ns (29.160%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/Q
                         net (fo=1, routed)           1.713     2.338    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.873 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.873    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 4.145ns (71.243%)  route 1.673ns (28.757%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/G
    SLICE_X64Y17         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/Q
                         net (fo=1, routed)           1.673     2.298    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.818 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.818    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 1.594ns (27.987%)  route 4.103ns (72.013%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=13, routed)          3.721     5.169    SEVEN_SEGMENT_DECODER/sw_IBUF[3]
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.146     5.315 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_1/O
                         net (fo=1, routed)           0.382     5.697    SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_1_n_0
    SLICE_X64Y16         LDPE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.384ns (83.142%)  route 0.281ns (16.858%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]/G
    SLICE_X64Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]/Q
                         net (fo=1, routed)           0.281     0.459    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.664 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.664    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 0.277ns (16.060%)  route 1.447ns (83.940%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=13, routed)          1.447     1.679    SEVEN_SEGMENT_DECODER/sw_IBUF[2]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.724 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]_i_1_n_0
    SLICE_X63Y17         LDCE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.399ns (81.005%)  route 0.328ns (18.995%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/G
    SLICE_X64Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/Q
                         net (fo=1, routed)           0.328     0.506    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.727 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.727    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.414ns (79.909%)  route 0.356ns (20.091%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/Q
                         net (fo=1, routed)           0.356     0.534    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.770 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.770    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 0.264ns (14.832%)  route 1.516ns (85.168%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.396     1.617    SEVEN_SEGMENT_DECODER/sw_IBUF[0]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.043     1.660 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_1/O
                         net (fo=1, routed)           0.119     1.780    SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]_i_1_n_0
    SLICE_X64Y16         LDPE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 0.266ns (14.944%)  route 1.514ns (85.056%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.403     1.624    SEVEN_SEGMENT_DECODER/sw_IBUF[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.669 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     1.780    SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]_i_1_n_0
    SLICE_X64Y16         LDCE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 0.266ns (14.898%)  route 1.519ns (85.102%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.407     1.628    SEVEN_SEGMENT_DECODER/sw_IBUF[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.673 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.785    SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]_i_1_n_0
    SLICE_X64Y18         LDCE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 0.269ns (15.012%)  route 1.523ns (84.988%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.403     1.624    SEVEN_SEGMENT_DECODER/sw_IBUF[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.672 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]_i_1/O
                         net (fo=1, routed)           0.119     1.792    SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]_i_1_n_0
    SLICE_X64Y17         LDCE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 0.269ns (15.006%)  route 1.523ns (84.994%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=10, routed)          1.407     1.628    SEVEN_SEGMENT_DECODER/sw_IBUF[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.676 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     1.792    SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]_i_1_n_0
    SLICE_X64Y17         LDCE                                         r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.390ns (77.006%)  route 0.415ns (22.994%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         LDCE                         0.000     0.000 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/G
    SLICE_X64Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  SEVEN_SEGMENT_DECODER/o_seg_n_reg[0]/Q
                         net (fo=1, routed)           0.415     0.593    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.805 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.805    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





