{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726154825491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726154825493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 10:27:05 2024 " "Processing started: Thu Sep 12 10:27:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726154825493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726154825493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602_cust_char -c lcd1602_cust_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602_cust_char -c lcd1602_cust_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726154825493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726154826104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726154826105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602_cust_char.v(124) " "Verilog HDL information at lcd1602_cust_char.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726154836560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602_cust_char.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602_cust_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602_cust_char " "Found entity 1: lcd1602_cust_char" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726154836569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726154836569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd1602_cust_char " "Elaborating entity \"lcd1602_cust_char\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726154836781 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "411 0 63 lcd1602_cust_char.v(85) " "Verilog HDL warning at lcd1602_cust_char.v(85): number of words (411) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 85 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726154836791 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd1602_cust_char.v(109) " "Verilog HDL assignment warning at lcd1602_cust_char.v(109): truncated value with size 32 to match size of target (20)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836812 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "411 0 63 lcd1602_cust_char.v(159) " "Verilog HDL warning at lcd1602_cust_char.v(159): number of words (411) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 159 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726154836814 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd1602_cust_char.v(172) " "Verilog HDL assignment warning at lcd1602_cust_char.v(172): truncated value with size 32 to match size of target (3)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836815 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd1602_cust_char.v(197) " "Verilog HDL assignment warning at lcd1602_cust_char.v(197): truncated value with size 32 to match size of target (7)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836816 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd1602_cust_char.v(201) " "Verilog HDL assignment warning at lcd1602_cust_char.v(201): truncated value with size 32 to match size of target (4)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836816 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd1602_cust_char.v(203) " "Verilog HDL assignment warning at lcd1602_cust_char.v(203): truncated value with size 32 to match size of target (4)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836816 "|lcd1602_cust_char"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd1602_cust_char.v(188) " "Verilog HDL Case Statement information at lcd1602_cust_char.v(188): all case item expressions in this case statement are onehot" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726154836816 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd1602_cust_char.v(218) " "Verilog HDL assignment warning at lcd1602_cust_char.v(218): truncated value with size 32 to match size of target (8)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836817 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd1602_cust_char.v(228) " "Verilog HDL assignment warning at lcd1602_cust_char.v(228): truncated value with size 32 to match size of target (4)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836817 "|lcd1602_cust_char"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd1602_cust_char.v(215) " "Verilog HDL Case Statement information at lcd1602_cust_char.v(215): all case item expressions in this case statement are onehot" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 215 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726154836817 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd1602_cust_char.v(239) " "Verilog HDL assignment warning at lcd1602_cust_char.v(239): truncated value with size 32 to match size of target (1)" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726154836823 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 lcd1602_cust_char.v(59) " "Net \"config_memory.data_a\" at lcd1602_cust_char.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836826 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 lcd1602_cust_char.v(59) " "Net \"config_memory.waddr_a\" at lcd1602_cust_char.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836827 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.data_a 0 lcd1602_cust_char.v(60) " "Net \"cgram_addrs.data_a\" at lcd1602_cust_char.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836827 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.waddr_a 0 lcd1602_cust_char.v(60) " "Net \"cgram_addrs.waddr_a\" at lcd1602_cust_char.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836827 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 lcd1602_cust_char.v(59) " "Net \"config_memory.we_a\" at lcd1602_cust_char.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836827 "|lcd1602_cust_char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.we_a 0 lcd1602_cust_char.v(60) " "Net \"cgram_addrs.we_a\" at lcd1602_cust_char.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726154836827 "|lcd1602_cust_char"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cgram_addrs " "RAM logic \"cgram_addrs\" is uninferred due to inappropriate RAM size" {  } { { "lcd1602_cust_char.v" "cgram_addrs" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 60 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726154837505 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "config_memory " "RAM logic \"config_memory\" is uninferred due to inappropriate RAM size" {  } { { "lcd1602_cust_char.v" "config_memory" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726154837505 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726154837505 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/db/lcd1602_cust_char.ram0_lcd1602_cust_char_f95500f6.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/db/lcd1602_cust_char.ram0_lcd1602_cust_char_f95500f6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726154837509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "lcd1602_cust_char.v" "" { Text "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/lcd1602_cust_char.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726154837970 "|lcd1602_cust_char|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726154837970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726154838082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726154838803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/output_files/lcd1602_cust_char.map.smsg " "Generated suppressed messages file C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/output_files/lcd1602_cust_char.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726154838934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726154839176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726154839176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726154839336 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726154839336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726154839336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726154839336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726154839382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 10:27:19 2024 " "Processing ended: Thu Sep 12 10:27:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726154839382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726154839382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726154839382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726154839382 ""}
