Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/FIFO_inter
=== Design Unit: work.FIFO_Interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        84         2    97.67%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/FIFO_inter --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           0           1       50.00 
                                         underflow           0           1       50.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         41 
Untoggled Node Count =          2 

Toggle Coverage      =      97.67% (84 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/fifo_DUT/SVA
=== Design Unit: work.FIFO_SVA
=================================================================================

Assertion Coverage:
    Assertions                       8         8         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/fifo_DUT/SVA/assert__7
                     FIFO_SVA.sv(24)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__6
                     FIFO_SVA.sv(21)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__5
                     FIFO_SVA.sv(18)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__4
                     FIFO_SVA.sv(15)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__3
                     FIFO_SVA.sv(12)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__2
                     FIFO_SVA.sv(9)                     0          1
/FIFO_top/fifo_DUT/SVA/assert__1
                     FIFO_SVA.sv(6)                     0          1
/FIFO_top/fifo_DUT/SVA/assert__0
                     FIFO_SVA.sv(3)                     0          1

Directive Coverage:
    Directives                       8         8         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/fifo_DUT/SVA/cover__7          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(25)    1 Covered   
/FIFO_top/fifo_DUT/SVA/cover__6          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(22)   17 Covered   
/FIFO_top/fifo_DUT/SVA/cover__5          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(19) 3997 Covered   
/FIFO_top/fifo_DUT/SVA/cover__4          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(16) 3992 Covered   
/FIFO_top/fifo_DUT/SVA/cover__3          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(13)    7 Covered   
/FIFO_top/fifo_DUT/SVA/cover__2          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(10)    2 Covered   
/FIFO_top/fifo_DUT/SVA/cover__1          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(7)  3998 Covered   
/FIFO_top/fifo_DUT/SVA/cover__0          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(4)  3993 Covered   

=================================================================================
=== Instance: /FIFO_top/fifo_DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        27         1    96.42%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/fifo_DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    20                                      8011     Count coming in to IF
    20              1                          1     	if (!FIFO_Inter.rst_n) begin
    25              1                         18     	else if (FIFO_Inter.wr_en && (count < FIFO_DEPTH)) begin
    30              1                       7992     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      7992     Count coming in to IF
    32              1                       3992     		if (FIFO_Inter.full & FIFO_Inter.wr_en)
    34              1                       4000     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      8011     Count coming in to IF
    40              1                          1     	if (!FIFO_Inter.rst_n) begin
    45              1                         13     	else if (FIFO_Inter.rd_en && (count != 0)) begin
    49              1                       7997     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                      7997     Count coming in to IF
    50              1                       3997     		if (FIFO_Inter.empty & FIFO_Inter.rd_en)
    52              1                       4000     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                        29     Count coming in to IF
    58              1                          1     	if (!FIFO_Inter.rst_n) begin
    61              1                         28     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                        28     Count coming in to IF
    62              1                          8     		if	( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b10) && (!FIFO_Inter.full)) 
    64              1                          8     		else if ( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b01) && (!FIFO_Inter.empty))
    66              1                         10     		else if(({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b11)) begin
                                               2     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                        10     Count coming in to IF
    67              1                         10     			if(count < FIFO_DEPTH)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                        10     Count coming in to IF
    69              1                          5     			if(count != 0)
                                               5     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                        27     Count coming in to IF
    75              1                          1     assign FIFO_Inter.full = (count == FIFO_DEPTH)? 1 : 0;
    75              2                         26     assign FIFO_Inter.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                        27     Count coming in to IF
    76              1                          7     assign FIFO_Inter.empty = (count == 0)? 1 : 0;
    76              2                         20     assign FIFO_Inter.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                        27     Count coming in to IF
    77              1                          2     assign FIFO_Inter.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    77              2                         25     assign FIFO_Inter.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                        27     Count coming in to IF
    78              1                          7     assign FIFO_Inter.almostempty = (count == 1)? 1 : 0;
    78              2                         20     assign FIFO_Inter.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        18         4    81.81%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/fifo_DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       25 Item    1  (FIFO_Inter.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.wr_en         Y
       (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_Inter.wr_en_0    -                             
  Row   2:          1  FIFO_Inter.wr_en_1    (count < 8)                   
  Row   3:          1  (count < 8)_0         FIFO_Inter.wr_en              
  Row   4:          1  (count < 8)_1         FIFO_Inter.wr_en              

----------------Focused Condition View-------------------
Line       32 Item    1  (FIFO_Inter.full & FIFO_Inter.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
   FIFO_Inter.full         N  '_0' not hit             Hit '_0'
  FIFO_Inter.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  FIFO_Inter.full_0     FIFO_Inter.wr_en              
  Row   2:          1  FIFO_Inter.full_1     FIFO_Inter.wr_en              
  Row   3:          1  FIFO_Inter.wr_en_0    FIFO_Inter.full               
  Row   4:          1  FIFO_Inter.wr_en_1    FIFO_Inter.full               

----------------Focused Condition View-------------------
Line       45 Item    1  (FIFO_Inter.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.rd_en         Y
      (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_Inter.rd_en_0    -                             
  Row   2:          1  FIFO_Inter.rd_en_1    (count != 0)                  
  Row   3:          1  (count != 0)_0        FIFO_Inter.rd_en              
  Row   4:          1  (count != 0)_1        FIFO_Inter.rd_en              

----------------Focused Condition View-------------------
Line       50 Item    1  (FIFO_Inter.empty & FIFO_Inter.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.empty         N  '_0' not hit             Hit '_0'
  FIFO_Inter.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  FIFO_Inter.empty_0    FIFO_Inter.rd_en              
  Row   2:          1  FIFO_Inter.empty_1    FIFO_Inter.rd_en              
  Row   3:          1  FIFO_Inter.rd_en_0    FIFO_Inter.empty              
  Row   4:          1  FIFO_Inter.rd_en_1    FIFO_Inter.empty              

----------------Focused Condition View-------------------
Line       62 Item    1  ((~FIFO_Inter.rd_en && FIFO_Inter.wr_en) && ~FIFO_Inter.full)
Condition totals: 2 of 3 input terms covered = 66.66%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.rd_en         Y
  FIFO_Inter.wr_en         N  '_0' not hit             Hit '_0'
   FIFO_Inter.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_Inter.rd_en_0    (~FIFO_Inter.full && FIFO_Inter.wr_en)
  Row   2:          1  FIFO_Inter.rd_en_1    -                             
  Row   3:    ***0***  FIFO_Inter.wr_en_0    ~FIFO_Inter.rd_en             
  Row   4:          1  FIFO_Inter.wr_en_1    (~FIFO_Inter.full && ~FIFO_Inter.rd_en)
  Row   5:          1  FIFO_Inter.full_0     (~FIFO_Inter.rd_en && FIFO_Inter.wr_en)
  Row   6:          1  FIFO_Inter.full_1     (~FIFO_Inter.rd_en && FIFO_Inter.wr_en)

----------------Focused Condition View-------------------
Line       64 Item    1  ((FIFO_Inter.rd_en && ~FIFO_Inter.wr_en) && ~FIFO_Inter.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.rd_en         Y
  FIFO_Inter.wr_en         Y
  FIFO_Inter.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_Inter.rd_en_0    -                             
  Row   2:          1  FIFO_Inter.rd_en_1    (~FIFO_Inter.empty && ~FIFO_Inter.wr_en)
  Row   3:          1  FIFO_Inter.wr_en_0    (~FIFO_Inter.empty && FIFO_Inter.rd_en)
  Row   4:          1  FIFO_Inter.wr_en_1    FIFO_Inter.rd_en              
  Row   5:          1  FIFO_Inter.empty_0    (FIFO_Inter.rd_en && ~FIFO_Inter.wr_en)
  Row   6:          1  FIFO_Inter.empty_1    (FIFO_Inter.rd_en && ~FIFO_Inter.wr_en)

----------------Focused Condition View-------------------
Line       66 Item    1  (FIFO_Inter.rd_en & FIFO_Inter.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_Inter.rd_en         Y
  FIFO_Inter.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_Inter.rd_en_0    FIFO_Inter.wr_en              
  Row   2:          1  FIFO_Inter.rd_en_1    FIFO_Inter.wr_en              
  Row   3:          1  FIFO_Inter.wr_en_0    FIFO_Inter.rd_en              
  Row   4:          1  FIFO_Inter.wr_en_1    FIFO_Inter.rd_en              

----------------Focused Condition View-------------------
Line       67 Item    1  (count < 8)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (count < 8)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count < 8)_0         -                             
  Row   2:          1  (count < 8)_1         -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (count != 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count != 0)_0        -                             
  Row   2:          1  (count != 0)_1        -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/fifo_DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_Interface.DUT FIFO_Inter);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               
    12                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    13                                               
    14                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    15                                               
    16                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    17                                               reg [max_fifo_addr:0] count; //True because count must count from 1 to FIFO_DEPTH not (FIFO_DEPTH-1)
    18                                               
    19              1                       8011     always @(posedge FIFO_Inter.clk or negedge FIFO_Inter.rst_n) begin
    20                                               	if (!FIFO_Inter.rst_n) begin
    21              1                          1     		wr_ptr <= 0;
    22              1                          1     		FIFO_Inter.overflow <= 0;
    23              1                          1     		FIFO_Inter.wr_ack <= 0;
    24                                               	end
    25                                               	else if (FIFO_Inter.wr_en && (count < FIFO_DEPTH)) begin
    26              1                         18     		mem[wr_ptr] <= FIFO_Inter.data_in;
    27              1                         18     		FIFO_Inter.wr_ack <= 1;
    28              1                         18     		wr_ptr <= wr_ptr + 1;
    29                                               	end
    30                                               	else begin 
    31              1                       7992     		FIFO_Inter.wr_ack <= 0; 
    32                                               		if (FIFO_Inter.full & FIFO_Inter.wr_en)
    33              1                       3992     			FIFO_Inter.overflow <= 1;
    34                                               		else
    35              1                       4000     			FIFO_Inter.overflow <= 0;
    36                                               	end
    37                                               end
    38                                               
    39              1                       8011     always @(posedge FIFO_Inter.clk or negedge FIFO_Inter.rst_n) begin
    40                                               	if (!FIFO_Inter.rst_n) begin
    41              1                          1     		FIFO_Inter.data_out <= 0; 
    42              1                          1     		rd_ptr <= 0;
    43              1                          1     		FIFO_Inter.underflow <= 0;
    44                                               	end
    45                                               	else if (FIFO_Inter.rd_en && (count != 0)) begin
    46              1                         13     		FIFO_Inter.data_out <= mem[rd_ptr];
    47              1                         13     		rd_ptr <= rd_ptr + 1;
    48                                               	end
    49                                               	else begin
    50                                               		if (FIFO_Inter.empty & FIFO_Inter.rd_en)
    51              1                       3997     			FIFO_Inter.underflow <= 1;
    52                                               		else
    53              1                       4000     			FIFO_Inter.underflow <= 0;
    54                                               	end
    55                                               end
    56                                               
    57              1                         29     always @(posedge FIFO_Inter.clk or negedge FIFO_Inter.rst_n) begin
    58                                               	if (!FIFO_Inter.rst_n) begin
    59              1                          1     		count <= 0;
    60                                               	end
    61                                               	else begin
    62                                               		if	( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b10) && (!FIFO_Inter.full)) 
    63              1                          8     			count <= count + 1;
    64                                               		else if ( ({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b01) && (!FIFO_Inter.empty))
    65              1                          8     			count <= count - 1;
    66                                               		else if(({FIFO_Inter.wr_en, FIFO_Inter.rd_en} == 2'b11)) begin
    67                                               			if(count < FIFO_DEPTH)
    68              1                         10     				count <= count + 1;
    69                                               			if(count != 0)
    70              1                          5     				count <= count - 1;
    71                                               		end
    72                                               	end
    73                                               end
    74                                               
    75              1                         28     assign FIFO_Inter.full = (count == FIFO_DEPTH)? 1 : 0;
    76              1                         28     assign FIFO_Inter.empty = (count == 0)? 1 : 0;
    77              1                         28     assign FIFO_Inter.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    78              1                         28     assign FIFO_Inter.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/fifo_DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    5                                                module FIFO_top();
    6                                                
    7                                                bit clk;
    8                                                
    9                                                initial begin
    10              1                          1         clk = 1;
    11              1                          1         forever #1 clk = ~clk; 
    11              2                      16022     
    11              3                      16021     
    12                                               end
    13                                               
    14                                               FIFO_Interface FIFO_inter(clk);
    15                                               
    16                                               FIFO fifo_DUT(FIFO_inter);
    17                                               
    18                                               bind FIFO FIFO_SVA SVA(FIFO_inter.DUT);
    19                                               
    20                                               initial begin
    21              1                          1         uvm_config_db#(virtual FIFO_Interface)::set(null, "uvm_test_top", "FIFO_IF", FIFO_inter);
    22              1                          1         run_test("FIFO_test"); 

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_SeqItem_pkg
=== Design Unit: work.FIFO_SeqItem_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_SeqItem_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_SeqItem.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       8011     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
                                            8011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
    7               4                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       8011     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
                                            8011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_SeqItem_pkg --

  File FIFO_SeqItem.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         6         9    40.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_SeqItem_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_SeqItem.sv
    2                                                package FIFO_SeqItem_pkg;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_SeqItem_Class extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(FIFO_SeqItem_Class)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                       8011     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                       8011     
    7              10                    ***0***     
    8                                                        
    9                                                        parameter FIFO_WIDTH = 16;
    10                                                       parameter FIFO_DEPTH = 8;
    11                                                       rand logic [FIFO_WIDTH-1:0] data_in;
    12                                                       bit rst_n, wr_en, rd_en;
    13                                                       logic [FIFO_WIDTH-1:0] data_out;
    14                                                       bit wr_ack, overflow, underflow, full, empty, almostfull, almostempty;
    15              1                      24035             int RD_EN_ON_DIST = 30;
    16              1                      24035             int WR_EN_ON_DIST = 70;
    17                                               
    18                                                       function new(string name = "FIFO_SeqItem_Class");
    19              1                      24035                 super.new(name);
    20                                                       endfunction
    21                                               
    22                                                       function string convert2string();
    23              1                          2                 return $sformatf("%s rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, and data_out = %d", super.convert2string(),
    24                                                           rst_n, wr_en, rd_en, data_out);
    25                                                       endfunction
    26                                               
    27                                                       function string convert2string_stimulus();
    28              1                    ***0***                 return $sformatf("rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, and data_out = %d", rst_n, wr_en, rd_en, data_out);


=================================================================================
=== Instance: /FIFO_Cover_pkg
=== Design Unit: work.FIFO_Cover_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    92.39%
        Coverpoints/Crosses         23        na        na        na
            Covergroup Bins         74        67         7    90.54%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_Cover_pkg/FIFO_Cover_Class/CVR             92.39%        100          -    Uncovered            
    covered/total bins:                                    67         74          -                      
    missing/total bins:                                     7         74          -                      
    % Hit:                                             90.54%        100          -                      
    Coverpoint wr_en_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4000          1          -    Covered              
        bin auto[1]                                      4011          1          -    Covered              
    Coverpoint rd_en_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4000          1          -    Covered              
        bin auto[1]                                      4011          1          -    Covered              
    Coverpoint wr_ack_CVR                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7993          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Coverpoint overflow_CVR                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4019          1          -    Covered              
        bin auto[1]                                      3992          1          -    Covered              
    Coverpoint underflow_CVR                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4009          1          -    Covered              
        bin auto[1]                                      4002          1          -    Covered              
    Coverpoint full_CVR                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4018          1          -    Covered              
        bin auto[1]                                      3993          1          -    Covered              
    Coverpoint empty_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4012          1          -    Covered              
        bin auto[1]                                      3999          1          -    Covered              
    Coverpoint almostfull_CVR                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8009          1          -    Covered              
        bin auto[1]                                         2          1          -    Covered              
    Coverpoint almostempty_CVR                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8004          1          -    Covered              
        bin auto[1]                                         7          1          -    Covered              
    Cross #cross__0#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          18          1          -    Covered              
            bin <auto[1],auto[0]>                        3993          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__1#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                          19          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          10          1          -    Covered              
            bin <auto[0],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                        4001          1          -    Covered              
            bin <auto[0],auto[0]>                           8          1          -    Covered              
    Cross #cross__3#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                          18          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                           7          1          -    Covered              
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           1          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4010          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__7#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          10          1          -    Covered              
            bin <auto[0],auto[1]>                           8          1          -    Covered              
            bin <auto[1],auto[0]>                        4001          1          -    Covered              
            bin <auto[0],auto[0]>                        3992          1          -    Covered              
    Cross #cross__8#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                        4011          1          -    Covered              
            bin <auto[0],auto[0]>                           8          1          -    Covered              
            bin <auto[1],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__9#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        4002          1          -    Covered              
            bin <auto[1],auto[0]>                           9          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__10#                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                        4011          1          -    Covered              
            bin <auto[0],auto[0]>                           7          1          -    Covered              
            bin <auto[1],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__11#                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3999          1          -    Covered              
            bin <auto[1],auto[0]>                          12          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__12#                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           1          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4010          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__13#                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /FIFO_Cover_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Cover.sv
    1                                                package FIFO_Cover_pkg;
    2                                                    import FIFO_SeqItem_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_Cover_Class extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(FIFO_Cover_Class)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(FIFO_SeqItem_Class) cov_export;
    10                                                       uvm_tlm_analysis_fifo #(FIFO_SeqItem_Class) cov_fifo;
    11                                               
    12                                                       FIFO_SeqItem_Class seq_item_cov;
    13                                               
    14                                                       covergroup CVR;
    15                                                           wr_en_CVR: coverpoint seq_item_cov.wr_en;
    16                                                           rd_en_CVR: coverpoint seq_item_cov.rd_en;
    17                                                           wr_ack_CVR: coverpoint seq_item_cov.wr_ack;
    18                                                           overflow_CVR: coverpoint seq_item_cov.overflow;
    19                                                           underflow_CVR: coverpoint seq_item_cov.underflow;
    20                                                           full_CVR: coverpoint seq_item_cov.full;
    21                                                           empty_CVR: coverpoint seq_item_cov.empty;
    22                                                           almostfull_CVR: coverpoint seq_item_cov.almostfull;
    23                                                           almostempty_CVR: coverpoint seq_item_cov.almostempty;
    24                                                           cross wr_en_CVR, wr_ack_CVR;  cross wr_en_CVR, overflow_CVR; 
    25                                                           cross wr_en_CVR, underflow_CVR;  cross wr_en_CVR, full_CVR;
    26                                                           cross wr_en_CVR, empty_CVR;  cross wr_en_CVR, almostfull_CVR; cross wr_en_CVR, almostempty_CVR;
    27                                                           cross rd_en_CVR, wr_ack_CVR;  cross rd_en_CVR, overflow_CVR; 
    28                                                           cross rd_en_CVR, underflow_CVR;  cross rd_en_CVR, full_CVR;
    29                                                           cross rd_en_CVR, empty_CVR;  cross rd_en_CVR, almostfull_CVR; cross rd_en_CVR, almostempty_CVR;
    30                                                       endgroup
    31                                               
    32                                                       function new(string name = "FIFO_Cover_Class", uvm_component parent = null);
    33              1                          1                 super.new(name, parent);
    34              1                          1                 CVR = new();
    35                                                       endfunction
    36                                               
    37                                                       function void build_phase(uvm_phase phase);
    38              1                          1                 super.build_phase(phase);
    39              1                          1                 cov_export = new("cov_export", this);
    40              1                          1                 cov_fifo = new("cov_fifo", this);
    41                                                       endfunction
    42                                               
    43                                                       function void connect_phase(uvm_phase phase);
    44              1                          1                 super.connect_phase(phase);
    45              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    46                                                       endfunction
    47                                               
    48                                                       task run_phase(uvm_phase phase);
    49              1                          1                 super.run_phase(phase);
    50              1                          1                 forever begin
    51              1                       8012                     cov_fifo.get(seq_item_cov);
    52              1                       8011                     CVR.sample();


=================================================================================
=== Instance: /FIFO_Score_pkg
=== Design Unit: work.FIFO_Score_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        14         4    77.77%

================================Branch Details================================

Branch Coverage for instance /FIFO_Score_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Scoreboard.sv
------------------------------------IF Branch------------------------------------
    45                                      8005     Count coming in to IF
    45              1                       8003                     if((seq_item_sb.data_out == data_out_ref) || (^seq_item_sb.data_out === 1'bx)) begin
    49              1                          2                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                      8003     Count coming in to IF
    46              1                    ***0***                         `uvm_info("run_phase", $sformatf("Success, DUT:%s", seq_item_sb.convert2string()), UVM_HIGH);
                                            8003     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                         2     Count coming in to IF
    50              1                          2                        `uvm_error("run_phase", $sformatf("Failed, DUT:%s While the reference data_out_ref:%d", 
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                      8006     Count coming in to IF
    58              1                          1                if (!F_txn.rst_n) begin
    63              1                       8005     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      8005     Count coming in to IF
    64              1                          5                     if(F_txn.wr_en && F_txn.rd_en)
                                            8000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      8005     Count coming in to IF
    66              1                         13     				if (F_txn.wr_en && fifo_count < F_txn.FIFO_DEPTH) begin
                                            7992     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                      8005     Count coming in to IF
    71              1                         12     				if (F_txn.rd_en && fifo_count != 0) begin
                                            7993     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    80                                         1     Count coming in to IF
    80              1                          1                 `uvm_info("report_phase", $sformatf("Total success(correct_count) = %d", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1                 `uvm_info("report_phase", $sformatf("Total Failed(error_count) = %d", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         7         1    87.50%

================================Condition Details================================

Condition Coverage for instance /FIFO_Score_pkg --

  File FIFO_Scoreboard.sv
----------------Focused Condition View-------------------
Line       45 Item    1  ((this.seq_item_sb.data_out == this.data_out_ref) || (^this.seq_item_sb.data_out === 1'bX))
Condition totals: 1 of 2 input terms covered = 50.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
  (this.seq_item_sb.data_out == this.data_out_ref)         Y
             (^this.seq_item_sb.data_out === 1'bX)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          1  (this.seq_item_sb.data_out == this.data_out_ref)_0  ~(^this.seq_item_sb.data_out === 1'bX)
  Row   2:          1  (this.seq_item_sb.data_out == this.data_out_ref)_1  -                             
  Row   3:          1  (^this.seq_item_sb.data_out === 1'bX)_0             ~(this.seq_item_sb.data_out == this.data_out_ref)
  Row   4:    ***0***  (^this.seq_item_sb.data_out === 1'bX)_1             ~(this.seq_item_sb.data_out == this.data_out_ref)

----------------Focused Condition View-------------------
Line       64 Item    1  (F_txn.wr_en && F_txn.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.wr_en         Y
  F_txn.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.wr_en_0         -                             
  Row   2:          1  F_txn.wr_en_1         F_txn.rd_en                   
  Row   3:          1  F_txn.rd_en_0         F_txn.wr_en                   
  Row   4:          1  F_txn.rd_en_1         F_txn.wr_en                   

----------------Focused Condition View-------------------
Line       66 Item    1  (F_txn.wr_en && (this.fifo_count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
            F_txn.wr_en         Y
  (this.fifo_count < 8)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  F_txn.wr_en_0            -                             
  Row   2:          1  F_txn.wr_en_1            (this.fifo_count < 8)         
  Row   3:          1  (this.fifo_count < 8)_0  F_txn.wr_en                   
  Row   4:          1  (this.fifo_count < 8)_1  F_txn.wr_en                   

----------------Focused Condition View-------------------
Line       71 Item    1  (F_txn.rd_en && (this.fifo_count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
             F_txn.rd_en         Y
  (this.fifo_count != 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  F_txn.rd_en_0             -                             
  Row   2:          1  F_txn.rd_en_1             (this.fifo_count != 0)        
  Row   3:          1  (this.fifo_count != 0)_0  F_txn.rd_en                   
  Row   4:          1  (this.fifo_count != 0)_1  F_txn.rd_en                   


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        29         3    90.62%

================================Statement Details================================

Statement Coverage for instance /FIFO_Score_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Scoreboard.sv
    1                                                package FIFO_Score_pkg;
    2                                                
    3                                                    import FIFO_SeqItem_pkg::*;
    4                                                    import uvm_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class FIFO_Score_Class extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(FIFO_Score_Class)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       parameter FIFO_WIDTH = 16;
    11                                                       parameter FIFO_DEPTH = 8;
    12                                               
    13                                                       logic [FIFO_WIDTH-1:0] fifo_ref [$];
    14              1                          1     		integer fifo_count = 0;
    15                                               		logic [FIFO_WIDTH-1:0] data_out_ref; 
    16                                               
    17                                                       uvm_analysis_export #(FIFO_SeqItem_Class) sb_export;
    18                                                       uvm_tlm_analysis_fifo #(FIFO_SeqItem_Class) sb_fifo;
    19                                               
    20                                                       FIFO_SeqItem_Class seq_item_sb;
    21                                               
    22              1                          1             int error_count = 0, correct_count = 0;
    22              2                          1     
    23                                               
    24                                                       function new(string name = "FIFO_Score_Class", uvm_component parent = null);
    25              1                          1                 super.new(name, parent);
    26                                                       endfunction 
    27                                               
    28                                                       function void build_phase(uvm_phase phase);
    29              1                          1                 super.build_phase(phase);
    30              1                          1                 sb_export = new("sb_export", this);
    31              1                          1                 sb_fifo = new("sb_fifo", this);
    32                                                       endfunction
    33                                               
    34                                                       function void connect_phase(uvm_phase phase);
    35              1                          1                 super.connect_phase(phase);
    36              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    37                                                       endfunction
    38                                               
    39                                                       task run_phase(uvm_phase phase);
    40              1                          1                 super.run_phase(phase);
    41              1                          1                 forever begin
    42              1                       8006                     sb_fifo.get(seq_item_sb);
    43              1                       8006                     ref_model(seq_item_sb);
    44              1                       8006                     #2;
    45                                                               if((seq_item_sb.data_out == data_out_ref) || (^seq_item_sb.data_out === 1'bx)) begin
    46              1                    ***0***                         `uvm_info("run_phase", $sformatf("Success, DUT:%s", seq_item_sb.convert2string()), UVM_HIGH);
    47              1                       8003                         correct_count = correct_count + 1;
    48                                                               end
    49                                                               else begin
    50              1                          2                        `uvm_error("run_phase", $sformatf("Failed, DUT:%s While the reference data_out_ref:%d", 
    51                                                                              seq_item_sb.convert2string(), data_out_ref)); 
    52              1                          2                         error_count = error_count + 1;
    53                                                               end
    54                                                           end
    55                                                       endtask
    56                                               
    57                                                       task ref_model(input FIFO_SeqItem_Class F_txn);
    58                                                          if (!F_txn.rst_n) begin
    59              1                          1                     data_out_ref <=0;
    60              1                          1     				fifo_ref <= {};
    61              1                          1     				fifo_count = 0;
    62                                               			end
    63                                               			else begin
    64                                                               if(F_txn.wr_en && F_txn.rd_en)
    65              1                          5                         #2;
    66                                               				if (F_txn.wr_en && fifo_count < F_txn.FIFO_DEPTH) begin
    67              1                         13     					fifo_ref.push_back(F_txn.data_in);
    68              1                         13     					fifo_count <= fifo_ref.size();
    69                                               				end 
    70                                               
    71                                               				if (F_txn.rd_en && fifo_count != 0) begin
    72              1                         12     					data_out_ref <= fifo_ref.pop_front();
    73              1                         12     					fifo_count <= fifo_ref.size();
    74                                               				end 
    75                                               			end
    76                                                       endtask
    77                                               
    78                                                       function void report_phase(uvm_phase phase);
    79              1                          1                 super.report_phase(phase);
    80              1                          1                 `uvm_info("report_phase", $sformatf("Total success(correct_count) = %d", correct_count), UVM_MEDIUM);
    81              1                          1                 `uvm_info("report_phase", $sformatf("Total Failed(error_count) = %d", error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /FIFO_Config_Pack
=== Design Unit: work.FIFO_Config_Pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Config_Pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_UVM_Config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(FIFO_Config_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(FIFO_Config_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(FIFO_Config_Class)
    6               4                    ***0***             `uvm_object_utils(FIFO_Config_Class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(FIFO_Config_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(FIFO_Config_Class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_Config_Pack --

  File FIFO_UVM_Config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /FIFO_Config_Pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_UVM_Config.sv
    1                                                package FIFO_Config_Pack;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class FIFO_Config_Class extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(FIFO_Config_Class)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual FIFO_Interface FIFO_config_vif;
    9                                                
    10                                                       function new(string name = "FIFO_Config_Class");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /FIFO_driver_pack
=== Design Unit: work.FIFO_driver_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_driver_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
------------------------------------IF Branch------------------------------------
    31                                      8011     Count coming in to IF
    31              1                    ***0***                     `uvm_info("run_phase", Seq_Item.convert2string_stimulus(), UVM_HIGH);
                                            8011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_driver_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package FIFO_driver_pack;
    2                                                    import FIFO_SeqItem_pkg::*;
    3                                                    import FIFO_Config_Pack::*;
    4                                                    import uvm_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class FIFO_driver extends uvm_driver #(FIFO_SeqItem_Class);
    8               1                    ***0***             `uvm_component_utils(FIFO_driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               
    11                                                       virtual FIFO_Interface FIFO_driver_vif;
    12                                                       FIFO_SeqItem_Class Seq_Item;
    13                                               
    14                                                       function new(string name = "FIFO_driver", uvm_component parent = null);
    15              1                          1                 super.new(name, parent);
    16                                                       endfunction
    17                                               
    18                                                       
    19                                               
    20                                                       task run_phase(uvm_phase phase);
    21              1                          1                 super.run_phase(phase);
    22              1                          1                 forever begin
    23              1                       8012                     Seq_Item = FIFO_SeqItem_Class::type_id::create("Seq_Item");
    24              1                       8012                     seq_item_port.get_next_item(Seq_Item);
    25              1                       8011                     FIFO_driver_vif.rst_n = Seq_Item.rst_n;
    26              1                       8011                     FIFO_driver_vif.data_in = Seq_Item.data_in; 
    27              1                       8011                     FIFO_driver_vif.wr_en = Seq_Item.wr_en; 
    28              1                       8011                     FIFO_driver_vif.rd_en = Seq_Item.rd_en; 
    29              1                       8011                     @(negedge FIFO_driver_vif.clk);
    30              1                       8011                     seq_item_port.item_done();
    31              1                    ***0***                     `uvm_info("run_phase", Seq_Item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /FIFO_Seqr_pkg
=== Design Unit: work.FIFO_Seqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_Seqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Sequencer.sv
    1                                                package FIFO_Seqr_pkg;
    2                                                    import FIFO_SeqItem_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_Seqr_Class extends uvm_sequencer #(FIFO_SeqItem_Class);
    7               1                    ***0***             `uvm_component_utils(FIFO_Seqr_Class)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        function new(string name = "FIFO_Seqr_Class", uvm_component parent = null);
    10              1                          1                 super.new(name, parent);


=================================================================================
=== Instance: /FIFO_Monitor_pkg
=== Design Unit: work.FIFO_Monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Monitor.sv
------------------------------------IF Branch------------------------------------
    43                                      8011     Count coming in to IF
    43              1                    ***0***                     `uvm_info("run_phase", monitor_seq_item.convert2string_stimulus(), UVM_HIGH)
                                            8011     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /FIFO_Monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Monitor.sv
    1                                                package FIFO_Monitor_pkg;
    2                                                    import FIFO_SeqItem_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_Monitor_Class extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(FIFO_Monitor_Class)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual FIFO_Interface FIFO_monitor_vif;
    10                                                       FIFO_SeqItem_Class monitor_seq_item;
    11                                                       uvm_analysis_port #(FIFO_SeqItem_Class) mon_ap;
    12                                               
    13                                                       function new(string name = "FIFO_Monitor_Class", uvm_component parent = null);
    14              1                          1                 super.new(name, parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19              1                          1                 mon_ap = new("mon_ap", this);
    20                                                       endfunction
    21                                               
    22                                                       
    23                                               
    24                                                       task run_phase(uvm_phase phase);
    25              1                          1                 super.run_phase(phase);
    26              1                          1                 forever begin
    27              1                       8012                     monitor_seq_item = FIFO_SeqItem_Class::type_id::create("monitor_seq_item");
    28              1                       8012                     @(negedge FIFO_monitor_vif.clk);
    29                                               
    30              1                       8011                     monitor_seq_item.data_in = FIFO_monitor_vif.data_in;
    31              1                       8011                     monitor_seq_item.rst_n = FIFO_monitor_vif.rst_n; 
    32              1                       8011                     monitor_seq_item.wr_en = FIFO_monitor_vif.wr_en; 
    33              1                       8011                     monitor_seq_item.rd_en = FIFO_monitor_vif.rd_en; 
    34              1                       8011                     monitor_seq_item.data_out = FIFO_monitor_vif.data_out;
    35              1                       8011                     monitor_seq_item.wr_ack = FIFO_monitor_vif.wr_ack;
    36              1                       8011                     monitor_seq_item.overflow = FIFO_monitor_vif.overflow;
    37              1                       8011                     monitor_seq_item.underflow = FIFO_monitor_vif.underflow;
    38              1                       8011                     monitor_seq_item.full = FIFO_monitor_vif.full;
    39              1                       8011                     monitor_seq_item.empty = FIFO_monitor_vif.empty;
    40              1                       8011                     monitor_seq_item.almostfull = FIFO_monitor_vif.almostfull;
    41              1                       8011                     monitor_seq_item.almostempty = FIFO_monitor_vif.almostempty;
    42              1                       8011                     mon_ap.write(monitor_seq_item);
    43              1                    ***0***                     `uvm_info("run_phase", monitor_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /FIFO_Agent_pkg
=== Design Unit: work.FIFO_Agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Agent.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***                 if(!(uvm_config_db #(FIFO_Config_Class)::get(this, "", "CFG", FIFO_congif_agent)))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get the configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_Agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Agent.sv
    1                                                package FIFO_Agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    
    5                                                    import FIFO_SeqItem_pkg::*;
    6                                                    import FIFO_Monitor_pkg::*;
    7                                                    import FIFO_Config_Pack::*;
    8                                                    import FIFO_Seqr_pkg::*;
    9                                                    import FIFO_driver_pack::*;
    10                                               
    11                                                   class FIFO_Agent_Class extends uvm_agent;
    12              1                    ***0***             `uvm_component_utils(FIFO_Agent_Class)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                                       uvm_analysis_port #(FIFO_SeqItem_Class) agt_ap;
    15                                               
    16                                                       FIFO_Monitor_Class FIFO_monitor_agent;
    17                                                       FIFO_Config_Class FIFO_congif_agent;
    18                                                       FIFO_Seqr_Class FIFO_Seqr_agent;
    19                                                       FIFO_driver FIFO_driver_agent;
    20                                               
    21                                                       function new(string name = "FIFO_Agent_Class", uvm_component parent = null);
    22              1                          1                 super.new(name, parent);
    23                                                       endfunction
    24                                               
    25                                                       function void build_phase(uvm_phase phase);
    26              1                          1                 super.build_phase(phase);
    27                                                           if(!(uvm_config_db #(FIFO_Config_Class)::get(this, "", "CFG", FIFO_congif_agent)))
    28              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get the configuration object")
    29              1                          1                 agt_ap = new("agt_ap", this);
    30              1                          1                 FIFO_Seqr_agent = FIFO_Seqr_Class::type_id::create("FIFO_Seqr_agent", this);
    31              1                          1                 FIFO_monitor_agent = FIFO_Monitor_Class::type_id::create("FIFO_monitor_agent", this);
    32              1                          1                 FIFO_driver_agent = FIFO_driver::type_id::create("FIFO_driver_agent", this);
    33                                                       endfunction
    34                                               
    35                                                       function void connect_phase(uvm_phase phase);
    36              1                          1                 super.connect_phase(phase);
    37              1                          1                 FIFO_driver_agent.seq_item_port.connect(FIFO_Seqr_agent.seq_item_export);
    38              1                          1                 FIFO_driver_agent.FIFO_driver_vif = FIFO_congif_agent.FIFO_config_vif;
    39              1                          1                 FIFO_monitor_agent.FIFO_monitor_vif = FIFO_congif_agent.FIFO_config_vif;
    40              1                          1                 FIFO_monitor_agent.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /FIFO_env_pack
=== Design Unit: work.FIFO_env_pack
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /FIFO_env_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env.sv
    1                                                package FIFO_env_pack;
    2                                                    import FIFO_Agent_pkg::*;
    3                                                    import FIFO_Score_pkg::*;
    4                                                    import FIFO_Cover_pkg::*;
    5                                                    import uvm_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class FIFO_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(FIFO_env) 
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       FIFO_Agent_Class FIFO_agent_env;
    12                                                       FIFO_Score_Class FIFO_Score_env;
    13                                                       FIFO_Cover_Class FIFO_Cover_env;
    14                                               
    15                                                       function new(string name = "FIFO_env", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21              1                          1                 FIFO_agent_env = FIFO_Agent_Class::type_id::create("FIFO_agent_env", this);
    22              1                          1                 FIFO_Score_env = FIFO_Score_Class::type_id::create("FIFO_Score_env", this);
    23              1                          1                 FIFO_Cover_env = FIFO_Cover_Class::type_id::create("FIFO_Cover_env", this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28              1                          1                 FIFO_agent_env.agt_ap.connect(FIFO_Score_env.sb_export);
    29              1                          1                 FIFO_agent_env.agt_ap.connect(FIFO_Cover_env.cov_export);


=================================================================================
=== Instance: /FIFO_Reset_Seq_pkg
=== Design Unit: work.FIFO_Reset_Seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Reset_Seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Reset_Seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
    8               4                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_Reset_Seq_pkg --

  File FIFO_Reset_Seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /FIFO_Reset_Seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Reset_Seq.sv
    1                                                package FIFO_Reset_Seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    import FIFO_SeqItem_pkg::*;
    6                                                
    7                                                    class FIFO_Reset_Seq_class extends uvm_sequence #(FIFO_SeqItem_Class);
    8               1                    ***0***             `uvm_object_utils(FIFO_Reset_Seq_class)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                       FIFO_SeqItem_Class Rst_Seq_Item;
    11                                               
    12                                                       function new(string name = "FIFO_Reset_Seq_class");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body();
    17              1                          1                Rst_Seq_Item = FIFO_SeqItem_Class::type_id::create("Rst_Seq_Item");
    18              1                          1                start_item(Rst_Seq_Item);
    19              1                          1                Rst_Seq_Item.rst_n = 0;
    20              1                          1                Rst_Seq_Item.wr_en = 1; 
    21              1                          1                Rst_Seq_Item.rd_en = 1; 
    22              1                          1                Rst_Seq_Item.data_in = 12;
    23              1                          1                finish_item(Rst_Seq_Item);


=================================================================================
=== Instance: /FIFO_Write_Read_Seq_pkg
=== Design Unit: work.FIFO_Write_Read_Seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_Write_Read_Seq_pkg/FIFO_Write_Read_Seq_class/body/#ublk#166710103#17/immed__23
                     FIFO_Write_Read_Seq.sv(23)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Write_Read_Seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Write_Read_Seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
    8               4                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_Write_Read_Seq_pkg --

  File FIFO_Write_Read_Seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /FIFO_Write_Read_Seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Write_Read_Seq.sv
    1                                                package FIFO_Write_Read_Seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    import FIFO_SeqItem_pkg::*;
    6                                                
    7                                                    class FIFO_Write_Read_Seq_class extends uvm_sequence #(FIFO_SeqItem_Class);
    8               1                    ***0***             `uvm_object_utils(FIFO_Write_Read_Seq_class)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                       FIFO_SeqItem_Class Write_Read_Seq_Item;
    11                                               
    12                                                       function new(string name = "FIFO_Write_Read_Seq_class");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body();
    17              1                         10                 repeat(10) begin
    18              1                         10                     Write_Read_Seq_Item = FIFO_SeqItem_Class::type_id::create("Write_Read_Seq_Item");
    19              1                         10                     start_item(Write_Read_Seq_Item);
    20              1                         10                     Write_Read_Seq_Item.rst_n = 1;
    21              1                         10                     Write_Read_Seq_Item.wr_en = 1;
    22              1                         10                     Write_Read_Seq_Item.rd_en = 1;
    23                                                               assert(Write_Read_Seq_Item.randomize());
    24              1                         10                     finish_item(Write_Read_Seq_Item);


=================================================================================
=== Instance: /FIFO_Read_Seq_pkg
=== Design Unit: work.FIFO_Read_Seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_Read_Seq_pkg/FIFO_Read_Seq_class/body/#ublk#218678791#17/immed__23
                     FIFO_Read_Seq.sv(23)               0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Read_Seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Read_Seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
    8               4                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_Read_Seq_pkg --

  File FIFO_Read_Seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /FIFO_Read_Seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Read_Seq.sv
    1                                                package FIFO_Read_Seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    import FIFO_SeqItem_pkg::*;
    6                                                
    7                                                    class FIFO_Read_Seq_class extends uvm_sequence #(FIFO_SeqItem_Class);
    8               1                    ***0***             `uvm_object_utils(FIFO_Read_Seq_class)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                       FIFO_SeqItem_Class Read_Seq_Item;
    11                                               
    12                                                       function new(string name = "FIFO_Read_Seq_class");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body();
    17              1                       4000                 repeat(4000) begin
    18              1                       4000                     Read_Seq_Item = FIFO_SeqItem_Class::type_id::create("Read_Seq_Item");
    19              1                       4000                     start_item(Read_Seq_Item);
    20              1                       4000                     Read_Seq_Item.rst_n = 1;
    21              1                       4000                     Read_Seq_Item.wr_en = 0;
    22              1                       4000                     Read_Seq_Item.rd_en = 1;
    23                                                               assert(Read_Seq_Item.randomize());
    24              1                       4000                     finish_item(Read_Seq_Item);


=================================================================================
=== Instance: /FIFO_Write_Seq_pkg
=== Design Unit: work.FIFO_Write_Seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_Write_Seq_pkg/FIFO_Write_Seq_class/body/#ublk#66864919#17/immed__23
                     FIFO_Write_Seq.sv(23)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_Write_Seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Write_Seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
    8               4                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_Write_Seq_pkg --

  File FIFO_Write_Seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /FIFO_Write_Seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_Write_Seq.sv
    1                                                package FIFO_Write_Seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    import FIFO_SeqItem_pkg::*;
    6                                                
    7                                                    class FIFO_Write_Seq_class extends uvm_sequence #(FIFO_SeqItem_Class);
    8               1                    ***0***             `uvm_object_utils(FIFO_Write_Seq_class)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                       FIFO_SeqItem_Class Write_Seq_Item;
    11                                               
    12                                                       function new(string name = "FIFO_Write_Seq_class");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body();
    17              1                       4000                 repeat(4000) begin
    18              1                       4000                     Write_Seq_Item = FIFO_SeqItem_Class::type_id::create("Write_Seq_Item");
    19              1                       4000                     start_item(Write_Seq_Item);
    20              1                       4000                     Write_Seq_Item.rst_n = 1;
    21              1                       4000                     Write_Seq_Item.wr_en = 1;
    22              1                       4000                     Write_Seq_Item.rd_en = 0;
    23                                                               assert(Write_Seq_Item.randomize());
    24              1                       4000                     finish_item(Write_Seq_Item);


=================================================================================
=== Instance: /FIFO_test_pack
=== Design Unit: work.FIFO_test_pack
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         9        11    45.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_test_pack

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
------------------------------------IF Branch------------------------------------
    36                                         1     Count coming in to IF
    36              1                    ***0***                 if(!(uvm_config_db #(virtual FIFO_Interface)::get(this, "", "FIFO_IF", FIFO_config_obj_test.FIFO_config_vif)))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              1                    ***0***                     `uvm_fatal("build_phase", "Test: Unable to get the virtual interface from uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1                 `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                          1                 `uvm_info("run_phase", "Write stimulus generation", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1                 `uvm_info("run_phase", "Write stimulus ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1                 `uvm_info("run_phase", "Read stimulus generation", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1                 `uvm_info("run_phase", "Read stimulus ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1                 `uvm_info("run_phase", "Write/Read stimulus generation", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1                 `uvm_info("run_phase", "Write/Read stimulus ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        25         3    89.28%

================================Statement Details================================

Statement Coverage for instance /FIFO_test_pack --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
    1                                                package FIFO_test_pack;
    2                                                    import FIFO_Write_Seq_pkg::*;
    3                                                    import FIFO_Read_Seq_pkg::*;
    4                                                    import FIFO_Write_Read_Seq_pkg::*;
    5                                                    import FIFO_Reset_Seq_pkg::*;
    6                                                    import FIFO_Config_Pack::*;
    7                                                    import FIFO_env_pack::*;
    8                                                    import uvm_pkg::*;
    9                                                    `include "uvm_macros.svh"
    10                                               
    11                                                   class FIFO_test extends uvm_test;
    12              1                    ***0***             `uvm_component_utils(FIFO_test)
    12              2                    ***0***     
    12              3                          4     
    13                                               
    14                                                       virtual FIFO_Interface FIFO_vif_test;
    15                                                       FIFO_Config_Class FIFO_config_obj_test;
    16                                                       FIFO_env env;
    17                                                       FIFO_Reset_Seq_class reset_seq;
    18                                                       FIFO_Write_Seq_class Write_seq;
    19                                                       FIFO_Read_Seq_class Read_seq;
    20                                                       FIFO_Write_Read_Seq_class Write_Read_seq;
    21                                                       
    22                                               
    23                                                       function new(string name = "FIFO_test", uvm_component parent = null);
    24              1                          1                 super.new(name, parent);
    25                                                       endfunction
    26                                               
    27                                                       function void build_phase(uvm_phase phase);
    28              1                          1                 super.build_phase(phase);
    29              1                          1                 env = FIFO_env::type_id::create("env", this);
    30              1                          1                 FIFO_config_obj_test = FIFO_Config_Class::type_id::create("FIFO_config_obj_test");
    31              1                          1                 Write_seq = FIFO_Write_Seq_class::type_id::create("Write_seq");
    32              1                          1                 reset_seq = FIFO_Reset_Seq_class::type_id::create("reset_seq");
    33              1                          1                 Read_seq = FIFO_Read_Seq_class::type_id::create("Read_seq");
    34              1                          1                 Write_Read_seq = FIFO_Write_Read_Seq_class::type_id::create("Write_Read_seq");
    35                                               
    36                                                           if(!(uvm_config_db #(virtual FIFO_Interface)::get(this, "", "FIFO_IF", FIFO_config_obj_test.FIFO_config_vif)))
    37              1                    ***0***                     `uvm_fatal("build_phase", "Test: Unable to get the virtual interface from uvm_config_db");
    38              1                          1                 uvm_config_db #(FIFO_Config_Class)::set(this, "*", "CFG", FIFO_config_obj_test);
    39                                                       endfunction
    40                                               
    41                                                       task run_phase(uvm_phase phase);
    42              1                          1                 super.run_phase(phase);
    43              1                          1                 phase.raise_objection(this);
    44                                                           /*Reset sequenece*/
    45              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW)
    46              1                          1                 reset_seq.start(env.FIFO_agent_env.FIFO_Seqr_agent);
    47              1                          1                 `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
    48                                                           
    49                                                           /*Write sequence*/
    50              1                          1                 `uvm_info("run_phase", "Write stimulus generation", UVM_LOW)
    51              1                          1                 Write_seq.start(env.FIFO_agent_env.FIFO_Seqr_agent);
    52              1                          1                 `uvm_info("run_phase", "Write stimulus ended", UVM_LOW)
    53                                               
    54                                                           /*Read sequence*/
    55              1                          1                 `uvm_info("run_phase", "Read stimulus generation", UVM_LOW)
    56              1                          1                 Read_seq.start(env.FIFO_agent_env.FIFO_Seqr_agent);
    57              1                          1                 `uvm_info("run_phase", "Read stimulus ended", UVM_LOW)
    58                                               
    59                                                           /*Write/Read sequence*/
    60              1                          1                 `uvm_info("run_phase", "Write/Read stimulus generation", UVM_LOW)
    61              1                          1                 Write_Read_seq.start(env.FIFO_agent_env.FIFO_Seqr_agent);
    62              1                          1                 `uvm_info("run_phase", "Write/Read stimulus ended", UVM_LOW)
    63              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_Cover_pkg/FIFO_Cover_Class/CVR             92.39%        100          -    Uncovered            
    covered/total bins:                                    67         74          -                      
    missing/total bins:                                     7         74          -                      
    % Hit:                                             90.54%        100          -                      
    Coverpoint wr_en_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4000          1          -    Covered              
        bin auto[1]                                      4011          1          -    Covered              
    Coverpoint rd_en_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4000          1          -    Covered              
        bin auto[1]                                      4011          1          -    Covered              
    Coverpoint wr_ack_CVR                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7993          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Coverpoint overflow_CVR                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4019          1          -    Covered              
        bin auto[1]                                      3992          1          -    Covered              
    Coverpoint underflow_CVR                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4009          1          -    Covered              
        bin auto[1]                                      4002          1          -    Covered              
    Coverpoint full_CVR                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4018          1          -    Covered              
        bin auto[1]                                      3993          1          -    Covered              
    Coverpoint empty_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4012          1          -    Covered              
        bin auto[1]                                      3999          1          -    Covered              
    Coverpoint almostfull_CVR                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8009          1          -    Covered              
        bin auto[1]                                         2          1          -    Covered              
    Coverpoint almostempty_CVR                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8004          1          -    Covered              
        bin auto[1]                                         7          1          -    Covered              
    Cross #cross__0#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          18          1          -    Covered              
            bin <auto[1],auto[0]>                        3993          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__1#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                          19          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          10          1          -    Covered              
            bin <auto[0],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                        4001          1          -    Covered              
            bin <auto[0],auto[0]>                           8          1          -    Covered              
    Cross #cross__3#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                          18          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                           7          1          -    Covered              
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           1          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4010          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__7#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                          10          1          -    Covered              
            bin <auto[0],auto[1]>                           8          1          -    Covered              
            bin <auto[1],auto[0]>                        4001          1          -    Covered              
            bin <auto[0],auto[0]>                        3992          1          -    Covered              
    Cross #cross__8#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1]>                        3992          1          -    Covered              
            bin <auto[1],auto[0]>                        4011          1          -    Covered              
            bin <auto[0],auto[0]>                           8          1          -    Covered              
            bin <auto[1],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__9#                                   75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        4002          1          -    Covered              
            bin <auto[1],auto[0]>                           9          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__10#                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1]>                        3993          1          -    Covered              
            bin <auto[1],auto[0]>                        4011          1          -    Covered              
            bin <auto[0],auto[0]>                           7          1          -    Covered              
            bin <auto[1],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__11#                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        3999          1          -    Covered              
            bin <auto[1],auto[0]>                          12          1          -    Covered              
            bin <auto[0],auto[0]>                        4000          1          -    Covered              
            bin <auto[0],auto[1]>                           0          1          1    ZERO                 
    Cross #cross__12#                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           1          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4010          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              
    Cross #cross__13#                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                           6          1          -    Covered              
            bin <auto[0],auto[1]>                           1          1          -    Covered              
            bin <auto[1],auto[0]>                        4005          1          -    Covered              
            bin <auto[0],auto[0]>                        3999          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 92.39%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/fifo_DUT/SVA/cover__7          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(25)    1 Covered   
/FIFO_top/fifo_DUT/SVA/cover__6          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(22)   17 Covered   
/FIFO_top/fifo_DUT/SVA/cover__5          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(19) 3997 Covered   
/FIFO_top/fifo_DUT/SVA/cover__4          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(16) 3992 Covered   
/FIFO_top/fifo_DUT/SVA/cover__3          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(13)    7 Covered   
/FIFO_top/fifo_DUT/SVA/cover__2          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(10)    2 Covered   
/FIFO_top/fifo_DUT/SVA/cover__1          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(7)  3998 Covered   
/FIFO_top/fifo_DUT/SVA/cover__0          FIFO_SVA Verilog  SVA  FIFO_SVA.sv(4)  3993 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 8

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/fifo_DUT/SVA/assert__7
                     FIFO_SVA.sv(24)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__6
                     FIFO_SVA.sv(21)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__5
                     FIFO_SVA.sv(18)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__4
                     FIFO_SVA.sv(15)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__3
                     FIFO_SVA.sv(12)                    0          1
/FIFO_top/fifo_DUT/SVA/assert__2
                     FIFO_SVA.sv(9)                     0          1
/FIFO_top/fifo_DUT/SVA/assert__1
                     FIFO_SVA.sv(6)                     0          1
/FIFO_top/fifo_DUT/SVA/assert__0
                     FIFO_SVA.sv(3)                     0          1
/FIFO_Write_Read_Seq_pkg/FIFO_Write_Read_Seq_class/body/#ublk#166710103#17/immed__23
                     FIFO_Write_Read_Seq.sv(23)
                                                        0          1
/FIFO_Read_Seq_pkg/FIFO_Read_Seq_class/body/#ublk#218678791#17/immed__23
                     FIFO_Read_Seq.sv(23)               0          1
/FIFO_Write_Seq_pkg/FIFO_Write_Seq_class/body/#ublk#66864919#17/immed__23
                     FIFO_Write_Seq.sv(23)              0          1

Total Coverage By Instance (filtered view): 81.55%

