INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/address_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top_tb_3
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb_3.v:42]
