{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 06:10:43 2019 " "Info: Processing started: Wed Mar 13 06:10:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock.bdf 1 1 " "Warning: Using design file clock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/HDL/clock/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alarm.v 1 1 " "Warning: Using design file alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Info: Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/HDL/clock/alarm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:inst3 " "Info: Elaborating entity \"alarm\" for hierarchy \"alarm:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "D:/HDL/clock/clock.bdf" { { 592 528 792 784 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alarm.v(44) " "Warning (10230): Verilog HDL assignment warning at alarm.v(44): truncated value with size 32 to match size of target (4)" {  } { { "alarm.v" "" { Text "D:/HDL/clock/alarm.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alarm.v(47) " "Warning (10230): Verilog HDL assignment warning at alarm.v(47): truncated value with size 32 to match size of target (4)" {  } { { "alarm.v" "" { Text "D:/HDL/clock/alarm.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timing.v 1 1 " "Warning: Using design file timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:inst " "Info: Elaborating entity \"timing\" for hierarchy \"timing:inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(28) " "Warning (10230): Verilog HDL assignment warning at timing.v(28): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(39) " "Warning (10230): Verilog HDL assignment warning at timing.v(39): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(43) " "Warning (10230): Verilog HDL assignment warning at timing.v(43): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(52) " "Warning (10230): Verilog HDL assignment warning at timing.v(52): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(68) " "Warning (10230): Verilog HDL assignment warning at timing.v(68): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(75) " "Warning (10230): Verilog HDL assignment warning at timing.v(75): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(87) " "Warning (10230): Verilog HDL assignment warning at timing.v(87): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(100) " "Warning (10230): Verilog HDL assignment warning at timing.v(100): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "D:/HDL/clock/timing.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "change.v 1 1 " "Warning: Using design file change.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 change " "Info: Found entity 1: change" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hr_high_setting_o packed change.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at change.v(5): data type declaration for \"hr_high_setting_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hr_high_setting_o change.v(3) " "Info (10151): Verilog HDL Declaration information at change.v(3): \"hr_high_setting_o\" is declared here" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hr_low_setting_o packed change.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at change.v(5): data type declaration for \"hr_low_setting_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "hr_low_setting_o change.v(3) " "Info (10151): Verilog HDL Declaration information at change.v(3): \"hr_low_setting_o\" is declared here" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "min_high_setting_o packed change.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at change.v(5): data type declaration for \"min_high_setting_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "min_high_setting_o change.v(3) " "Info (10151): Verilog HDL Declaration information at change.v(3): \"min_high_setting_o\" is declared here" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "min_low_setting_o packed change.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at change.v(5): data type declaration for \"min_low_setting_o\" declares packed dimensions but the port declaration declaration does not" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "min_low_setting_o change.v(3) " "Info (10151): Verilog HDL Declaration information at change.v(3): \"min_low_setting_o\" is declared here" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change change:inst2 " "Info: Elaborating entity \"change\" for hierarchy \"change:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "D:/HDL/clock/clock.bdf" { { 336 512 800 560 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(38) " "Warning (10230): Verilog HDL assignment warning at change.v(38): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(41) " "Warning (10230): Verilog HDL assignment warning at change.v(41): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(60) " "Warning (10230): Verilog HDL assignment warning at change.v(60): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(63) " "Warning (10230): Verilog HDL assignment warning at change.v(63): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(94) " "Warning (10230): Verilog HDL assignment warning at change.v(94): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(97) " "Warning (10230): Verilog HDL assignment warning at change.v(97): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(116) " "Warning (10230): Verilog HDL assignment warning at change.v(116): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 change.v(119) " "Warning (10230): Verilog HDL assignment warning at change.v(119): truncated value with size 32 to match size of target (4)" {  } { { "change.v" "" { Text "D:/HDL/clock/change.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Warning: Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "D:/HDL/clock/clock.bdf" { { 72 1200 1432 360 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(27) " "Warning (10230): Verilog HDL assignment warning at display.v(27): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(28) " "Warning (10230): Verilog HDL assignment warning at display.v(28): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(30) " "Warning (10230): Verilog HDL assignment warning at display.v(30): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(31) " "Warning (10230): Verilog HDL assignment warning at display.v(31): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/clock/display.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_i\[0\] inst " "Error: Port \"hr_high_timing_i\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_i\[1\] inst " "Error: Port \"hr_high_timing_i\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_i\[2\] inst " "Error: Port \"hr_high_timing_i\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_i\[3\] inst " "Error: Port \"hr_high_timing_i\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_o\[0\] inst " "Error: Port \"hr_high_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_o\[1\] inst " "Error: Port \"hr_high_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_o\[2\] inst " "Error: Port \"hr_high_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_high_timing_o\[3\] inst " "Error: Port \"hr_high_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_i\[0\] inst " "Error: Port \"hr_low_timing_i\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_i\[1\] inst " "Error: Port \"hr_low_timing_i\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_i\[2\] inst " "Error: Port \"hr_low_timing_i\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_i\[3\] inst " "Error: Port \"hr_low_timing_i\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_o\[0\] inst " "Error: Port \"hr_low_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_o\[1\] inst " "Error: Port \"hr_low_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_o\[2\] inst " "Error: Port \"hr_low_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hr_low_timing_o\[3\] inst " "Error: Port \"hr_low_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_i\[0\] inst " "Error: Port \"min_high_timing_i\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_i\[1\] inst " "Error: Port \"min_high_timing_i\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_i\[2\] inst " "Error: Port \"min_high_timing_i\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_i\[3\] inst " "Error: Port \"min_high_timing_i\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_o\[0\] inst " "Error: Port \"min_high_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_o\[1\] inst " "Error: Port \"min_high_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_o\[2\] inst " "Error: Port \"min_high_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_high_timing_o\[3\] inst " "Error: Port \"min_high_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_i\[0\] inst " "Error: Port \"min_low_timing_i\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_i\[1\] inst " "Error: Port \"min_low_timing_i\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_i\[2\] inst " "Error: Port \"min_low_timing_i\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_i\[3\] inst " "Error: Port \"min_low_timing_i\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_o\[0\] inst " "Error: Port \"min_low_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_o\[1\] inst " "Error: Port \"min_low_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_o\[2\] inst " "Error: Port \"min_low_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "min_low_timing_o\[3\] inst " "Error: Port \"min_low_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_high_timing_o\[0\] inst " "Error: Port \"sec_high_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_high_timing_o\[1\] inst " "Error: Port \"sec_high_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_high_timing_o\[2\] inst " "Error: Port \"sec_high_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_high_timing_o\[3\] inst " "Error: Port \"sec_high_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_low_timing_o\[0\] inst " "Error: Port \"sec_low_timing_o\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_low_timing_o\[1\] inst " "Error: Port \"sec_low_timing_o\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_low_timing_o\[2\] inst " "Error: Port \"sec_low_timing_o\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sec_low_timing_o\[3\] inst " "Error: Port \"sec_low_timing_o\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/HDL/clock/clock.bdf" { { 56 528 808 216 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 40 s 31 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 40 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Error: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 06:10:44 2019 " "Error: Processing ended: Wed Mar 13 06:10:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 42 s 31 s " "Error: Quartus II Full Compilation was unsuccessful. 42 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
