

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:27:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.348 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_1_fu_233  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_240  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_247  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_254  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_261  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_268  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_275  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_282  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_289  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_296  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_303  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_310  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_317  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_324  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_331  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_338  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_345  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_352  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_359  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     29|        -|        -|    -|
|Expression           |        -|     35|        0|     1892|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       19|      8|      760|     2579|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2651|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       19|     72|     3411|     4699|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      3|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |myproject_mul_18s_69s_85_2_1_U6  |myproject_mul_18s_69s_85_2_1  |        0|      4|  361|  178|    0|
    |myproject_mul_22s_69s_76_2_1_U5  |myproject_mul_22s_69s_76_2_1  |        0|      4|  361|  178|    0|
    |grp_operator_1_fu_233            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_240            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_247            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_254            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_261            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_268            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_275            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_282            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_289            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_296            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_303            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_310            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_317            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_324            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_331            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_338            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_345            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_352            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_359            |operator_s                    |        1|      0|    2|  117|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                              |       19|      8|  760| 2579|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                       |                      Module                      |      Expression     |
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U27  |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1  | i0 + i1 * (i2 + i3) |
    |myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1_U28    |myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1    | i0 * (i1 + i2) + i3 |
    |myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1_U19     |myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1     | i0 + i1 * (i2 - i3) |
    |myproject_mac_mul_sub_9s_17s_21s_25_1_1_U20           |myproject_mac_mul_sub_9s_17s_21s_25_1_1           |     i0 * i1 - i2    |
    |myproject_mac_muladd_11s_16s_26s_26_1_1_U8            |myproject_mac_muladd_11s_16s_26s_26_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_11s_24s_36s_37_1_1_U25           |myproject_mac_muladd_11s_24s_36s_37_1_1           |     i0 * i1 + i2    |
    |myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17         |myproject_mac_muladd_13ns_16s_19ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15         |myproject_mac_muladd_13ns_16s_21ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16         |myproject_mac_muladd_13ns_16s_24ns_28_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_14ns_16s_26ns_26_1_1_U33         |myproject_mac_muladd_14ns_16s_26ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_9s_26s_27_1_1_U31            |myproject_mac_muladd_16s_9s_26s_27_1_1            |     i0 * i1 + i2    |
    |myproject_mac_mulsub_18s_18s_26ns_26_1_1_U24          |myproject_mac_mulsub_18s_18s_26ns_26_1_1          |     i0 - i1 * i1    |
    |myproject_mul_mul_10ns_10ns_20_1_1_U32                |myproject_mul_mul_10ns_10ns_20_1_1                |       i0 * i0       |
    |myproject_mul_mul_10ns_16s_26_1_1_U9                  |myproject_mul_mul_10ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11ns_16s_26_1_1_U7                  |myproject_mul_mul_11ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11s_22_1_1_U23                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_11s_22_1_1_U29                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_11s_22_1_1_U35                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_16s_26_1_1_U13                  |myproject_mul_mul_11s_16s_26_1_1                  |       i0 * i1       |
    |myproject_mul_mul_12s_12s_24_1_1_U14                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U10                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U21                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U22                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_28s_36_1_1_U26                  |myproject_mul_mul_16s_28s_36_1_1                  |       i0 * i1       |
    |myproject_mul_mul_18s_18s_36_1_1_U12                  |myproject_mul_mul_18s_18s_36_1_1                  |       i0 * i0       |
    |myproject_mul_mul_18s_20ns_40_1_1_U34                 |myproject_mul_mul_18s_20ns_40_1_1                 |       i0 * i1       |
    |myproject_mul_mul_7ns_16s_22_1_1_U30                  |myproject_mul_mul_7ns_16s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_8ns_11s_19_1_1_U11                  |myproject_mul_mul_8ns_11s_19_1_1                  |       i0 * i1       |
    |myproject_mul_mul_9ns_17s_25_1_1_U18                  |myproject_mul_mul_9ns_17s_25_1_1                  |       i0 * i1       |
    +------------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1095_p2          |     *    |      2|  0|  26|          18|          38|
    |mul_ln1192_11_fu_1123_p2          |     *    |      3|  0|  30|          22|          53|
    |mul_ln1192_2_fu_947_p2            |     *    |      3|  0|  21|           9|          47|
    |mul_ln1192_3_fu_1032_p2           |     *    |      3|  0|  30|          11|          53|
    |mul_ln1192_4_fu_1111_p2           |     *    |      4|  0|  43|          11|          63|
    |mul_ln1192_6_fu_984_p2            |     *    |      3|  0|  30|          18|          53|
    |mul_ln700_1_fu_959_p2             |     *    |      3|  0|  27|          27|          39|
    |mul_ln700_6_fu_825_p2             |     *    |      2|  0|  20|           7|          32|
    |r_V_13_fu_504_p2                  |     *    |      2|  0|  20|           6|          32|
    |r_V_16_fu_637_p2                  |     *    |      4|  0|  27|          36|          39|
    |r_V_19_fu_896_p2                  |     *    |      2|  0|  25|          18|          37|
    |r_V_20_fu_906_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_21_fu_994_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_23_fu_1003_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_25_fu_1020_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_30_fu_622_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_4_fu_811_p2                   |     *    |      2|  0|  52|          22|          25|
    |r_V_9_fu_851_p2                   |     *    |      2|  0|  20|           6|          32|
    |add_ln700_1_fu_842_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_1_fu_452_p2             |     +    |      0|  0|  76|           9|          16|
    |add_ln703_2_fu_462_p2             |     +    |      0|  0|  23|          10|          16|
    |add_ln703_3_fu_817_p2             |     +    |      0|  0|  23|           7|          16|
    |add_ln703_fu_429_p2               |     +    |      0|  0|  23|          16|          16|
    |ret_V_14_fu_514_p2                |     +    |      0|  0|  25|          10|          18|
    |ret_V_16_fu_652_p2                |     +    |      0|  0|  25|          10|          18|
    |ret_V_19_fu_527_p2                |     +    |      0|  0|  19|           9|          12|
    |ret_V_21_fu_884_p2                |     +    |      0|  0|  44|          31|          37|
    |ret_V_26_fu_915_p2                |     +    |      0|  0|  17|           9|          10|
    |ret_V_33_fu_433_p2                |     +    |      0|  0|  33|          20|          26|
    |ret_V_34_fu_769_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_36_fu_1129_p2               |     +    |      0|  0|  80|          71|          73|
    |ret_V_40_fu_1061_p2               |     +    |      0|  0|  76|          76|          76|
    |ret_V_43_fu_705_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_44_fu_1152_p2               |     +    |      0|  0|  98|          91|          91|
    |ret_V_48_fu_1176_p2               |     +    |      0|  0|  88|          81|          81|
    |ret_V_fu_592_p2                   |     +    |      0|  0|  76|          12|          17|
    |r_V_29_fu_577_p2                  |     -    |      0|  0|  24|           1|          17|
    |ret_V_10_fu_798_p2                |     -    |      0|  0|  29|          22|          22|
    |ret_V_35_fu_586_p2                |     -    |      0|  0|  76|          17|          17|
    |ret_V_37_fu_488_p2                |     -    |      0|  0|  24|          17|          17|
    |ret_V_38_fu_643_p2                |     -    |      0|  0|  24|          17|          17|
    |sub_ln700_1_fu_1045_p2            |     -    |      0|  0|  76|          76|          76|
    |sub_ln700_fu_972_p2               |     -    |      0|  0|  63|          56|          56|
    |sub_ln703_1_fu_458_p2             |     -    |      0|  0|  23|          16|          16|
    |sub_ln703_fu_448_p2               |     -    |      0|  0|  76|          16|          16|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     35|  0|1892|        1067|        1477|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1672                  |   36|   0|   36|          0|
    |add_ln703_1_reg_1481                  |   16|   0|   16|          0|
    |add_ln703_2_reg_1496                  |   16|   0|   16|          0|
    |add_ln703_3_reg_1667                  |   16|   0|   16|          0|
    |add_ln703_reg_1471                    |   16|   0|   16|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |grp_operator_1_fu_240_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_247_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_254_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_261_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_268_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_275_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_282_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_289_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_303_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_310_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_317_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_324_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_331_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_338_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_345_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_352_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_359_ap_start_reg    |    1|   0|    1|          0|
    |lhs_V_2_reg_1516                      |   17|   0|   17|          0|
    |mul_ln1192_10_reg_1792                |   53|   0|   53|          0|
    |mul_ln1192_11_reg_1812                |   73|   0|   73|          0|
    |mul_ln1192_2_reg_1722                 |   53|   0|   53|          0|
    |mul_ln1192_3_reg_1767                 |   63|   0|   63|          0|
    |mul_ln1192_4_reg_1802                 |   73|   0|   73|          0|
    |mul_ln1192_6_reg_1747                 |   69|   0|   69|          0|
    |mul_ln1192_7_reg_1807                 |   85|   0|   85|          0|
    |mul_ln1192_reg_1449                   |   26|   0|   26|          0|
    |mul_ln700_2_reg_1737                  |   76|   0|   76|          0|
    |mul_ln728_1_reg_1546                  |   26|   0|   26|          0|
    |p_1_reg_1581                          |   11|   0|   11|          0|
    |p_2_reg_1586                          |   11|   0|   11|          0|
    |p_3_reg_1772                          |   11|   0|   11|          0|
    |p_7_reg_1712                          |    9|   0|    9|          0|
    |p_8_reg_1662                          |    9|   0|    9|          0|
    |p_9_reg_1727                          |   11|   0|   11|          0|
    |p_Val2_13_reg_1454                    |   16|   0|   16|          0|
    |p_Val2_14_reg_1596                    |    9|   0|    9|          0|
    |p_Val2_16_reg_1607                    |   11|   0|   11|          0|
    |p_Val2_1_reg_1421                     |   16|   0|   16|          0|
    |p_Val2_23_reg_1742                    |   11|   0|   11|          0|
    |p_Val2_25_reg_1511                    |   11|   0|   11|          0|
    |p_Val2_6_reg_1439                     |   16|   0|   16|          0|
    |p_Val2_7_reg_1410                     |   16|   0|   16|          0|
    |p_Val2_s_20_reg_1486                  |    9|   0|    9|          0|
    |p_Val2_s_20_reg_1486_pp0_iter2_reg    |    9|   0|    9|          0|
    |p_Val2_s_reg_1429                     |   16|   0|   16|          0|
    |p_s_reg_1526                          |   11|   0|   11|          0|
    |r_V_12_reg_1506                       |   32|   0|   32|          0|
    |r_V_13_reg_1536                       |   39|   0|   39|          0|
    |r_V_15_reg_1541                       |   36|   0|   36|          0|
    |r_V_16_reg_1622                       |   69|   0|   69|          0|
    |r_V_17_reg_1627                       |   22|   0|   22|          0|
    |r_V_18_reg_1551                       |   24|   0|   24|          0|
    |r_V_19_reg_1697                       |   53|   0|   53|          0|
    |r_V_20_reg_1702                       |   18|   0|   18|          0|
    |r_V_21_reg_1752                       |   18|   0|   18|          0|
    |r_V_22_reg_1707                       |   20|   0|   20|          0|
    |r_V_24_reg_1757                       |   40|   0|   40|          0|
    |r_V_25_reg_1762                       |   18|   0|   18|          0|
    |r_V_26_reg_1797                       |   22|   0|   22|          0|
    |r_V_27_reg_1531                       |   19|   0|   19|          0|
    |r_V_30_reg_1601                       |   18|   0|   18|          0|
    |r_V_4_reg_1657                        |   50|   0|   50|          0|
    |r_V_6_reg_1612                        |   32|   0|   32|          0|
    |r_V_8_reg_1617                        |   32|   0|   32|          0|
    |r_V_9_reg_1677                        |   39|   0|   39|          0|
    |ret_V_12_reg_1682                     |   27|   0|   27|          0|
    |ret_V_23_reg_1561                     |   28|   0|   28|          0|
    |ret_V_31_reg_1571                     |   25|   0|   25|          0|
    |ret_V_32_reg_1576                     |   23|   0|   23|          0|
    |ret_V_37_reg_1521                     |   17|   0|   17|          0|
    |ret_V_41_reg_1637                     |   37|   0|   37|          0|
    |ret_V_9_reg_1591                      |   25|   0|   25|          0|
    |sext_ln1118_2_reg_1466                |   26|   0|   26|          0|
    |sub_ln700_reg_1732                    |   56|   0|   56|          0|
    |sub_ln703_1_reg_1491                  |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1652                |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1501                |   16|   0|   16|          0|
    |trunc_ln708_3_reg_1717                |   16|   0|   16|          0|
    |trunc_ln708_4_reg_1632                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1777                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1777_pp0_iter7_reg  |   16|   0|   16|          0|
    |trunc_ln708_6_reg_1556                |   16|   0|   16|          0|
    |trunc_ln708_7_reg_1642                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1566                |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1647                |   16|   0|   16|          0|
    |trunc_ln_reg_1476                     |   16|   0|   16|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  256|   0|  256|          0|
    |p_Val2_13_reg_1454                    |   64|  32|   16|          0|
    |p_Val2_1_reg_1421                     |   64|  32|   16|          0|
    |p_Val2_6_reg_1439                     |   64|  32|   16|          0|
    |p_Val2_7_reg_1410                     |   64|  32|   16|          0|
    |p_Val2_s_reg_1429                     |   64|  32|   16|          0|
    |trunc_ln708_1_reg_1652                |   64|  32|   16|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2651| 192| 2363|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

