[_gen_fixednorm_3]
fpga_miu = 13.3333333333
occur = 0.203857682975
asic_miu = 66.6666666667

[_gen_fixednorm_2]
fpga_miu = 11.5555555556
occur = 0.0321003508748
asic_miu = 57.7777777778

[_gen_fixednorm_1]
fpga_miu = 9.77777777778
occur = 0.0019773401847
asic_miu = 48.8888888889

[_gen_fixednorm_0]
fpga_miu = 8.0
occur = 4.75068627497e-05
asic_miu = 40.0

[_gen_fixednorm_7]
fpga_miu = 20.4444444444
occur = 0.0321003508748
asic_miu = 102.222222222

[_gen_fixednorm_6]
fpga_miu = 18.6666666667
occur = 0.203857682975
asic_miu = 93.3333333333

[_gen_fixednorm_5]
fpga_miu = 16.8888888889
occur = 0.512017119103
asic_miu = 84.4444444444

[_gen_fixednorm_4]
fpga_miu = 15.1111111111
occur = 0.512017119103
asic_miu = 75.5555555556

[_gen_fixednorm_9]
fpga_miu = 24.0
occur = 4.75068627497e-05
asic_miu = 120.0

[_gen_fixednorm_8]
fpga_miu = 22.2222222222
occur = 0.0019773401847
asic_miu = 111.111111111

