<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684964211946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684964211947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 09:36:51 2023 " "Processing started: Thu May 25 09:36:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684964211947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684964211947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_V1 -c Project_Flappy_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_V1 -c Project_Flappy_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684964211947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1684964212253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212595 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_test_vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_test_vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_test_vga_sync-test " "Found design unit 1: test_test_vga_sync-test" {  } { { "test_test_vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_test_vga_sync.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212600 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_test_vga_sync " "Found entity 1: test_test_vga_sync" {  } { { "test_test_vga_sync.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_test_vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sprite_printer-a1 " "Found design unit 1: test_sprite_printer-a1" {  } { { "test_sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_sprite_printer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212603 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sprite_printer " "Found entity 1: test_sprite_printer" {  } { { "test_sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_score_counter-a1 " "Found design unit 1: test_score_counter-a1" {  } { { "test_score_counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_score_counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212606 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_score_counter " "Found entity 1: test_score_counter" {  } { { "test_score_counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/test_score_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212608 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Score_Counter-a1 " "Found design unit 1: Score_Counter-a1" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Score_Counter " "Found entity 1: Score_Counter" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psudo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psudo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Psudo_Gen-Behaviour " "Found design unit 1: Psudo_Gen-Behaviour" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Psudo_Gen " "Found entity 1: Psudo_Gen" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_flappy_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_flappy_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Flappy_V1-game " "Found design unit 1: Project_Flappy_V1-game" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Flappy_V1 " "Found entity 1: Project_Flappy_V1" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipes_V2-behaviour " "Found design unit 1: Pipes_V2-behaviour" {  } { { "pipes_V2.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipes_V2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipes_V2 " "Found entity 1: Pipes_V2" {  } { { "pipes_V2.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipes_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_difficulty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_difficulty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_difficulty-Behaviour " "Found design unit 1: pipe_difficulty-Behaviour" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212621 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_difficulty " "Found entity 1: pipe_difficulty" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_mouse-behavior " "Found design unit 1: move_mouse-behavior" {  } { { "move_mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212625 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_mouse " "Found entity 1: move_mouse" {  } { { "move_mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212628 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Four_bit_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Four_bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div-behaviour " "Found design unit 1: Div-behaviour" {  } { { "Div.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212636 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212638 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212641 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Flappy_V1 " "Elaborating entity \"Project_Flappy_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684964212687 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "collision Project_Flappy_V1.vhd(8) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(8): used implicit default value for signal \"collision\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_right_button Project_Flappy_V1.vhd(23) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(23): object \"t_right_button\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_tenth_out Project_Flappy_V1.vhd(26) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object \"t_tenth_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_first_out Project_Flappy_V1.vhd(26) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object \"t_first_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_1 Project_Flappy_V1.vhd(33) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(33): used explicit default value for signal \"t_pipe_initial_1\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_2 Project_Flappy_V1.vhd(34) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(34): used explicit default value for signal \"t_pipe_initial_2\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_3 Project_Flappy_V1.vhd(35) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(35): used explicit default value for signal \"t_pipe_initial_3\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_row Project_Flappy_V1.vhd(38) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(38): used explicit default value for signal \"t_sprite_anchor_row\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_col Project_Flappy_V1.vhd(39) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(39): used explicit default value for signal \"t_sprite_anchor_col\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_red Project_Flappy_V1.vhd(40) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(40): used explicit default value for signal \"t_sprite_red\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_green Project_Flappy_V1.vhd(41) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(41): used explicit default value for signal \"t_sprite_green\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_blue Project_Flappy_V1.vhd(42) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(42): used explicit default value for signal \"t_sprite_blue\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_multiplier Project_Flappy_V1.vhd(43) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(43): used explicit default value for signal \"t_sprite_multiplier\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_address Project_Flappy_V1.vhd(44) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(44): used explicit default value for signal \"t_sprite_address\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable Project_Flappy_V1.vhd(45) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(45): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_red_out Project_Flappy_V1.vhd(46) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object \"t_sprite_red_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_green_out Project_Flappy_V1.vhd(46) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object \"t_sprite_green_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_blue_out Project_Flappy_V1.vhd(46) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object \"t_sprite_blue_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_reset_latch Project_Flappy_V1.vhd(132) " "Inferred latch for \"t_reset_latch\" at Project_Flappy_V1.vhd(132)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_enable Project_Flappy_V1.vhd(127) " "Inferred latch for \"t_enable\" at Project_Flappy_V1.vhd(127)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212689 "|Project_Flappy_V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:mouse_design " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "mouse_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212693 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212693 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212693 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212693 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212693 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_mouse move_mouse:move_mouse_design " "Elaborating entity \"move_mouse\" for hierarchy \"move_mouse:move_mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "move_mouse_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga_design " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga_design\"" {  } { { "Project_Flappy_V1.vhd" "vga_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:ball_design " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:ball_design\"" {  } { { "Project_Flappy_V1.vhd" "ball_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:div_design " "Elaborating entity \"Div\" for hierarchy \"Div:div_design\"" {  } { { "Project_Flappy_V1.vhd" "div_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Psudo_Gen Psudo_Gen:psudo_rand_design " "Elaborating entity \"Psudo_Gen\" for hierarchy \"Psudo_Gen:psudo_rand_design\"" {  } { { "Project_Flappy_V1.vhd" "psudo_rand_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed Psudo_Gen.vhd(26) " "VHDL Process Statement warning at Psudo_Gen.vhd(26): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212703 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipes_V2 Pipes_V2:pipe1 " "Elaborating entity \"Pipes_V2\" for hierarchy \"Pipes_V2:pipe1\"" {  } { { "Project_Flappy_V1.vhd" "pipe1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_difficulty pipe_difficulty:difficulty " "Elaborating entity \"pipe_difficulty\" for hierarchy \"pipe_difficulty:difficulty\"" {  } { { "Project_Flappy_V1.vhd" "difficulty" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level_latch pipe_difficulty.vhd(17) " "Verilog HDL or VHDL warning at pipe_difficulty.vhd(17): object \"level_latch\" assigned a value but never read" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684964212710 "|Project_Flappy_V1|pipe_difficulty:difficulty"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk pipe_difficulty.vhd(25) " "VHDL Process Statement warning at pipe_difficulty.vhd(25): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212710 "|Project_Flappy_V1|pipe_difficulty:difficulty"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "Project_Flappy_V1.vhd" "seg" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212711 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_direction Two_Digit_Counter.vhd(14) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal \"f_direction\" because signal was never assigned a value" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1684964212712 "|Project_Flappy_V1|Two_Digit_Counter:seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter\"" {  } { { "Two_Digit_Counter.vhd" "tenth_counter" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg Two_Digit_Counter:seg\|BCD_to_7Seg:d_1 " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"Two_Digit_Counter:seg\|BCD_to_7Seg:d_1\"" {  } { { "Two_Digit_Counter.vhd" "d_1" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER SPRITE_PRINTER:sprite_design " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"SPRITE_PRINTER:sprite_design\"" {  } { { "Project_Flappy_V1.vhd" "sprite_design" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212720 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(43) " "VHDL Process Statement warning at sprite_printer.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(44) " "VHDL Process Statement warning at sprite_printer.vhd(44): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(54) " "VHDL Process Statement warning at sprite_printer.vhd(54): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(55) " "VHDL Process Statement warning at sprite_printer.vhd(55): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684964212721 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212758 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684964212758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684964212806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684964212806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684964212807 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964212873 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1684964212873 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1684964212873 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684964213458 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684964213458 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~1 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~1\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~5 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~5\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~9 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~9\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1684964213459 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1684964213459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "collision GND " "Pin \"collision\" is stuck at GND" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684964213801 "|Project_Flappy_V1|collision"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684964213801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684964213969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684964214808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964214808 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb1 " "No output dependent on input pin \"pb1\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964214876 "|Project_Flappy_V1|pb1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb2 " "No output dependent on input pin \"pb2\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964214876 "|Project_Flappy_V1|pb2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb4 " "No output dependent on input pin \"pb4\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684964214876 "|Project_Flappy_V1|pb4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1684964214876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "778 " "Implemented 778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684964214878 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684964214878 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1684964214878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Implemented 750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684964214878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684964214878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684964214897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 09:36:54 2023 " "Processing ended: Thu May 25 09:36:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684964214897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684964214897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684964214897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684964214897 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684970143802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684970143807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 11:15:43 2023 " "Processing started: Thu May 25 11:15:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684970143807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970143807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970143807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684970144457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684970144457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_flappy_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_flappy_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Flappy_V1-game " "Found design unit 1: Project_Flappy_V1-game" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970153910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Flappy_V1 " "Found entity 1: Project_Flappy_V1" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970153910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970153910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Flappy_v1 " "Elaborating entity \"Project_Flappy_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684970153984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "collision Project_Flappy_V1.vhd(8) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(8): used implicit default value for signal \"collision\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_right_button Project_Flappy_V1.vhd(23) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(23): object \"t_right_button\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_tenth_out Project_Flappy_V1.vhd(26) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object \"t_tenth_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_first_out Project_Flappy_V1.vhd(26) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object \"t_first_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_1 Project_Flappy_V1.vhd(33) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(33): used explicit default value for signal \"t_pipe_initial_1\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_2 Project_Flappy_V1.vhd(34) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(34): used explicit default value for signal \"t_pipe_initial_2\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153985 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_3 Project_Flappy_V1.vhd(35) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(35): used explicit default value for signal \"t_pipe_initial_3\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_row Project_Flappy_V1.vhd(38) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(38): used explicit default value for signal \"t_sprite_anchor_row\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_col Project_Flappy_V1.vhd(39) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(39): used explicit default value for signal \"t_sprite_anchor_col\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_red Project_Flappy_V1.vhd(40) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(40): used explicit default value for signal \"t_sprite_red\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_green Project_Flappy_V1.vhd(41) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(41): used explicit default value for signal \"t_sprite_green\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_blue Project_Flappy_V1.vhd(42) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(42): used explicit default value for signal \"t_sprite_blue\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_multiplier Project_Flappy_V1.vhd(43) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(43): used explicit default value for signal \"t_sprite_multiplier\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_address Project_Flappy_V1.vhd(44) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(44): used explicit default value for signal \"t_sprite_address\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable Project_Flappy_V1.vhd(45) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(45): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970153986 "|Project_Flappy_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_reset_latch Project_Flappy_V1.vhd(132) " "Inferred latch for \"t_reset_latch\" at Project_Flappy_V1.vhd(132)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970153990 "|Project_Flappy_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_enable Project_Flappy_V1.vhd(127) " "Inferred latch for \"t_enable\" at Project_Flappy_V1.vhd(127)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970153990 "|Project_Flappy_v1"}
{ "Warning" "WSGN_SEARCH_FILE" "mouse.vhd 2 1 " "Using design file mouse.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154018 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:mouse_design " "Elaborating entity \"mouse\" for hierarchy \"mouse:mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "mouse_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684970154023 "|Project_Flappy_v1|mouse:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154023 "|Project_Flappy_v1|mouse:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154023 "|Project_Flappy_v1|mouse:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154023 "|Project_Flappy_v1|mouse:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154023 "|Project_Flappy_v1|mouse:mouse_design"}
{ "Warning" "WSGN_SEARCH_FILE" "move_mouse.vhd 2 1 " "Using design file move_mouse.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_mouse-behavior " "Found design unit 1: move_mouse-behavior" {  } { { "move_mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154042 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_mouse " "Found entity 1: move_mouse" {  } { { "move_mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_mouse move_mouse:move_mouse_design " "Elaborating entity \"move_mouse\" for hierarchy \"move_mouse:move_mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "move_mouse_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154061 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga_design " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga_design\"" {  } { { "Project_Flappy_V1.vhd" "vga_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bouncy_ball.vhd 2 1 " "Using design file bouncy_ball.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154082 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:ball_design " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:ball_design\"" {  } { { "Project_Flappy_V1.vhd" "ball_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div.vhd 2 1 " "Using design file div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div-behaviour " "Found design unit 1: Div-behaviour" {  } { { "div.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "div.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:div_design " "Elaborating entity \"Div\" for hierarchy \"Div:div_design\"" {  } { { "Project_Flappy_V1.vhd" "div_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "psudo_gen.vhd 2 1 " "Using design file psudo_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Psudo_Gen-Behaviour " "Found design unit 1: Psudo_Gen-Behaviour" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Psudo_Gen " "Found entity 1: Psudo_Gen" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Psudo_Gen Psudo_Gen:psudo_rand_design " "Elaborating entity \"Psudo_Gen\" for hierarchy \"Psudo_Gen:psudo_rand_design\"" {  } { { "Project_Flappy_V1.vhd" "psudo_rand_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154123 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed psudo_gen.vhd(26) " "VHDL Process Statement warning at psudo_gen.vhd(26): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154124 "|Project_Flappy_v1|Psudo_Gen:psudo_rand_design"}
{ "Warning" "WSGN_SEARCH_FILE" "pipes_v2.vhd 2 1 " "Using design file pipes_v2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipes_V2-behaviour " "Found design unit 1: Pipes_V2-behaviour" {  } { { "pipes_v2.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipes_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipes_V2 " "Found entity 1: Pipes_V2" {  } { { "pipes_v2.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipes_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipes_V2 Pipes_V2:pipe1 " "Elaborating entity \"Pipes_V2\" for hierarchy \"Pipes_V2:pipe1\"" {  } { { "Project_Flappy_V1.vhd" "pipe1" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipe_difficulty.vhd 2 1 " "Using design file pipe_difficulty.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_difficulty-Behaviour " "Found design unit 1: pipe_difficulty-Behaviour" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154166 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_difficulty " "Found entity 1: pipe_difficulty" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_difficulty pipe_difficulty:difficulty " "Elaborating entity \"pipe_difficulty\" for hierarchy \"pipe_difficulty:difficulty\"" {  } { { "Project_Flappy_V1.vhd" "difficulty" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_digit_counter.vhd 2 1 " "Using design file two_digit_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "two_digit_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/two_digit_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "two_digit_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/two_digit_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "Project_Flappy_V1.vhd" "seg" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154188 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_direction two_digit_counter.vhd(14) " "VHDL Signal Declaration warning at two_digit_counter.vhd(14): used explicit default value for signal \"f_direction\" because signal was never assigned a value" {  } { { "two_digit_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/two_digit_counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684970154189 "|Project_Flappy_v1|Two_Digit_Counter:seg"}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_counter.vhd 2 1 " "Using design file four_bit_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "four_bit_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/four_bit_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "four_bit_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/four_bit_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"Two_Digit_Counter:seg\|Four_bit_Counter:tenth_counter\"" {  } { { "two_digit_counter.vhd" "tenth_counter" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/two_digit_counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_7seg.vhd 2 1 " "Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bcd_to_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154229 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bcd_to_7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg Two_Digit_Counter:seg\|BCD_to_7Seg:d_1 " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"Two_Digit_Counter:seg\|BCD_to_7Seg:d_1\"" {  } { { "two_digit_counter.vhd" "d_1" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/two_digit_counter.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sprite_printer.vhd 2 1 " "Using design file sprite_printer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154255 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_printer sprite_printer:sprite_design " "Elaborating entity \"sprite_printer\" for hierarchy \"sprite_printer:sprite_design\"" {  } { { "Project_Flappy_V1.vhd" "sprite_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(43) " "VHDL Process Statement warning at sprite_printer.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154258 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(44) " "VHDL Process Statement warning at sprite_printer.vhd(44): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154258 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(54) " "VHDL Process Statement warning at sprite_printer.vhd(54): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(55) " "VHDL Process Statement warning at sprite_printer.vhd(55): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154259 "|Project_Flappy_v1|sprite_printer:sprite_design"}
{ "Warning" "WSGN_SEARCH_FILE" "char_rom.vhd 2 1 " "Using design file char_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154278 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684970154278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHAR_ROM sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM " "Elaborating entity \"CHAR_ROM\" for hierarchy \"sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684970154349 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684970154349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684970154405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970154405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"sprite_printer:sprite_design\|CHAR_ROM:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970154406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[1\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[0\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_col\[2\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_col\[1\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_col\[0\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[2\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684970154508 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684970155178 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684970155179 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~1 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~1\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~5 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~5\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~9 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~9\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33\"" {  } { { "psudo_gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/psudo_gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684970155179 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1684970155179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "collision GND " "Pin \"collision\" is stuck at GND" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684970155588 "|Project_Flappy_V1|collision"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684970155588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684970155674 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 166 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970156369 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684970156386 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684970156386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684970156601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684970156601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb1 " "No output dependent on input pin \"pb1\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684970156688 "|Project_Flappy_V1|pb1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb2 " "No output dependent on input pin \"pb2\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684970156688 "|Project_Flappy_V1|pb2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb4 " "No output dependent on input pin \"pb4\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684970156688 "|Project_Flappy_V1|pb4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684970156688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "785 " "Implemented 785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684970156691 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684970156691 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684970156691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "749 " "Implemented 749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684970156691 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684970156691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684970156691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684970156716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 11:15:56 2023 " "Processing ended: Thu May 25 11:15:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684970156716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684970156716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684970156716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684970156716 ""}
>>>>>>> b392f52789c724a8821a22f0f848685527bca3ca
