

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s'
================================================================
* Date:           Tue Aug  8 12:28:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.427 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      338|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        5|    -|
|Memory               |        3|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     1|      145|      432|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_18s_17ns_26_1_1_U5054  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb  |        2|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        3|  0|   0|    0|  2048|   35|     2|        35840|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_506_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln50_2_fu_480_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln50_fu_474_p2        |         +|   0|  0|  25|          18|          18|
    |sub_ln215_1_fu_288_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln215_2_fu_332_p2     |         -|   0|  0|  24|          17|          17|
    |sub_ln215_fu_244_p2       |         -|   0|  0|  24|          17|          17|
    |and_ln215_1_fu_316_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln215_2_fu_360_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln215_fu_272_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln65_1_fu_216_p2     |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln65_fu_196_p2       |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |select_ln215_1_fu_390_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln215_2_fu_398_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln215_3_fu_416_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln215_4_fu_424_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln215_5_fu_442_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln215_fu_372_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln50_1_fu_530_p3   |    select|   0|  0|  10|           1|           9|
    |select_ln50_fu_494_p3     |    select|   0|  0|  17|           1|           2|
    |select_ln65_fu_208_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_fu_228_p3           |    select|   0|  0|  16|           1|          16|
    |xor_ln215_1_fu_278_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_2_fu_310_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln215_3_fu_322_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_4_fu_354_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln215_5_fu_366_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_fu_266_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_1_fu_222_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_202_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 338|         158|         253|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |grp_fu_145_p0      |  14|          3|   18|         54|
    |grp_fu_145_p1      |  20|          4|   17|         68|
    |layer18_out_blk_n  |   9|          2|    1|          2|
    |layer19_out_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  89|         18|   38|        133|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |exp_table_load_1_reg_604  |  17|   0|   17|          0|
    |exp_table_load_2_reg_609  |  17|   0|   17|          0|
    |exp_table_load_reg_599    |  17|   0|   17|          0|
    |select_ln215_1_reg_569    |  10|   0|   10|          0|
    |select_ln215_3_reg_574    |  10|   0|   10|          0|
    |select_ln215_5_reg_579    |  10|   0|   10|          0|
    |sext_ln244_reg_619        |  26|   0|   26|          0|
    |trunc_ln244_1_reg_629     |  16|   0|   16|          0|
    |trunc_ln2_reg_624         |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 145|   0|  145|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>|  return value|
|layer18_out_dout            |   in|   48|     ap_fifo|                                                            layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|    2|     ap_fifo|                                                            layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|    2|     ap_fifo|                                                            layer18_out|       pointer|
|layer18_out_empty_n         |   in|    1|     ap_fifo|                                                            layer18_out|       pointer|
|layer18_out_read            |  out|    1|     ap_fifo|                                                            layer18_out|       pointer|
|layer19_out_din             |  out|   48|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_full_n          |   in|    1|     ap_fifo|                                                            layer19_out|       pointer|
|layer19_out_write           |  out|    1|     ap_fifo|                                                            layer19_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.42>
ST_1 : Operation 7 [1/1] (2.10ns)   --->   "%layer18_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer18_out" [./nnet_utils/nnet_activation_stream.h:199]   --->   Operation 7 'read' 'layer18_out_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i48 %layer18_out_read" [./nnet_utils/nnet_activation_stream.h:199]   --->   Operation 8 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer18_out_read, i32 16, i32 31" [./nnet_utils/nnet_activation_stream.h:199]   --->   Operation 9 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer18_out_read, i32 32, i32 47" [./nnet_utils/nnet_activation_stream.h:199]   --->   Operation 10 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.12ns)   --->   "%icmp_ln65 = icmp_slt  i16 %trunc_ln199, i16 %trunc_ln199_1" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 11 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 12 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %trunc_ln199, i16 %trunc_ln199_1" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 13 'select' 'select_ln65' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.12ns)   --->   "%icmp_ln65_1 = icmp_slt  i16 %select_ln65, i16 %trunc_ln199_2" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 14 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 15 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.29ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln65_1, i16 %select_ln65, i16 %trunc_ln199_2" [./nnet_utils/nnet_common.h:65->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:209]   --->   Operation 16 'select' 'x_max' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %trunc_ln199" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 17 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %x_max" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 18 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.12ns)   --->   "%sub_ln215 = sub i17 %sext_ln215, i17 %sext_ln215_1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 19 'sub' 'sub_ln215' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 16" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 20 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215, i32 15" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 21 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215 = xor i1 %tmp_4, i1 1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 22 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%and_ln215 = and i1 %tmp_5, i1 %xor_ln215" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 23 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%xor_ln215_1 = xor i1 %tmp_4, i1 %tmp_5" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 24 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %trunc_ln199_1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 25 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.12ns)   --->   "%sub_ln215_1 = sub i17 %sext_ln215_2, i17 %sext_ln215_1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 26 'sub' 'sub_ln215_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 16" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 27 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_1, i32 15" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 28 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_2 = xor i1 %tmp_6, i1 1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 29 'xor' 'xor_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%and_ln215_1 = and i1 %tmp_7, i1 %xor_ln215_2" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 30 'and' 'and_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%xor_ln215_3 = xor i1 %tmp_6, i1 %tmp_7" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 31 'xor' 'xor_ln215_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %trunc_ln199_2" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 32 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.12ns)   --->   "%sub_ln215_2 = sub i17 %sext_ln215_3, i17 %sext_ln215_1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 33 'sub' 'sub_ln215_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 16" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 34 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln215_2, i32 15" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 35 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_4 = xor i1 %tmp_8, i1 1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 36 'xor' 'xor_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%and_ln215_2 = and i1 %tmp_9, i1 %xor_ln215_4" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 37 'and' 'and_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%xor_ln215_5 = xor i1 %tmp_8, i1 %tmp_9" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 38 'xor' 'xor_ln215_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %and_ln215, i10 511, i10 512" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 39 'select' 'select_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215, i32 6, i32 15" [./nnet_utils/nnet_activation.h:145->./nnet_utils/nnet_activation_stream.h:224]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 41 'select' 'select_ln215_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 42 'select' 'select_ln215_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_1, i32 6, i32 15" [./nnet_utils/nnet_activation.h:145->./nnet_utils/nnet_activation_stream.h:224]   --->   Operation 43 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 44 'select' 'select_ln215_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 45 'select' 'select_ln215_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln215_2, i32 6, i32 15" [./nnet_utils/nnet_activation.h:145->./nnet_utils/nnet_activation_stream.h:224]   --->   Operation 46 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2" [./nnet_utils/nnet_activation_stream.h:215]   --->   Operation 47 'select' 'select_ln215_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %select_ln215_1" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 48 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 49 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 50 'load' 'exp_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %select_ln215_3" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 51 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 52 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 53 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %select_ln215_5" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 54 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 55 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 56 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 5.21>
ST_3 : Operation 57 [1/2] (1.29ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 57 'load' 'exp_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%exp_table_load_cast1 = zext i17 %exp_table_load" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 58 'zext' 'exp_table_load_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (1.29ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 59 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%exp_table_load_1_cast2 = zext i17 %exp_table_load_1" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 60 'zext' 'exp_table_load_1_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.29ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 61 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%exp_table_load_2_cast3 = zext i17 %exp_table_load_2" [./nnet_utils/nnet_activation_stream.h:225]   --->   Operation 62 'zext' 'exp_table_load_2_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.12ns)   --->   "%add_ln50 = add i18 %exp_table_load_1_cast2, i18 %exp_table_load_cast1" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 63 'add' 'add_ln50' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.12ns)   --->   "%add_ln50_2 = add i17 %exp_table_load_1, i17 %exp_table_load" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 64 'add' 'add_ln50_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 65 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln50 = select i1 %tmp_10, i17 131071, i17 %add_ln50_2" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:43->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 66 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50 = zext i17 %select_ln50" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 67 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln50_1 = add i18 %zext_ln50, i18 %exp_table_load_2_cast3" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 68 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_1, i32 17" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 69 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_1, i32 8, i32 17" [./nnet_utils/nnet_activation.h:145->./nnet_utils/nnet_activation_stream.h:235]   --->   Operation 70 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.37ns)   --->   "%select_ln50_1 = select i1 %tmp_11, i10 511, i10 %tmp_3" [./nnet_utils/nnet_common.h:50->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_activation_stream.h:232]   --->   Operation 71 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %select_ln50_1" [./nnet_utils/nnet_activation_stream.h:235]   --->   Operation 72 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [./nnet_utils/nnet_activation_stream.h:235]   --->   Operation 73 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.29ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [./nnet_utils/nnet_activation_stream.h:235]   --->   Operation 74 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 75 [1/2] (1.29ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [./nnet_utils/nnet_activation_stream.h:235]   --->   Operation 75 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i18 %inv_exp_sum" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 76 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i17 %exp_table_load" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 77 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.62ns)   --->   "%mul_ln244 = mul i26 %sext_ln244, i26 %zext_ln244" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 78 'mul' 'mul_ln244' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244, i32 10, i32 25" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 79 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i17 %exp_table_load_1" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 80 'zext' 'zext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.62ns)   --->   "%mul_ln244_1 = mul i26 %sext_ln244, i26 %zext_ln244_1" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 81 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_1, i32 10, i32 25" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 82 'partselect' 'trunc_ln244_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer19_out, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer18_out, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [./nnet_utils/nnet_activation_stream.h:241]   --->   Operation 85 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_31, void @empty_5, void @empty_5, void @empty_5" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 86 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin4" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 87 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [./nnet_utils/nnet_activation_stream.h:241]   --->   Operation 88 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_31, void @empty_5, void @empty_5, void @empty_5" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 89 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin2" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 90 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [./nnet_utils/nnet_activation_stream.h:241]   --->   Operation 91 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i17 %exp_table_load_2" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 92 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.62ns)   --->   "%mul_ln244_2 = mul i26 %sext_ln244, i26 %zext_ln244_2" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 93 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln244_2, i32 10, i32 25" [./nnet_utils/nnet_activation_stream.h:244]   --->   Operation 94 'partselect' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_31, void @empty_5, void @empty_5, void @empty_5" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 95 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin" [./nnet_utils/nnet_activation_stream.h:245]   --->   Operation 96 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %trunc_ln244_2, i16 %trunc_ln244_1, i16 %trunc_ln2" [./nnet_utils/nnet_activation_stream.h:246]   --->   Operation 97 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.10ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer19_out, i48 %p_s" [./nnet_utils/nnet_activation_stream.h:246]   --->   Operation 98 'write' 'write_ln246' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [./nnet_utils/nnet_activation_stream.h:248]   --->   Operation 99 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer19_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer18_out_read        (read             ) [ 0000000]
trunc_ln199             (trunc            ) [ 0000000]
trunc_ln199_1           (partselect       ) [ 0000000]
trunc_ln199_2           (partselect       ) [ 0000000]
icmp_ln65               (icmp             ) [ 0000000]
xor_ln65                (xor              ) [ 0000000]
select_ln65             (select           ) [ 0000000]
icmp_ln65_1             (icmp             ) [ 0000000]
xor_ln65_1              (xor              ) [ 0000000]
x_max                   (select           ) [ 0000000]
sext_ln215              (sext             ) [ 0000000]
sext_ln215_1            (sext             ) [ 0000000]
sub_ln215               (sub              ) [ 0000000]
tmp_4                   (bitselect        ) [ 0000000]
tmp_5                   (bitselect        ) [ 0000000]
xor_ln215               (xor              ) [ 0000000]
and_ln215               (and              ) [ 0000000]
xor_ln215_1             (xor              ) [ 0000000]
sext_ln215_2            (sext             ) [ 0000000]
sub_ln215_1             (sub              ) [ 0000000]
tmp_6                   (bitselect        ) [ 0000000]
tmp_7                   (bitselect        ) [ 0000000]
xor_ln215_2             (xor              ) [ 0000000]
and_ln215_1             (and              ) [ 0000000]
xor_ln215_3             (xor              ) [ 0000000]
sext_ln215_3            (sext             ) [ 0000000]
sub_ln215_2             (sub              ) [ 0000000]
tmp_8                   (bitselect        ) [ 0000000]
tmp_9                   (bitselect        ) [ 0000000]
xor_ln215_4             (xor              ) [ 0000000]
and_ln215_2             (and              ) [ 0000000]
xor_ln215_5             (xor              ) [ 0000000]
select_ln215            (select           ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
select_ln215_1          (select           ) [ 0010000]
select_ln215_2          (select           ) [ 0000000]
tmp_1                   (partselect       ) [ 0000000]
select_ln215_3          (select           ) [ 0010000]
select_ln215_4          (select           ) [ 0000000]
tmp_2                   (partselect       ) [ 0000000]
select_ln215_5          (select           ) [ 0010000]
zext_ln225              (zext             ) [ 0000000]
exp_table_addr          (getelementptr    ) [ 0001000]
zext_ln225_1            (zext             ) [ 0000000]
exp_table_addr_1        (getelementptr    ) [ 0001000]
zext_ln225_2            (zext             ) [ 0000000]
exp_table_addr_2        (getelementptr    ) [ 0001000]
exp_table_load          (load             ) [ 0000100]
exp_table_load_cast1    (zext             ) [ 0000000]
exp_table_load_1        (load             ) [ 0000110]
exp_table_load_1_cast2  (zext             ) [ 0000000]
exp_table_load_2        (load             ) [ 0000111]
exp_table_load_2_cast3  (zext             ) [ 0000000]
add_ln50                (add              ) [ 0000000]
add_ln50_2              (add              ) [ 0000000]
tmp_10                  (bitselect        ) [ 0000000]
select_ln50             (select           ) [ 0000000]
zext_ln50               (zext             ) [ 0000000]
add_ln50_1              (add              ) [ 0000000]
tmp_11                  (bitselect        ) [ 0000000]
tmp_3                   (partselect       ) [ 0000000]
select_ln50_1           (select           ) [ 0000000]
zext_ln235              (zext             ) [ 0000000]
invert_table_addr       (getelementptr    ) [ 0000100]
inv_exp_sum             (load             ) [ 0000000]
sext_ln244              (sext             ) [ 0000011]
zext_ln244              (zext             ) [ 0000000]
mul_ln244               (mul              ) [ 0000000]
trunc_ln2               (partselect       ) [ 0000011]
zext_ln244_1            (zext             ) [ 0000000]
mul_ln244_1             (mul              ) [ 0000000]
trunc_ln244_1           (partselect       ) [ 0000001]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
rbegin4                 (specregionbegin  ) [ 0000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000]
rend5                   (specregionend    ) [ 0000000]
rbegin2                 (specregionbegin  ) [ 0000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000]
rend3                   (specregionend    ) [ 0000000]
rbegin                  (specregionbegin  ) [ 0000000]
zext_ln244_2            (zext             ) [ 0000000]
mul_ln244_2             (mul              ) [ 0000000]
trunc_ln244_2           (partselect       ) [ 0000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000]
rend                    (specregionend    ) [ 0000000]
p_s                     (bitconcatenate   ) [ 0000000]
write_ln246             (write            ) [ 0000000]
ret_ln248               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer18_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer19_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="layer18_out_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="48" slack="0"/>
<pin id="84" dir="0" index="1" bw="48" slack="0"/>
<pin id="85" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer18_out_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln246_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="0" index="2" bw="48" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="exp_table_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="17" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="17" slack="0"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="112" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="113" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="17" slack="0"/>
<pin id="110" dir="1" index="7" bw="17" slack="0"/>
<pin id="114" dir="1" index="11" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_table_load/2 exp_table_load_1/2 exp_table_load_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exp_table_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exp_table_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="invert_table_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln244/4 mul_ln244_1/5 mul_ln244_2/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="26" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 trunc_ln244_1/5 trunc_ln244_2/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln199_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="48" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln199/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln199_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="48" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln199_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="48" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="7" slack="0"/>
<pin id="191" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln65_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln65_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln65_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln65_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln65_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_max_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln215_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln215_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln215_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="17" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="17" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln215_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln215_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln215_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln215_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln215_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="17" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="17" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln215_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln215_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln215_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln215_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln215_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="17" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln215_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_4/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln215_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln215_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_5/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln215_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="17" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln215_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln215_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="10" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="17" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="0" index="3" bw="5" slack="0"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln215_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln215_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="17" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="0" index="3" bw="5" slack="0"/>
<pin id="437" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln215_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln225_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln225_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln225_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="exp_table_load_cast1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="17" slack="0"/>
<pin id="464" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_cast1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exp_table_load_1_cast2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="0"/>
<pin id="468" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_1_cast2/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exp_table_load_2_cast3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_table_load_2_cast3/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln50_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="17" slack="0"/>
<pin id="476" dir="0" index="1" bw="17" slack="0"/>
<pin id="477" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln50_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="17" slack="0"/>
<pin id="482" dir="0" index="1" bw="17" slack="0"/>
<pin id="483" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_10_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="18" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln50_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="17" slack="0"/>
<pin id="497" dir="0" index="2" bw="17" slack="0"/>
<pin id="498" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln50_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="17" slack="0"/>
<pin id="504" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln50_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="17" slack="0"/>
<pin id="509" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_11_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln50_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln235_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln244_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="0"/>
<pin id="545" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln244/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln244_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="17" slack="1"/>
<pin id="550" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln244_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="2"/>
<pin id="554" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln244_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="17" slack="3"/>
<pin id="558" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_2/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="48" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="16" slack="1"/>
<pin id="564" dir="0" index="3" bw="16" slack="2"/>
<pin id="565" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="select_ln215_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="1"/>
<pin id="571" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="select_ln215_3_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="1"/>
<pin id="576" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215_3 "/>
</bind>
</comp>

<comp id="579" class="1005" name="select_ln215_5_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215_5 "/>
</bind>
</comp>

<comp id="584" class="1005" name="exp_table_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="exp_table_addr_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="exp_table_addr_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="1"/>
<pin id="596" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="exp_table_load_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="1"/>
<pin id="601" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_load "/>
</bind>
</comp>

<comp id="604" class="1005" name="exp_table_load_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="17" slack="2"/>
<pin id="606" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_table_load_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="exp_table_load_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="3"/>
<pin id="611" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_table_load_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="invert_table_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="1"/>
<pin id="616" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="sext_ln244_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="26" slack="1"/>
<pin id="621" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln244 "/>
</bind>
</comp>

<comp id="624" class="1005" name="trunc_ln2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="2"/>
<pin id="626" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="trunc_ln244_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="80" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="115"><net_src comp="95" pin="3"/><net_sink comp="102" pin=5"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="145" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="82" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="172" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="176" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="172" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="176" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="186" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="208" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="186" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="172" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="228" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="244" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="250" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="250" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="258" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="176" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="240" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="288" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="294" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="302" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="294" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="302" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="186" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="240" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="332" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="338" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="346" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="338" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="346" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="272" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="244" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="395"><net_src comp="278" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="372" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="380" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="316" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="288" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="322" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="398" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="360" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="26" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="332" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="366" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="424" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="432" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="465"><net_src comp="102" pin="11"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="102" pin="7"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="102" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="466" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="462" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="102" pin="7"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="102" pin="11"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="40" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="480" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="470" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="36" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="526"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="506" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="44" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="535"><net_src comp="512" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="26" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="520" pin="4"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="546"><net_src comp="139" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="162" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="572"><net_src comp="390" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="577"><net_src comp="416" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="582"><net_src comp="442" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="587"><net_src comp="95" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="592"><net_src comp="116" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="597"><net_src comp="124" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="602"><net_src comp="102" pin="11"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="607"><net_src comp="102" pin="7"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="612"><net_src comp="102" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="617"><net_src comp="132" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="622"><net_src comp="543" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="627"><net_src comp="162" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="560" pin=3"/></net>

<net id="632"><net_src comp="162" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="560" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {}
	Port: layer19_out | {6 }
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> : layer18_out | {1 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> : layer19_out | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> : exp_table | {2 3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> : invert_table | {3 4 }
  - Chain level:
	State 1
		icmp_ln65 : 1
		xor_ln65 : 2
		select_ln65 : 2
		icmp_ln65_1 : 3
		xor_ln65_1 : 4
		x_max : 4
		sext_ln215 : 1
		sext_ln215_1 : 5
		sub_ln215 : 6
		tmp_4 : 7
		tmp_5 : 7
		xor_ln215 : 8
		and_ln215 : 8
		xor_ln215_1 : 8
		sext_ln215_2 : 1
		sub_ln215_1 : 6
		tmp_6 : 7
		tmp_7 : 7
		xor_ln215_2 : 8
		and_ln215_1 : 8
		xor_ln215_3 : 8
		sext_ln215_3 : 1
		sub_ln215_2 : 6
		tmp_8 : 7
		tmp_9 : 7
		xor_ln215_4 : 8
		and_ln215_2 : 8
		xor_ln215_5 : 8
		select_ln215 : 8
		tmp : 7
		select_ln215_1 : 9
		select_ln215_2 : 8
		tmp_1 : 7
		select_ln215_3 : 9
		select_ln215_4 : 8
		tmp_2 : 7
		select_ln215_5 : 9
	State 2
		exp_table_addr : 1
		exp_table_load : 2
		exp_table_addr_1 : 1
		exp_table_load_1 : 2
		exp_table_addr_2 : 1
		exp_table_load_2 : 2
	State 3
		exp_table_load_cast1 : 1
		exp_table_load_1_cast2 : 1
		exp_table_load_2_cast3 : 1
		add_ln50 : 2
		add_ln50_2 : 1
		tmp_10 : 3
		select_ln50 : 4
		zext_ln50 : 5
		add_ln50_1 : 6
		tmp_11 : 7
		tmp_3 : 7
		select_ln50_1 : 8
		zext_ln235 : 9
		invert_table_addr : 10
		inv_exp_sum : 11
	State 4
		sext_ln244 : 1
		mul_ln244 : 2
		trunc_ln2 : 3
	State 5
		mul_ln244_1 : 1
		trunc_ln244_1 : 2
	State 6
		rend5 : 1
		rend3 : 1
		mul_ln244_2 : 1
		trunc_ln244_2 : 2
		rend : 1
		p_s : 3
		write_ln246 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln65_fu_208      |    0    |    0    |    16   |
|          |          x_max_fu_228         |    0    |    0    |    16   |
|          |      select_ln215_fu_372      |    0    |    0    |    10   |
|          |     select_ln215_1_fu_390     |    0    |    0    |    10   |
|  select  |     select_ln215_2_fu_398     |    0    |    0    |    10   |
|          |     select_ln215_3_fu_416     |    0    |    0    |    10   |
|          |     select_ln215_4_fu_424     |    0    |    0    |    10   |
|          |     select_ln215_5_fu_442     |    0    |    0    |    10   |
|          |       select_ln50_fu_494      |    0    |    0    |    17   |
|          |      select_ln50_1_fu_530     |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln50_fu_474        |    0    |    0    |    24   |
|    add   |       add_ln50_2_fu_480       |    0    |    0    |    24   |
|          |       add_ln50_1_fu_506       |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln215_fu_244       |    0    |    0    |    23   |
|    sub   |       sub_ln215_1_fu_288      |    0    |    0    |    23   |
|          |       sub_ln215_2_fu_332      |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln65_fu_196       |    0    |    0    |    23   |
|          |       icmp_ln65_1_fu_216      |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln65_fu_202        |    0    |    0    |    2    |
|          |       xor_ln65_1_fu_222       |    0    |    0    |    2    |
|          |        xor_ln215_fu_266       |    0    |    0    |    2    |
|    xor   |       xor_ln215_1_fu_278      |    0    |    0    |    2    |
|          |       xor_ln215_2_fu_310      |    0    |    0    |    2    |
|          |       xor_ln215_3_fu_322      |    0    |    0    |    2    |
|          |       xor_ln215_4_fu_354      |    0    |    0    |    2    |
|          |       xor_ln215_5_fu_366      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_145          |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln215_fu_272       |    0    |    0    |    2    |
|    and   |       and_ln215_1_fu_316      |    0    |    0    |    2    |
|          |       and_ln215_2_fu_360      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |  layer18_out_read_read_fu_82  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln246_write_fu_88    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_162          |    0    |    0    |    0    |
|          |      trunc_ln199_1_fu_176     |    0    |    0    |    0    |
|          |      trunc_ln199_2_fu_186     |    0    |    0    |    0    |
|partselect|           tmp_fu_380          |    0    |    0    |    0    |
|          |          tmp_1_fu_406         |    0    |    0    |    0    |
|          |          tmp_2_fu_432         |    0    |    0    |    0    |
|          |          tmp_3_fu_520         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln199_fu_172      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln215_fu_236       |    0    |    0    |    0    |
|          |      sext_ln215_1_fu_240      |    0    |    0    |    0    |
|   sext   |      sext_ln215_2_fu_284      |    0    |    0    |    0    |
|          |      sext_ln215_3_fu_328      |    0    |    0    |    0    |
|          |       sext_ln244_fu_543       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_250         |    0    |    0    |    0    |
|          |          tmp_5_fu_258         |    0    |    0    |    0    |
|          |          tmp_6_fu_294         |    0    |    0    |    0    |
| bitselect|          tmp_7_fu_302         |    0    |    0    |    0    |
|          |          tmp_8_fu_338         |    0    |    0    |    0    |
|          |          tmp_9_fu_346         |    0    |    0    |    0    |
|          |         tmp_10_fu_486         |    0    |    0    |    0    |
|          |         tmp_11_fu_512         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln225_fu_450       |    0    |    0    |    0    |
|          |      zext_ln225_1_fu_454      |    0    |    0    |    0    |
|          |      zext_ln225_2_fu_458      |    0    |    0    |    0    |
|          |  exp_table_load_cast1_fu_462  |    0    |    0    |    0    |
|          | exp_table_load_1_cast2_fu_466 |    0    |    0    |    0    |
|   zext   | exp_table_load_2_cast3_fu_470 |    0    |    0    |    0    |
|          |        zext_ln50_fu_502       |    0    |    0    |    0    |
|          |       zext_ln235_fu_538       |    0    |    0    |    0    |
|          |       zext_ln244_fu_548       |    0    |    0    |    0    |
|          |      zext_ln244_1_fu_552      |    0    |    0    |    0    |
|          |      zext_ln244_2_fu_556      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           p_s_fu_560          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   333   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| exp_table_addr_1_reg_589|   10   |
| exp_table_addr_2_reg_594|   10   |
|  exp_table_addr_reg_584 |   10   |
| exp_table_load_1_reg_604|   17   |
| exp_table_load_2_reg_609|   17   |
|  exp_table_load_reg_599 |   17   |
|invert_table_addr_reg_614|   10   |
|  select_ln215_1_reg_569 |   10   |
|  select_ln215_3_reg_574 |   10   |
|  select_ln215_5_reg_579 |   10   |
|    sext_ln244_reg_619   |   26   |
|  trunc_ln244_1_reg_629  |   16   |
|    trunc_ln2_reg_624    |   16   |
+-------------------------+--------+
|          Total          |   179  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_102 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_139 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_145    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_145    |  p1  |   3  |  17  |   51   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   161  || 2.80214 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   59   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   179  |   392  |
+-----------+--------+--------+--------+--------+
