#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Minjae Kim
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: profile_minjae.jpeg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: kmj0824@postech.ac.kr
    phone: 010.5321.4255
    # timezone: America/Cancun Timezone
    # citizenship:
    # website: blog.webjeda.com #do not add http://
    # linkedin: alandoe
    # xing: alandoe
    github: ApeachM
    # telegram: # add your nickname without '@' sign
    # gitlab:
    # bitbucket:
    # twitter: '@webjeda'
    # stack-overflow: # Number/Username, e.g. 123456/alandoe
    # codewars:
    # goodreads: # Number-Username, e.g. 123456-alandoe
    # pdf: http://www.africau.edu/images/default/sample.pdf

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Advanced

    interests:
      - item: Electrical Design Automation
        link:

      - item: Deep Learning Hardware
        link:

      - item: Machine Learning
        link:

career-profile:
    title: Career Profile
    summary: |
      Minjae Kim received the B.S. degree in Electrical Engineering (Major) and Computer Science Engineering (Minor) in 2021 from Ulsan National Institute of Science and Technology (UNIST), Ulsan, South Korea. He is currently the M.S. candidate in electrical engineering in 2022 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea. His current research interests include Electronic Design Automation Develop, ML, etc. 
      He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)
education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Republic of Korea
      time: Feb.2022 - present
      details: |
        Advisor: Prof. Seokhyeong Kang
    - degree: BSc in Electrical Engineering (Major) & Computer Science Engineering (Minor)
      university: UNIST (Ulsan National Institute of Science and Technology), Republic of Korea
      time: Mar.2017 - Feb.2022
experiences:
    - role: Hardware Develop Team Leader
      time: June.2020 - September.2021
      company: Startup Do:main, Gang-Nam in Korea
      details: |
        - Develop Medical Equipment (EEG) hardware
    - role: Undergraduate Research Intern
      time: June.2019 - December.2019
      company: Bio-inspired Advanced Sensors Lab (BIAS), UNIST in Korea
      details: |
        - Learning Cadence Virtuoso & verification of Analog Circuit Division
        - Implementation of DAC chip protocol with Verilog &  UI making for ADC application
    - role: Undergraduate Research Intern
      time: February.2019 - August.2019
      company: Brain Computer Interface Lab (BCI), UNIST in Korea
      details: |
        - Data analysis of realtime EEG with CNN (decoding silent speech BCI)
    - role: Undergraduate Research Intern
      time: November.2018 - March.2019
      company: Institute for Basic Science (IBS), UNIST in Korea
      details: |
        - Data mining for Microglia cell migration with Python & Learning Imaris tool (Image processing)
projects:
    title: Awards
#    intro: >
#      You can list your side projects or open source libraries in this
#      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
#      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: POSTECH Fellowship
        tagline: "May.2022"

      - title: Best Awards in Naver X Like Lion Hakaton
        tagline: "November.2018"

publications:
    title: Publications
#    intro: |
#      You can list your publications in this section. Lorem ipsum dolor sit
#      amet, consectetur adipiscing elit. Vestibulum et ligula in nunc
#      bibendum fringilla a eu lectus.
    papers:
      - title: "Open-Source 3D Global Placer with D2D Vertical Connections using Louvain Clustering and RePlAce"
        link: "#"
        authors: Minjae Kim, Dohun Kim, and S. Kang
        conference: Korean Conference on Semiconductors (KCS), 2023

      - title: "RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization,"
        link: "#"
        authors: Sung-Yun Lee, Seonghyeon Park, Daeyeon Kim, Minjae Kim, T. P. Le and S. Kang
        conference: "IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE), 2023"

#      - title: A syntax directed compiler for Algol 60
#        link: "#"
#        authors: Edgar T. Irons
#        conference: "Comm. ACM 4 (1961), 51â€“55"

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: C++ & C
        level: 90%

      - name: Python & Jupyter
        level: 90%

      - name: Verilog
        level: 75%

      - name: MATLAB
        level: 70%

      - name: Tensorflow & pyTorch
        level: 40%

      - name: Linux
        level: 80%

      - name: Embeded (MCU, FPGA, RaspberryPi, JetsonNano)
        level: 80%

      - name: EDA including Cadence Virtuoso, Pspice, LTspice, AutoCad
        level: 65%


