==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'S1/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:53:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:79:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:2:
S1/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S1/Compute.cpp:117:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S1/Compute.cpp:24:12
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 8710 ; free virtual = 65831
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 8710 ; free virtual = 65831
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S1/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S1/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 4701.609 ; gain = 4352.008 ; free physical = 4762 ; free virtual = 61935
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S1/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:02 ; elapsed = 00:02:10 . Memory (MB): peak = 4701.609 ; gain = 4352.008 ; free physical = 4723 ; free virtual = 61913
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S1/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S1/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S1/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S1/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S1/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S1/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S1/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S1/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 31 process function(s): 
	 'Mem2Stream<64u, 12288u>'
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 16384u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S1/grouperPE.hpp:171:24) to (S1/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S1/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:46 ; elapsed = 00:02:54 . Memory (MB): peak = 4701.609 ; gain = 4352.008 ; free physical = 3921 ; free virtual = 61831
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S1/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S1/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S1/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S1/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S1/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S1/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (S1/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (S1/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413' to 'StreamingDataWidthCo' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409' to 'StreamingDataWidthCo.1' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417' to 'StreamingDataWidthCo.3' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.4' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.5' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.1' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412' to 'Relu1D412' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408' to 'Relu1D408' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416' to 'Relu1D416' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 12288u>' to 'Mem2Stream' (S1/conv1d.h:1836:42)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411' to 'Conv1DMac_new411' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407' to 'Conv1DMac_new407' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415' to 'Conv1DMac_new415' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410' to 'Conv1DBuffer_new410' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406' to 'Conv1DBuffer_new406' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414' to 'Conv1DBuffer_new414' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (S1/conv1d.h:222:59)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 1536 on port 'in.V' (S1/conv1d.h:1838:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:00 ; elapsed = 00:03:08 . Memory (MB): peak = 4701.609 ; gain = 4352.008 ; free physical = 3669 ; free virtual = 61580
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.5' to 'StreamingDataWidthCo_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 188.51 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.33 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.292 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.292 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new406_inputBuf_0_V' to 'Conv1DBuffer_new4yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new406'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V' to 'Conv1DMac_new407_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_1' to 'Conv1DMac_new407_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_2' to 'Conv1DMac_new407_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_3' to 'Conv1DMac_new407_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new407'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D408'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new410_inputBuf_0_V' to 'Conv1DBuffer_new4Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new410'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V' to 'Conv1DMac_new411_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_1' to 'Conv1DMac_new411_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_2' to 'Conv1DMac_new411_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_3' to 'Conv1DMac_new411_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new411'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D412'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.380 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new414_inputBuf_0_V' to 'Conv1DBuffer_new4PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new414'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V' to 'Conv1DMac_new415_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_1' to 'Conv1DMac_new415_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_2' to 'Conv1DMac_new415_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_3' to 'Conv1DMac_new415_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new415'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D416'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_5'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/inPtr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/s1_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inPtr_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneSt0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streami5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new406_U0' to 'start_for_Conv1DB7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new407_U0' to 'start_for_Conv1DM8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D408_U0' to 'start_for_Relu1D49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new410_U0' to 'start_for_Conv1DBbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new411_U0' to 'start_for_Conv1DMbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D412_U0' to 'start_for_Relu1D4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new414_U0' to 'start_for_Conv1DBbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new415_U0' to 'start_for_Conv1DMbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D416_U0' to 'start_for_Relu1D4bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_5_U0' to 'start_for_Streamibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.397 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new4yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inStr2_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSZio_U(start_for_ResizeSZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt0iy_U(start_for_CloneSt0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB1iI_U(start_for_Conv1DB1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt2iS_U(start_for_CloneSt2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM3i2_U(start_for_Conv1DM3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_4jc_U(start_for_Relu1D_4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami5jm_U(start_for_Streami5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper6jw_U(start_for_grouper6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB7jG_U(start_for_Conv1DB7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM8jQ_U(start_for_Conv1DM8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D49j0_U(start_for_Relu1D49j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibak_U(start_for_Streamibak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbbk_U(start_for_Conv1DBbbk)' using Shift Registers.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'S1/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:53:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:79:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:2:
S1/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S1/Compute.cpp:117:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S1/Compute.cpp:24:12
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 7422 ; free virtual = 65755
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 7422 ; free virtual = 65755
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S1/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S1/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 4637.602 ; gain = 4288.008 ; free physical = 3454 ; free virtual = 61832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S1/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 4637.602 ; gain = 4288.008 ; free physical = 3423 ; free virtual = 61819
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S1/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S1/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S1/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S1/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S1/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S1/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S1/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S1/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 31 process function(s): 
	 'Mem2Stream<64u, 12288u>'
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 16384u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S1/grouperPE.hpp:171:24) to (S1/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S1/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 4637.602 ; gain = 4288.008 ; free physical = 3396 ; free virtual = 61809
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S1/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S1/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S1/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S1/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S1/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S1/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (S1/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (S1/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413' to 'StreamingDataWidthCo' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409' to 'StreamingDataWidthCo.1' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417' to 'StreamingDataWidthCo.3' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.4' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.5' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.1' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412' to 'Relu1D412' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408' to 'Relu1D408' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416' to 'Relu1D416' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 12288u>' to 'Mem2Stream' (S1/conv1d.h:1836:42)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411' to 'Conv1DMac_new411' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407' to 'Conv1DMac_new407' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415' to 'Conv1DMac_new415' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410' to 'Conv1DBuffer_new410' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406' to 'Conv1DBuffer_new406' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414' to 'Conv1DBuffer_new414' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (S1/conv1d.h:222:59)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 1536 on port 'in.V' (S1/conv1d.h:1838:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:01 ; elapsed = 00:03:04 . Memory (MB): peak = 4647.797 ; gain = 4298.203 ; free physical = 3144 ; free virtual = 61559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.5' to 'StreamingDataWidthCo_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 184.28 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.87 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.292 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.292 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new406_inputBuf_0_V' to 'Conv1DBuffer_new4yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new406'.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V' to 'Conv1DMac_new407_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_1' to 'Conv1DMac_new407_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_2' to 'Conv1DMac_new407_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_3' to 'Conv1DMac_new407_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new407'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D408'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new410_inputBuf_0_V' to 'Conv1DBuffer_new4Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new410'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V' to 'Conv1DMac_new411_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_1' to 'Conv1DMac_new411_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_2' to 'Conv1DMac_new411_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_3' to 'Conv1DMac_new411_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new411'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D412'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.380 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new414_inputBuf_0_V' to 'Conv1DBuffer_new4PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new414'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V' to 'Conv1DMac_new415_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_1' to 'Conv1DMac_new415_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_2' to 'Conv1DMac_new415_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_3' to 'Conv1DMac_new415_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new415'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D416'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_5'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/inPtr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/s1_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inPtr_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneSt0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streami5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new406_U0' to 'start_for_Conv1DB7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new407_U0' to 'start_for_Conv1DM8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D408_U0' to 'start_for_Relu1D49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new410_U0' to 'start_for_Conv1DBbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new411_U0' to 'start_for_Conv1DMbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D412_U0' to 'start_for_Relu1D4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new414_U0' to 'start_for_Conv1DBbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new415_U0' to 'start_for_Conv1DMbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D416_U0' to 'start_for_Relu1D4bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_5_U0' to 'start_for_Streamibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.397 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new4yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSZio_U(start_for_ResizeSZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt0iy_U(start_for_CloneSt0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB1iI_U(start_for_Conv1DB1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt2iS_U(start_for_CloneSt2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM3i2_U(start_for_Conv1DM3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_4jc_U(start_for_Relu1D_4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami5jm_U(start_for_Streami5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper6jw_U(start_for_grouper6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB7jG_U(start_for_Conv1DB7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM8jQ_U(start_for_Conv1DM8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D49j0_U(start_for_Relu1D49j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibak_U(start_for_Streamibak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbbk_U(start_for_Conv1DBbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbck_U(start_for_Conv1DMbck)' using Shift Registers.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'S1/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:53:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:1:
In file included from S1/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S1/conv1d.h:79:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S1/Compute.cpp:98:2: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 4096>' requested here
 StreamingDataWidthConverter_Batch<32, 8, 4096>(cnv_3PRL, cnv_4, 1);
 ^
In file included from S1/Compute.cpp:1:
In file included from S1/Compute.cpp:2:
S1/conv1d.h:1826:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S1/Compute.cpp:117:2: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>' requested here
 StreamingMaxPool_Precision_1d<4096, 16, 64, 1, 256>(cnv_17, cnv_18);
 ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S1/Compute.cpp:24:12
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 7335 ; free virtual = 65705
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 7335 ; free virtual = 65705
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/conv1d.h:1775) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S1/conv1d.h:1792) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S1/conv1d.h:1811) in function 'void StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:795) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S1/conv1d.h:1122) in function 'void Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<=' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:729).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<51, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:179).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<28, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:781).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3384 ; free virtual = 61800
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'get_random' into 'LFSR' (S1/grouperPE.hpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'LFSR' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow<16, 8>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'findMin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned int, unsigned int>' into 'grouperPE<32u, 512u, 16u, 256u>' (S1/grouperPE.hpp:191) automatically.
WARNING: [SYNCHK 200-23] /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3343 ; free virtual = 61777
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:63:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:497:123).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp_core<16, 8, 26>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S1/conv1d.h:784) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:75) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:134) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:177) in function 'pow_apfixed_reduce::pow<16, 8>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:726) in function 'log_apfixed_reduce::log<35, 9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (S1/grouperPE.hpp:154) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (S1/grouperPE.hpp:162) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5.1' (S1/grouperPE.hpp:201) in function 'grouperPE<32u, 512u, 16u, 256u>' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1147) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1153) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1257) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1263) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:1266) in function 'exp_reduce::exp_core<16, 8, 26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (S1/grouperPE.hpp:91) in function 'LFSR' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S1/conv1d.h:776) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S1/conv1d.h:789) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S1/conv1d.h:842) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S1/conv1d.h:222) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'inputPC.V' (S1/grouperPE.hpp:127) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'featurePC.V' (S1/grouperPE.hpp:128) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'knnIndices'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indices' (S1/grouperPE.hpp:138) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'indexedFeatures.V' (S1/grouperPE.hpp:134) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampledFeatures.V' (S1/grouperPE.hpp:135) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sampStore' (S1/grouperPE.hpp:136) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'distances.V' (S1/grouperPE.hpp:133) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S1/conv1d.h:1770) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights3.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias3.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights5.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias5.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights0.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias0.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights1.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias1.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights2.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias2.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights4.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias4.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S1/conv1d.h:772) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'shift_lfsr' into 'get_random' (S1/grouperPE.hpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<35, 9>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:767) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<17, 9>' into 'pow_apfixed_reduce::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_pow_apfixed.h:94) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_apfixed_reduce::pow<16, 8>' into 'hls::pow<16, 8>' (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1480) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS1', detected/extracted 31 process function(s): 
	 'Mem2Stream<64u, 12288u>'
	 'ResizeStream<64u, 8u, 1536u>'
	 'CloneStream'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'
	 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405'
	 'CloneStreamOnce'
	 'grouperPE<32u, 512u, 16u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>'
	 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'
	 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>'
	 'ResizeStream<8u, 64u, 16384u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:724:44) to (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_log_apfixed.h:744:17) in function 'log_apfixed_reduce::log<35, 9>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (S1/grouperPE.hpp:171:24) to (S1/grouperPE.hpp:200:23) in function 'grouperPE<32u, 512u, 16u, 256u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_exp_apfixed.h:877:1) in function 'exp_reduce::exp_core<16, 8, 26>'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[4 x i8]P.i3.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-11] Balancing expressions in function 'get_random' (S1/grouperPE.hpp:51)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3315 ; free virtual = 61767
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (S1/grouperPE.hpp:212:28) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (S1/grouperPE.hpp:210:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (S1/grouperPE.hpp:221:24) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.1' (S1/grouperPE.hpp:231:25) in function 'grouperPE<32u, 512u, 16u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (S1/grouperPE.hpp:230:24) in function 'grouperPE<32u, 512u, 16u, 256u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:1786:29) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (S1/conv1d.h:1784:27) in function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S1/conv1d.h:783:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S1/conv1d.h:782:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S1/conv1d.h:235:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S1/conv1d.h:234:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'grouperPE<32u, 512u, 16u, 256u>' to 'grouperPE' (S1/grouperPE.hpp:128:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<4096u, 16u, 64u, 1u, 256u>' to 'StreamingMaxPool_Pre' (S1/conv1d.h:1770:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>413' to 'StreamingDataWidthCo' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>409' to 'StreamingDataWidthCo.1' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 65536u>' to 'StreamingDataWidthCo.2' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>417' to 'StreamingDataWidthCo.3' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>405' to 'StreamingDataWidthCo.4' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 4096u>' to 'StreamingDataWidthCo.5' (S1/conv1d.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 16384u>' to 'ResizeStream' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 1536u>' to 'ResizeStream.1' (S1/conv1d.h:1846:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>412' to 'Relu1D412' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>408' to 'Relu1D408' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>416' to 'Relu1D416' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.1' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)32, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D.2' (S1/conv1d.h:1114:50)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 12288u>' to 'Mem2Stream' (S1/conv1d.h:1836:42)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >411' to 'Conv1DMac_new411' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >407' to 'Conv1DMac_new407' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >415' to 'Conv1DMac_new415' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)0, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 1024u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16u> >' to 'Conv1DMac_new.1' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 24u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 8u> >' to 'Conv1DMac_new.2' (S1/conv1d.h:782:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>410' to 'Conv1DBuffer_new410' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>406' to 'Conv1DBuffer_new406' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)1, (unsigned short)64, (unsigned short)4096, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>414' to 'Conv1DBuffer_new414' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)1, (unsigned short)64, (unsigned short)256, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S1/conv1d.h:222:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)3, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.2' (S1/conv1d.h:222:59)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 1536 on port 'in.V' (S1/conv1d.h:1838:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:03:08 . Memory (MB): peak = 4637.605 ; gain = 4288.008 ; free physical = 3064 ; free virtual = 61518
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS1' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.2' to 'Conv1DBuffer_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.2' to 'Conv1DMac_new_2'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.2' to 'Relu1D_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.4' to 'StreamingDataWidthCo_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.3' to 'StreamingDataWidthCo_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Relu1D.1' to 'Relu1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.5' to 'StreamingDataWidthCo_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 188.4 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.291 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.292 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStream'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_2_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V' to 'Conv1DMac_new_2_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_1' to 'Conv1DMac_new_2_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_2' to 'Conv1DMac_new_2_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_2_weights0_m_weights_V_3' to 'Conv1DMac_new_2_wfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_4'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CloneStreamOnce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CloneStreamOnce'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_random' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_random'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LFSR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LFSR'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'grouperPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_0_V' to 'grouperPE_featureg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_1_V' to 'grouperPE_featurehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_2_V' to 'grouperPE_featureibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_featurePC_3_V' to 'grouperPE_featurejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_0_V' to 'grouperPE_indexedkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_1_V' to 'grouperPE_indexedlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_2_V' to 'grouperPE_indexedmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_indexedFeatures_3_V' to 'grouperPE_indexedncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_0_V' to 'grouperPE_sampledocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_1_V' to 'grouperPE_sampledpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_2_V' to 'grouperPE_sampledqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampledFeatures_3_V' to 'grouperPE_sampledrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_0' to 'grouperPE_sampStosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_1' to 'grouperPE_sampStotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_2' to 'grouperPE_sampStoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'grouperPE_sampStore_3' to 'grouperPE_sampStovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_32_1_1' to 'computeS1_mux_432wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_432_8_1_1' to 'computeS1_mux_432xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_432xdS': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'grouperPE'.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new406_inputBuf_0_V' to 'Conv1DBuffer_new4yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new406'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V' to 'Conv1DMac_new407_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_1' to 'Conv1DMac_new407_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_2' to 'Conv1DMac_new407_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new407_weights1_m_weights_V_3' to 'Conv1DMac_new407_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS1_mux_164_8_1_1' to 'computeS1_mux_164DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new407'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D408'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new410_inputBuf_0_V' to 'Conv1DBuffer_new4Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new410'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V' to 'Conv1DMac_new411_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_1' to 'Conv1DMac_new411_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_2' to 'Conv1DMac_new411_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new411_weights2_m_weights_V_3' to 'Conv1DMac_new411_IfE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new411'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D412'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V' to 'Conv1DMac_new_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_1' to 'Conv1DMac_new_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_2' to 'Conv1DMac_new_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights3_m_weights_V_3' to 'Conv1DMac_new_weiNgs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.380 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new414_inputBuf_0_V' to 'Conv1DBuffer_new4PgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new414'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V' to 'Conv1DMac_new415_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_1' to 'Conv1DMac_new415_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_2' to 'Conv1DMac_new415_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new415_weights4_m_weights_V_3' to 'Conv1DMac_new415_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new415'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D416'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_UhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V' to 'Conv1DMac_new_1_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_1' to 'Conv1DMac_new_1_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_2' to 'Conv1DMac_new_1_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights5_m_weights_V_3' to 'Conv1DMac_new_1_wYie' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS1_mux_164DeQ' is changed to 'computeS1_mux_164DeQ_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS1_mux_164DeQ_x_x_x_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_5'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/inPtr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS1/s1_out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inPtr_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStream_U0' to 'start_for_CloneSt0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_2_U0' to 'start_for_Conv1DB1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CloneStreamOnce_U0' to 'start_for_CloneSt2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_2_U0' to 'start_for_Conv1DM3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_2_U0' to 'start_for_Relu1D_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_4_U0' to 'start_for_Streami5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_grouperPE_U0' to 'start_for_grouper6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new406_U0' to 'start_for_Conv1DB7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new407_U0' to 'start_for_Conv1DM8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D408_U0' to 'start_for_Relu1D49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new410_U0' to 'start_for_Conv1DBbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new411_U0' to 'start_for_Conv1DMbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D412_U0' to 'start_for_Relu1D4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_Streamibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_2_U0' to 'start_for_Streamibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new414_U0' to 'start_for_Conv1DBbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new415_U0' to 'start_for_Conv1DMbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D416_U0' to 'start_for_Relu1D4bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_3_U0' to 'start_for_Streamibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_1_U0' to 'start_for_Conv1DMbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D_1_U0' to 'start_for_Relu1D_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_5_U0' to 'start_for_Streamibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSbrm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.397 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_weOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_2_wfYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featureg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_featurehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_indexedkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampledocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'grouperPE_sampStosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sampleStream_V_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new4yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new407_CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Ffa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Gfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new411_IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_OgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Rg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Shg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new415_Thq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_1_wYie_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr_V_V_U(fifo_w64_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inStr2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_1_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_2PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_3PRL_V_V_U(fifo_w32_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_4_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_5_V_V_U(fifo_w8_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_6_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_7PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_8PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_9_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_10_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_11PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_12PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_13_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_14_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_15PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_16PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_17_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_18_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_19_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_20PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_21PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_22_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_23_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_24PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_25PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSZio_U(start_for_ResizeSZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt0iy_U(start_for_CloneSt0iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB1iI_U(start_for_Conv1DB1iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CloneSt2iS_U(start_for_CloneSt2iS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM3i2_U(start_for_Conv1DM3i2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_4jc_U(start_for_Relu1D_4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streami5jm_U(start_for_Streami5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_grouper6jw_U(start_for_grouper6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DB7jG_U(start_for_Conv1DB7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DM8jQ_U(start_for_Conv1DM8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D49j0_U(start_for_Relu1D49j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamibak_U(start_for_Streamibak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBbbk_U(start_for_Conv1DBbbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMbck_U(start_for_Conv1DMbck)' using Shift Registers.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

