

================================================================
== Vitis HLS Report for 'v_mix_rgb2yuv_false_s'
================================================================
* Date:           Mon Sep  5 13:09:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88  |v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_999_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 4 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.90ns)   --->   "%height_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %height"   --->   Operation 6 'read' 'height_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_height_c44, i10 %height_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.90ns)   --->   "%width_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %width"   --->   Operation 10 'read' 'width_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_width_c40, i10 %width_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYuv, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %y"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1001_2"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y_9 = load i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 17 'load' 'y_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.70ns)   --->   "%icmp_ln999 = icmp_eq  i10 %y_9, i10 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 18 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 800, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.12ns)   --->   "%y_10 = add i10 %y_9, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 20 'add' 'y_10' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln999 = br i1 %icmp_ln999, void %VITIS_LOOP_1001_2.split, void %for.end13.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 21 'br' 'br_ln999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = (!icmp_ln999)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.31ns)   --->   "%call_ln0 = call void @v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1001_2, i10 %width_read, i24 %outLayer1, i24 %outYuv"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln999)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln999 = store i10 %y_10, i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 24 'store' 'store_ln999' <Predicate = (!icmp_ln999)> <Delay = 1.61>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln1009 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1009]   --->   Operation 25 'ret' 'ret_ln1009' <Predicate = (icmp_ln999)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln993 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:993]   --->   Operation 26 'specloopname' 'specloopname_ln993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1001_2, i10 %width_read, i24 %outLayer1, i24 %outYuv"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln999 = br void %VITIS_LOOP_1001_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999]   --->   Operation 28 'br' 'br_ln999' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outYuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
height_read           (read             ) [ 0011]
specinterface_ln0     (specinterface    ) [ 0000]
write_ln0             (write            ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
width_read            (read             ) [ 0011]
specinterface_ln0     (specinterface    ) [ 0000]
write_ln0             (write            ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
y_9                   (load             ) [ 0000]
icmp_ln999            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
y_10                  (add              ) [ 0000]
br_ln999              (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln999           (store            ) [ 0000]
ret_ln1009            (ret              ) [ 0000]
specloopname_ln993    (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln999              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outLayer1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outYuv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outYuv"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="HwReg_width_c40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c40"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_height_c44">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c44"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1001_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="y_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="height_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="1"/>
<pin id="91" dir="0" index="2" bw="24" slack="0"/>
<pin id="92" dir="0" index="3" bw="24" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_9_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="1"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_9/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln999_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="1"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="y_10_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_10/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln999_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="1"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln999/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="y_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="128" class="1005" name="height_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="width_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="60" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="56" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="60" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="136"><net_src comp="74" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outYuv | {2 3 }
	Port: HwReg_width_c40 | {1 }
	Port: HwReg_height_c44 | {1 }
 - Input state : 
	Port: v_mix_rgb2yuv<false> : outLayer1 | {2 3 }
	Port: v_mix_rgb2yuv<false> : height | {1 }
	Port: v_mix_rgb2yuv<false> : width | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln999 : 1
		y_10 : 1
		br_ln999 : 2
		store_ln999 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88 |    10   |    28   |
|----------|----------------------------------------------------------|---------|---------|
|    add   |                        y_10_fu_110                       |    0    |    17   |
|----------|----------------------------------------------------------|---------|---------|
|   icmp   |                     icmp_ln999_fu_105                    |    0    |    11   |
|----------|----------------------------------------------------------|---------|---------|
|   read   |                  height_read_read_fu_60                  |    0    |    0    |
|          |                   width_read_read_fu_74                  |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   write  |                   write_ln0_write_fu_66                  |    0    |    0    |
|          |                   write_ln0_write_fu_80                  |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |    10   |    56   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|height_read_reg_128|   10   |
| width_read_reg_133|   10   |
|     y_reg_121     |   10   |
+-------------------+--------+
|       Total       |   30   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   10   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   30   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   56   |
+-----------+--------+--------+
