<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.586</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.586</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>8.586</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.414</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>1.414</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.414</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>1.414</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>2</DSP>
    <FF>54</FF>
    <LATCH>0</LATCH>
    <LUT>117</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>120</BRAM>
    <CLB>0</CLB>
    <DSP>80</DSP>
    <FF>35200</FF>
    <LUT>17600</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="matrixmul" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="4">flow_control_loop_pipe_U mac_muladd_8s_8s_16ns_16_4_1_U3 mac_muladd_8s_8s_16s_16_4_1_U2 mul_8s_8s_16_1_1_U1</SubModules>
    <Resources DSP="2" FF="54" LUT="117" LogicLUT="117"/>
    <LocalResources FF="53" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="U0/flow_control_loop_pipe_U" BINDMODULE="matrixmul_flow_control_loop_pipe" DEPTH="1" FILE_NAME="matrixmul.vhd" ORIG_REF_NAME="matrixmul_flow_control_loop_pipe">
    <Resources FF="1" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="U0/mac_muladd_8s_8s_16ns_16_4_1_U3" BINDMODULE="matrixmul_mac_muladd_8s_8s_16ns_16_4_1" DEPTH="1" FILE_NAME="matrixmul.vhd" ORIG_REF_NAME="matrixmul_mac_muladd_8s_8s_16ns_16_4_1">
    <Resources DSP="1" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="U0/mac_muladd_8s_8s_16s_16_4_1_U2" BINDMODULE="matrixmul_mac_muladd_8s_8s_16s_16_4_1" DEPTH="1" FILE_NAME="matrixmul.vhd" ORIG_REF_NAME="matrixmul_mac_muladd_8s_8s_16s_16_4_1">
    <Resources DSP="1" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="U0/mul_8s_8s_16_1_1_U1" BINDMODULE="matrixmul_mul_8s_8s_16_1_1" DEPTH="1" FILE_NAME="matrixmul.vhd" ORIG_REF_NAME="matrixmul_mul_8s_8s_16_1_1">
    <Resources LUT="60" LogicLUT="60"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.622" DATAPATH_LOGIC_DELAY="2.917" DATAPATH_NET_DELAY="3.705" ENDPOINT_PIN="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[13]" LOGIC_LEVELS="6" MAX_FANOUT="16" SLACK="1.414" STARTPOINT_PIN="bd_0_i/hls_inst/U0/reg_152_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/reg_152_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="228"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.603" DATAPATH_LOGIC_DELAY="2.898" DATAPATH_NET_DELAY="3.705" ENDPOINT_PIN="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[15]" LOGIC_LEVELS="6" MAX_FANOUT="33" SLACK="1.430" STARTPOINT_PIN="bd_0_i/hls_inst/U0/reg_152_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/reg_152_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="228"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.603" DATAPATH_LOGIC_DELAY="2.898" DATAPATH_NET_DELAY="3.705" ENDPOINT_PIN="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[16]" LOGIC_LEVELS="6" MAX_FANOUT="33" SLACK="1.430" STARTPOINT_PIN="bd_0_i/hls_inst/U0/reg_152_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/reg_152_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="228"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.603" DATAPATH_LOGIC_DELAY="2.898" DATAPATH_NET_DELAY="3.705" ENDPOINT_PIN="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[17]" LOGIC_LEVELS="6" MAX_FANOUT="33" SLACK="1.430" STARTPOINT_PIN="bd_0_i/hls_inst/U0/reg_152_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/reg_152_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="228"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.603" DATAPATH_LOGIC_DELAY="2.898" DATAPATH_NET_DELAY="3.705" ENDPOINT_PIN="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[18]" LOGIC_LEVELS="6" MAX_FANOUT="33" SLACK="1.430" STARTPOINT_PIN="bd_0_i/hls_inst/U0/reg_152_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/reg_152_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="228"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="43"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="42"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/matrixmul_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/matrixmul_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/matrixmul_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/matrixmul_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/matrixmul_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/matrixmul_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
