<!doctype html><html lang="en" class="no-js"><head><meta charset="utf-8"> <!-- begin SEO --><title>Publications - Yun (Eric) Liang’s Homepage</title><meta property="og:locale" content="en-US"><meta property="og:site_name" content="Yun (Eric) Liang's Homepage"><meta property="og:title" content="Publications"><link rel="canonical" href="https://ericlyun.github.io/publications/"><meta property="og:url" content="https://ericlyun.github.io/publications/"> <script type="application/ld+json"> { "@context" : "http://schema.org", "@type" : "Person", "name" : "Yun (Eric) Liang's Homepage", "url" : "https://ericlyun.github.io", "sameAs" : null } </script> <!-- end SEO --><link href="https://ericlyun.github.io/feed.xml" type="application/atom+xml" rel="alternate" title="Yun (Eric) Liang's Homepage Feed"> <!-- http://t.co/dKP3o1e --><meta name="HandheldFriendly" content="True"><meta name="MobileOptimized" content="320"><meta name="viewport" content="width=device-width, initial-scale=1.0"> <script> document.documentElement.className = document.documentElement.className.replace(/\bno-js\b/g, '') + ' js '; </script> <!-- For all browsers --><link rel="stylesheet" href="https://ericlyun.github.io/assets/css/main.css"><meta http-equiv="cleartype" content="on"> <!-- start custom head snippets --><link rel="apple-touch-icon" sizes="57x57" href="https://ericlyun.github.io/images/apple-touch-icon-57x57.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="60x60" href="https://ericlyun.github.io/images/apple-touch-icon-60x60.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="72x72" href="https://ericlyun.github.io/images/apple-touch-icon-72x72.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="76x76" href="https://ericlyun.github.io/images/apple-touch-icon-76x76.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="114x114" href="https://ericlyun.github.io/images/apple-touch-icon-114x114.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="120x120" href="https://ericlyun.github.io/images/apple-touch-icon-120x120.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="144x144" href="https://ericlyun.github.io/images/apple-touch-icon-144x144.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="152x152" href="https://ericlyun.github.io/images/apple-touch-icon-152x152.png?v=M44lzPylqQ"><link rel="apple-touch-icon" sizes="180x180" href="https://ericlyun.github.io/images/apple-touch-icon-180x180.png?v=M44lzPylqQ"><link rel="icon" type="image/png" href="https://ericlyun.github.io/images/favicon-32x32.png?v=M44lzPylqQ" sizes="32x32"><link rel="icon" type="image/png" href="https://ericlyun.github.io/images/android-chrome-192x192.png?v=M44lzPylqQ" sizes="192x192"><link rel="icon" type="image/png" href="https://ericlyun.github.io/images/favicon-96x96.png?v=M44lzPylqQ" sizes="96x96"><link rel="icon" type="image/png" href="https://ericlyun.github.io/images/favicon-16x16.png?v=M44lzPylqQ" sizes="16x16"><link rel="manifest" href="https://ericlyun.github.io/images/manifest.json?v=M44lzPylqQ"><link rel="mask-icon" href="https://ericlyun.github.io/images/safari-pinned-tab.svg?v=M44lzPylqQ" color="#000000"><link rel="shortcut icon" href="/images/favicon.ico?v=M44lzPylqQ"><meta name="msapplication-TileColor" content="#000000"><meta name="msapplication-TileImage" content="https://ericlyun.github.io/images/mstile-144x144.png?v=M44lzPylqQ"><meta name="msapplication-config" content="https://ericlyun.github.io/images/browserconfig.xml?v=M44lzPylqQ"><meta name="theme-color" content="#ffffff"><link rel="stylesheet" href="https://ericlyun.github.io/assets/css/academicons.css"/> <script type="text/x-mathjax-config"> MathJax.Hub.Config({ TeX: { equationNumbers: { autoNumber: "all" } } }); </script> <script type="text/x-mathjax-config"> MathJax.Hub.Config({ tex2jax: { inlineMath: [ ['$','$'], ["\\(","\\)"] ], processEscapes: true } }); </script> <script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/latest.js?config=TeX-MML-AM_CHTML' async></script> <!-- end custom head snippets --></head><body> <!--[if lt IE 9]><div class="notice--danger align-center" style="margin: 0;">You are using an <strong>outdated</strong> browser. Please <a href="http://browsehappy.com/">upgrade your browser</a> to improve your experience.</div><![endif]--><div class="masthead"><div class="masthead__inner-wrap"><div class="masthead__menu"><nav id="site-nav" class="greedy-nav"> <button><div class="navicon"></div></button><ul class="visible-links"><li class="masthead__menu-item masthead__menu-item--lg"><a href="https://ericlyun.github.io/">Home</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/news/">News</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/publications/">Publications</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/research">Research</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/people/">People</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/service">Service</a></li><li class="masthead__menu-item"><a href="https://github.com/pku-liang">Software Release</a></li><li class="masthead__menu-item"><a href="https://pku-ahs.github.io/tutorial">Tutorial</a></li><li class="masthead__menu-item"><a href="https://ericlyun.github.io/domino/">Domino</a></li></ul><ul class="hidden-links hidden"></ul></nav></div></div></div><div id="main" role="main"><div class="sidebar sticky"><div itemscope itemtype="http://schema.org/Person"><div class="author__avatar"> <img src="https://ericlyun.github.io/images/profile.png" class="author__avatar" alt="Yun (Eric) Liang"></div><div class="author__content"><h3 class="author__name">Yun (Eric) Liang</h3><p class="author__bio"></p></div><div class="author__urls-wrapper"> <button class="btn btn--inverse">Follow</button><ul class="author__urls social-icons"><li><i class="fa fa-fw fa-map-marker" aria-hidden="true"></i> Room 518</li><li><i class="fa fa-fw fa-map-marker" aria-hidden="true"></i> Science Building #5</li><li><i class="fa fa-fw fa-map-marker" aria-hidden="true"></i> Peking University</li><li><i class="fas fa-fw fa-phone" aria-hidden="true"></i> +86 10 6276 0779</li><li><i class="fas fa-fw fa-envelope" aria-hidden="true"></i> ericlyun-at-pku.edu.cn</li><li><a href="https://scholar.google.com/citations?user=Ltp8loUAAAAJ&hl=en"><i class="fas fa-fw fa-graduation-cap"></i> Google Scholar</a></li><li><a href="https://dblp.uni-trier.de/pers/l/Liang_0001:Yun.html"><i class="ai ai-dblp-square ai-fw"></i> dblp</a></li></ul></div></div></div><article class="page" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="headline" content="Publications"><div class="page__inner-wrap"><header><h1 class="page__title" itemprop="headline">Publications</h1></header><section class="page__content" itemprop="text"><h2 id="journal-publications">Journal Publications</h2><h3 id="2023">2023</h3><table><tbody><tr><td>[J35]</td><td>Liancheng Jia, Zizhang Luo, Liqiang Lu, <strong>Yun Liang</strong>. “Automatic Generation of Spatial Accelerator for Tensor Algebra, “ in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>), Vol: 42: Issue: 8, June 2023, pp.1898-1911.</td></tr></tbody></table><h3 id="2022">2022</h3><table><tbody><tr><td>[J34]</td><td>Tao Wei, Yonghong Tian, Yaowei Wang, <strong>Yun Liang</strong>, Changwen Chen, “Optimized separable convolution: Yet another efficient convolution operator, “ in AI Open, October, 2022.</td></tr><tr><td>[J33]</td><td>Size Zheng, Renze Chen, Yicheng Jin, Aijiang Wei, Bingyang Wu, Xiuhong Li, Shengen Yan, <strong>Yun Liang</strong>. “NeoFlow: A Flexible Framework for Enabling Efficient Compilation for High Performance DNN Training, “ in the IEEE Transactions on Parallel and Distributed Systems (<strong>TPDS</strong>), Vol:33,Issue: 11, November 2022.</td></tr><tr><td>[J32]</td><td>Liqiang Lu, <strong>Yun Liang</strong>. “Morphling: A Reconfigurable Architecture for Tensor Computation, “ in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>), Vol:41, Issue:11, November 2022. (<strong>TCAD</strong>).</td></tr><tr><td>[J31]</td><td><strong>Yun Liang</strong>, Qingcheng Xiao, Liqiang Lu, Jiaming Xie. “FCNNLib: A Flexible Convolution Algorithm Library for Deep Learning on FPGAs, “in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>), Vol: 41, Issue: 8, August 2022.</td></tr><tr><td>[J30]</td><td><strong>Yun Liang</strong>, Liqiang Lu, Yicheng Jin, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Lin. “An Efficient Hardware Design for Accelerating Sparse CNNs with NAS-based Models, “ in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>), Vol: 41, Issue: 3, March 2022.</td></tr></tbody></table><h3 id="2021">2021</h3><table><tbody><tr><td>[J29]</td><td>Tao Yang, Zhezhi He, Tengchuan Kou, Qi Han, Haibao Yu, Fangxin Liu, <strong>Yun Liang</strong>, Li Jiang. “BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization, “ in the <em>ACM Transactions on Reconfigurable Technology and Systems</em> (<strong>TRETS</strong>), 14, 4, Article 18，September, 2021.</td></tr><tr><td>[J28]</td><td><strong>Yun Liang</strong>, Liqiang Lu, Jiaming Xie. “OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs,” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em> (<strong>TCAD</strong>),Vol:40, Issue:8,Aug 2021,pp. 1648-1661.</td></tr></tbody></table><h3 id="2020">2020</h3><table><tbody><tr><td>[J27]</td><td>Jingchen Zhu, Guangyu Sun, Xian Zhang, Chao Zhang, Weiqi Zhang, <strong>Yun Liang</strong>, Tao Wang, Yiran Chen, Jia Di. “Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses,” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em> (<strong>TCAD</strong>), Vol: 39, Issue: 10, Oct 2020, pp.2279-2292.</td></tr><tr><td>[J26]</td><td>Linacheng Jia, Liqiang Lu, Xuechao Wei, <strong>Yun Liang</strong>. “Generating Systolic Array Accelerators with Reusable Blocks, “ <strong>IEEE MICRO</strong> <em>(Special Issue on Agile and Open-Source Hardware)</em>, Vol: 40, Issue: 4, July, 2020, pp. 85-92.</td></tr><tr><td>[J25]</td><td>Liancheng Jia, <strong>Yun Liang</strong>, Xiuhong Li, Liqiang Lu, Shengen Yan. “Enabling Efficient Fast Convolution Algorithms on GPUs via MegaKernels, “ <em>IEEE Transactions on Computers (<strong>TC</strong>)</em>, Vol:69, Issue: 7, July 2020, pp. 986-997.</td></tr><tr><td>[J24]</td><td>Qingcheng Xiao, <strong>Yun Liang</strong>. Performance Modeling and Directives Optimization for High Level Synthesis on FPGA. “Fune: An FPGA Tuning Framework for CNN Acceleration, “ <em>IEEE Design &amp; Test (D&amp;T)</em>, Vol 37, Issue 1, Feb.2020.</td></tr><tr><td>[J23]</td><td><strong>Yun Liang</strong>, Liqiang Lu, Qingcheng Xiao, Shengen Yan. “Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs, “ <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Volume: 39 , Issue: 4 , April 2020, pp. 857-870.</td></tr></tbody></table><h3 id="2019">2019</h3><table><tbody><tr><td>[J22]</td><td>Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, <strong>Yun Liang</strong>, Bingsheng He. “Performance Modeling and Directives Optimization for High Level Synthesis on FPGA, “ <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, 2019.</td></tr></tbody></table><h3 id="2018">2018</h3><table><tbody><tr><td>[J21]</td><td><strong>Yun Liang</strong>, Shuo Wang, Wei Zhang. “FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs, “ <em>IEEE Transactions on Computer (<strong>TC</strong>)</em>, Vol 67, No.12, Dec. 2018</td></tr><tr><td>[J20]</td><td>Zhenxin Fua, Lei Yang, Wenbin Houa, Zhuohan Lia, Yifan Wua, Yihua Cheng, Xiaolin Wang, <strong>Yun Liang</strong>, “ Reproducing Vectorization of the Terso_Multi-Body Potential on the Intel Broadwell Architecture, “ <em>Parallel Computing</em> 78 (2018) 28–32.</td></tr><tr><td>[J19]</td><td><strong>Yun Liang</strong>, Xiaolong Xie, Yu Wang, Guangyu Sun, Tao Wang. “Optimizing Cache Bypassing and Warp Scheduling for GPUs, “ <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol 37, No. 8, August. 2018.</td></tr><tr><td>[J18]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Xiuhong Li, Yudong Wu, Guangyu Sun, Tao Wang, and Dongrui Fan. “CRAT: Enabling Coordinated Register Allocation and Thread-level Parallelism Optimization for GPUs, “ <em>IEEE Transactions on Computer (<strong>TC</strong>)</em>, Vol 67, No.6, June 2018.</td></tr><tr><td>[J17]</td><td>Xinfeng Xie, Dayou Du, Qian Li, <strong>Yun Liang</strong>, Wai Teng Tang, Zhong Liang Ong,Mian Lu, Huynh Phung Huynh , Rick Siow Mong Goh. “Exploiting Sparsity to Accelerate Fully Connected Layers of CNN-based Applications on Mobile SoCs, “ <em>ACM Transactions on Embedded Computing Systems (<strong>TECS</strong>)</em>, Vol 17, Issue 2, February, 2018.</td></tr></tbody></table><h3 id="2017">2017</h3><table><tbody><tr><td>[J16]</td><td>Lei Yang, Yilong Li, Zhenxin Fu, Zhuohan Li, Wenbin Hou, Haoze Wu, Xiaolin Wang, <strong>Yun Liang</strong>, “ParConnect Reproducibiliy Report, “ <em>Parallel Computing</em>, 70 (2017) 22-26.</td></tr><tr><td>[J15]</td><td><strong>Yun Liang</strong>, Waiteng Tang, Ruizhe Zhao, Mian Lu, Huynh Phung Huynh, Rick Siow Mong Goh. “Scale-free Sparse Matrix-Vector Multiplication on Many-Core Architectures, “ <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol 36, Issue 12, Dec 2017.</td></tr><tr><td>[J14]</td><td><strong>Yun Liang</strong>, Xiuhong Li. “Efficient Kernel Management on GPUs”. <em>ACM Transactions on Embedded Computing Systems (<strong>TECS</strong>)</em>, Vol 16, Issue 4, May 2017.</td></tr></tbody></table><h3 id="2016">2016</h3><table><tbody><tr><td>[J13]</td><td><strong>Yun Liang</strong>, Muhammad T. Satria, Kyle Rupnow, Deming Chen. “An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization, “ <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol. 35, No. 7, July 2016.</td></tr><tr><td>[J12]</td><td>Yao Chen, Swathi T. Gurumani, <strong>Yun Liang</strong>, Guofeng Li, Donghui Guo, Kyle Rupnow, Deming Chen. “FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow, “ <em>IEEE Transactions on Very Large Scale Integration Systems (<strong>TVLSI</strong>)</em>, Vol. 24, No. 6, pp. 2220–2233, June 2016.</td></tr><tr><td>[J11]</td><td>Ying Chen, Tan Nguyen, Yao Chen, Swathi Gurumani, <strong>Yun Liang</strong>, Kyle Rupnow, Jason Cong, Wen-mei Hwu, Deming Chen. “FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow”, <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol. 35, No. 12, April 2016.</td></tr><tr><td>[J10]</td><td><strong>Yun Liang</strong>, Shuo Wang. “Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs, “ Journal of Computer Science and Technology (<strong>JCST</strong>), Vol 31, No.1, Janurary. 2016.</td></tr></tbody></table><h3 id="2015">2015</h3><table><tbody><tr><td>[J9]</td><td>Mian Lu, <strong>Yun Liang</strong>, Huynh Phung Huynh, Zhongliang Ong, Bingsheng He, Rick Siow Mong Goh. “MrPhi : An Optimized MapReduce Framework on Intel Xeon Phi Coprocessors, “ <em>IEEE Transactions on Parallel and Distributed Systems (<strong>TPDS</strong>)</em>, Vol. 26, No. 11, pp. 3066-3078, November 2015.</td></tr><tr><td>[J8]</td><td><strong>Yun Liang</strong>, Xiaolong Xie, Guangyu Sun, Deming Chen. “An Efficient Compiler Framework for Cache Bypassing on GPUs,” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol. 34, No. 10, pp. 1677-1690, October 2015.</td></tr><tr><td>[J7]</td><td><strong>Yun Liang</strong>, Tulika Mitra, Lei Ju. “Instruction Cache Locking using Temporal Reuse Profile,” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<strong>TCAD</strong>)</em>, Vol. 34, No. 9, pp. 1387-1400, August 2015.</td></tr><tr><td>[J6]</td><td><strong>Yun Liang</strong>, Huynh Phung Huynh, Kyle Rupnow, Rick Siow Mong Goh, Deming Chen. “Efficient GPU Spatial-Temporal Multitasking,” <em>IEEE Transactions on Parallel and Distributed Systems (<strong>TPDS</strong>)</em>, Vol. 26, No. 3, pp. 748-760, March 2015.</td></tr></tbody></table><h3 id="2013">2013</h3><table><tbody><tr><td>[J5]</td><td><strong>Yun Liang</strong>, Tulika Mitra. “An Analytical Approach for Fast and Accurate Design Space Exploration of Instruction Caches,” <em>ACM Transactions on Embedded Computing Systems (<strong>TECS</strong>)</em>, 13(3), Article 43, December, 2013.</td></tr></tbody></table><h3 id="2012">2012</h3><table><tbody><tr><td>[J4]</td><td><strong>Yun Liang</strong>, Huping Ding, Tulika Mitra, Abhik Roychoudhury, Yan Li, Vivy Suhendra. “Timing Analysis of Concurrent Programs Running on Shared Cache Multi-cores,” <em>Real-Time Systems Journal (<strong>RTS</strong>) 48(6)</em>, November, 2012.</td></tr><tr><td>[J3]</td><td><strong>Yun Liang</strong>, Kyle Rupnow, Yinan Li, Dongbo Min, Minh Do, and Deming Chen. “High Level Synthesis: Productivity, Performance and Software Constraints, “ <em>Journal of Electrical and Computer Engineering, Special Issue on ESL Design Methodology</em>, Volume 2012 (2012), 649057, 2012.</td></tr></tbody></table><h3 id="2009">2009</h3><table><tbody><tr><td>[J2]</td><td>Lei Ju, <strong>Yun Liang</strong>, Samarjit Chakraborty, Tulika Mitra, Abhik Roychoudhury. “Cache-aware optimization of BAN applications,” <em>Journal of Design Automation for Embedded System</em>, Volume 13 (3), September, 2009.</td></tr></tbody></table><h3 id="2007">2007</h3><table><tbody><tr><td>[J1]</td><td>Xianfeng Li, <strong>Yun Liang</strong>, Tulika Mitra, Abhik Roychoudhury. “Chronos: A Timing Analyzer for Embedded Software,” <em>Science of Computer Programming, Special issue on Experimental Software and Toolkit</em>, 69(1-3), December 2007.</td></tr></tbody></table><h2 id="conference-papers">Conference Papers</h2><h3 id="2024">2024</h3><table><tbody><tr><td>[C97]</td><td>Youwei Xiao, Zizhang Luo, Kexing Zhou, <strong>Yun Liang</strong>. “Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis”, to appear in the proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>), March, 2024.</td></tr><tr><td>[C96]</td><td>Xiaochen Hao, Hongbo Rong, Mingzhe Zhang, Ce Sun, Hong Jiang, <strong>Yun Liang</strong>. “POPA: Expressing High and Portable Performance across Spatial and Vector Architectures for Tensor Computations”, to appear in the proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>), March, 2024.</td></tr><tr><td>[C95]</td><td>Yijie Chen, Jiarui Zhang, Tao Wang, <strong>Yun Liang</strong>. “Trend-Aware Supervision: On Learning Invariance for Semi-Supervised Facial Action Unit Intensity Estimation”, to appear in the proceedings of the 38th Annual AAAI Conference on Artificial Intelligence (<strong>AAAI</strong>), February, 2024.</td></tr></tbody></table><h3 id="2023-1">2023</h3><table><tbody><tr><td>[C94]</td><td>Size Zheng, Siyuan Chen, Siyuan Gao, Liancheng Jia, Guangyu Sun, Runsheng Wang, and <strong>Yun Liang</strong>. “TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis”, in the proceedings of the 56th International Symposium on Microarchitecture (<strong>MICRO</strong>), 2023.</td></tr><tr><td>[C93]</td><td>Kexing Zhou, <strong>Yun Liang</strong>, Yibo Lin, Runsheng Wang, and Ru Huang. “Khronos: Fusing Memory Access for Improved Hardware RTL Simulation”, in the proceedings of the 56th International Symposium on Microarchitecture (<strong>MICRO</strong>), 2023.</td></tr><tr><td>[C92]</td><td>Yifan Chen, Zaiwen Wen, <strong>Yun Liang</strong>, and Yibo Lin.” Stronger Mixed-Size Placement Backbone Considering Second-Order Information”, in the proceeding of the International Conference on Computer Aided Design (<strong>ICCAD</strong>), Oct. 2023.</td></tr><tr><td>[C91]</td><td>Shuzhang Zhong, Meng Li, <strong>Yun Liang</strong>, Runsheng Wang and Ru Huang. “Memory-aware Scheduling for Complex Wired Networks with Iterative Graph Optimization”, in the proceeding of the International Conference on Computer Aided Design (<strong>ICCAD</strong>), Oct. 2023.</td></tr><tr><td>[C90]</td><td>Xiuping Cui, Size Zheng, Tianyu Jia, Le Ye and <strong>Yun Liang</strong>. “ARES: A Mapping Framework of DNNs towards Diverse PIMs with General Abstractions”, in the proceeding of the International Conference on Computer Aided Design (<strong>ICCAD</strong>), Oct. 2023.</td></tr><tr><td>[C89]</td><td>Xiaochen Hao, Zijian Ding, Jieming Yin, Yuan Wang and <strong>Yun Liang</strong>. “Title: Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators”, in the proceeding of the International Conference on Computer Aided Design (<strong>ICCAD</strong>), Oct. 2023.</td></tr><tr><td>[C88]</td><td>Jing Mai, Jiarui Wang, Zhixiong Di, Guojie Luo, Yun Liang and Yibo Lin, “OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit”, in the proceedings of the IEEE15th International Conference on ASIC (<strong>ASICON</strong>), Oct, 2023.</td></tr><tr><td>[C87]</td><td>Zizhang Luo, Liqiang Lu, Yichen Jin, Liancheng Jia, <strong>Yun Liang</strong>. “TITLE: Calabash: Accelerating Attention using a Systolic Array Chain on FPGAs”, in the proceedings of the International Conference on Field-Programmable Logic and Applications (<strong>FPL</strong>), Sep 2023.</td></tr><tr><td>[C86]</td><td>Yanchi Dong, Tianyu Jia, Kaixuan Du, Yiqi Jing, Qijun Wang, Pixian Zhan, Yadong Zhang, Fengyun Yan, Yufei Ma, <strong>Yun Liang</strong>, Le Ye, Ru Huang. “A Model-Specific End-to-End Design Methodology for Resource-Constrained TinyML Hardware”, in the proceedings of the Design Automation Conference (<strong>DAC</strong>), July 2023.</td></tr><tr><td>[C85]</td><td>Zizhang Luo, Liqiang Lu, Size Zheng, Jieming Yin, Jason Cong, Jianwei Yin, <strong>Yun Liang</strong>. “Rubick: A Synthesis Framework for Spatial Architectures via Dataflow Decomposition”, in the proceedings of the Design Automation Conference (<strong>DAC</strong>), July 2023.</td></tr><tr><td>[C84]</td><td>Size Zheng, Siyuan Chen, <strong>Yun Liang</strong>. “Memory and Computation Coordinated Mapping of DNNs onto Complex Heterogeneous SoC “, in the proceedings of the Design Automation Conference (<strong>DAC</strong>), July 2023.</td></tr><tr><td>[C83]</td><td>Xiaochen Hao, Mingzhe Zhang, Ce Sun, Zhuofu Tao, Hongbo Rong, Yu Zhang, Lei He, Eric Petit, Wenguang Chen, <strong>Yun Liang</strong>. “Lasa: Abstraction and Specialization for Productive and Performant Linear Algebra on FPGAs” in the proceedings of the 31st IEEE International Symposium On Field-Programmable Custom Computing Machines (<strong>FCCM</strong>), May 2023.</td></tr><tr><td>[C82]</td><td>Size Zheng, Siyuan Chen, Peidi Song, Renze Chen, Xiuhong Li, Shengen Yan, Dahua Lin, Jingwen Leng, <strong>Yun Liang</strong>. “Chimera: An Analytical Optimizing Framework for Effective Compute-intensive Operators Fusion”, in the proceedings of the IEEE International Symposium on High Performance Computer Architecture (<strong>HPCA</strong>), March, 2023.</td></tr></tbody></table><h3 id="2022-1">2022</h3><table><tbody><tr><td>[C81]</td><td>Ruifan Xu, Youwei Xiao, Jin Luo, <strong>Yun Liang</strong>. “Hector: A Multi-level Intermediate Representation for Hardware Synthesis Methodolgies”, in the proceeding of the International Conference on Computer Aided Design (<strong>ICCAD</strong>), Nov. 2022.</td></tr><tr><td>[C80]</td><td>Yingjie Chen, Huasong Zhong, Chong Chen, Chen Shen, Jianqiang Huang, Tao Wang, <strong>Yun Liang</strong>, Qianru Sun, “On Mitigating Hard Clusters for Face Clustering”, in the proceeding of the 17th European Conference on Computer Vision (<strong>ECCV</strong>), Oct. 2022.</td></tr><tr><td>[C79]</td><td>Yingjie Chen, Chong Chen, Xiao Luo, Jianqiang Huang, Xian-Sheng Hua, Tao Wang, <strong>Yun Liang</strong>, “Pursuing Knowledge Consistency: Supervised Hierarchical Contrastive Learning for Facial Action Unit Recognition”, in the proceedings of the 30th ACM International Conference on Multimedia (<strong>ACM MM</strong>), October, 2022.</td></tr><tr><td>[C78]</td><td>Xiuping Cui, Xiaochen Hao, <strong>Yun Liang</strong>, Guangyu Sun, Xiaoxin Cui, Yuan Wang, Ru Huang, “A Mapping Model of SNNs to Neuromorphic Hardware”, in the proceeding of the International Conference on Aritifical Intelligence Circuits and Systems (<strong>AICAS</strong>), June, 2022. (Invited paper)</td></tr><tr><td>[C77]</td><td>Size Zheng, Renze Chen, Anjiang Wei, Yicheng Jin, Qin Han, Liqiang Lu, Bingyang Wu, Xiuhong Li, Shengen Yan, <strong>Yun Liang</strong>. “AMOS: Enabling Automatic Mapping for Tensor Computations on Spatial Accelerators with Hardware Abstraction,” in the proceedings of the International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2022.</td></tr><tr><td>[C76]</td><td>Liancheng Jia, Yuyue Wang, Jingwen Leng, <strong>Yun Liang</strong>. “EMS：Efficient Memory Subsystem Synthesis for Spatial Accelerators,” in the proceedings of the Design Automation Conference (<strong>DAC</strong>), 2022.</td></tr><tr><td>[C75]</td><td>Yingjie Chen, Diqi Chen, Tao Wang, Yizhou Wang, <strong>Yun Liang</strong>. “Causal Intervention for Subject-deconfounded Facial Action Unit Recognition,” in the proceedings of the Association for the Advancement of Artificial Intelligence (<strong>AAAI</strong>) , 2022.</td></tr><tr><td>[C74]</td><td>Qingcheng Xiao, <strong>Yun Liang</strong>. “Towards Agile DNN Accelerator Design Using Incremental Synthesis on FPGAs,” in the proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>), 2022.</td></tr></tbody></table><h3 id="2021-1">2021</h3><table><tbody><tr><td>[C73]</td><td>Liancheng Jia, Zizhang Luo, Liqiang Lu, <strong>Yun Liang</strong>. “TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra,” in the proceedings of the <em>Design Automation Conference (<strong>DAC</strong>)</em>, 2021.</td></tr><tr><td>[C72]</td><td>Yangjie Zhou, Mengtian Yang, Cong Guo, Jingwen Leng, <strong>Yun Liang</strong>, Quan Chen, Minyi Guo , Yuhao Zhu. “Characterizing and Demystifying the Implicit Convolution Algorithm on Commercial Matrix-Multiplication Accelerators ,” in the proceedings of the IEEE International Symposium on Workload Characterization (<strong>IISWC</strong>), 2021.</td></tr><tr><td>[C71]</td><td>Liqiang Lu, Yicheng Jin, Hangrui Bi, Zizhang Luo, Peng Li, Tao Wang, <strong>Yun Liang</strong>. “Sanger: A Co-Design Framework for Enabling Sparse Attention using Reconfigurable Architecture,” in the proceedings of the <em>54th international Symposium on Microarchitecture</em> (<strong>MICRO</strong>), 2021.</td></tr><tr><td>[C70]</td><td>Yingjie Chen, Diqi Chen, Yizhou Wang, Tao Wang, <strong>Yun Liang</strong>. “ CaFGraph: Context-aware Facial Multi-graph Representation for Facial Action Unit Recognition,” in the proceedings of <em>ACM International Conference on Multimedia</em> (<strong>ACM MM</strong>), 2021.</td></tr><tr><td>[C69]</td><td>Yingjie Chen, Han Wu, Tao Wang, Yizhou Wang, <strong>Yun Liang</strong>. “Cross-modal Representation Learning For Lightweight and Accurate Facial Action Unit Detection,” in the proceedings of <em>IEEE\RSJ International Conference on Intelligent Robots and Systems</em> (<strong>IROS</strong>), September, 2021.</td></tr><tr><td>[C68]</td><td>Qingcheng Xiao, Size Zheng, Bingzhe Wu, Pengcheng Xu, Xuehai Qian, <strong>Yun Liang</strong>. “HASCO: Towards Agile Hardware and Software Co-design for Tensor Computation,” in the proceedings of the <em>International Symposium on Computer Architecture (<strong>ISCA</strong>)</em>, 2021.</td></tr><tr><td>[C67]</td><td>Liqiang Lu, Naiqing Guan, Yuyue Wang, Liancheng Jia, Zizhang Luo, Jieming Yin, Jason Cong, <strong>Yun Liang</strong>. “TENET: A Framework for Modeling Tensor Dataflow based on Relation-centric Notation ,” in the proceedings of the <em>International Symposium on Computer Architecture (<strong>ISCA</strong>)</em>, 2021.</td></tr></tbody></table><h3 id="2020-1">2020</h3><table><tbody><tr><td>[C66]</td><td>Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, <strong>Yun Liang</strong>, Youhui Zhang, Jason Cong, Nithin George, Jose Alvareze, Christopher Hughes, Pradeep Dubey. “SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs,” in the proceedings of the <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em>, November 2020.</td></tr><tr><td>[C65]</td><td>Tao Yang, Yunkun Liao, Jianping Shi, <strong>Yun Liang</strong>, Naifeng Jing, Li Jiang. “A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern,” in the proceedings of the <em>International Conference on Field-Programmable Logic and Applications (<strong>FPL</strong>)</em> , August 2020.</td></tr><tr><td>[C64]</td><td>Qingcheng Xiao, Liqiang Lu, Jiaming Xie, <strong>Yun Liang</strong>. “FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, July 2020.</td></tr><tr><td>[C63]</td><td>Size Zheng, <strong>Yun Liang</strong>, Shuo Wang, Renze Chen, Kaiwen Sheng. “FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System,” in the proceedings of <em>the 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (<strong>ASPLOS</strong>)</em>, March 2020.</td></tr></tbody></table><h3 id="2019-1">2019</h3><table><tbody><tr><td>[C62]</td><td>Qingcheng Xiao, <strong>Yun Liang</strong>. “Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices,” in the proceedings of <em>the International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em>, November 2019. <strong><em>(invited paper)</em></strong></td></tr><tr><td>[C61]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Xiuhong Li, Wei Tan. “ CuLDA: Solving Large-scale LDA Problems on GPUs,” in the proceedings of <em>the 26th International Symposium on High Performance Parallel and Distributed Computing (<strong>HPDC</strong>)</em>, June 2019.</td></tr><tr><td>[C60]</td><td>Xuechao Wei, <strong>Yun Liang</strong>, Jason Cong. “Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Management,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2019.</td></tr><tr><td>[C59]</td><td>Runbin Shi, Junjie Liu, Shuo Wang, <strong>Yun Liang</strong>, Hayden So. “E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2019.</td></tr><tr><td>[C58]</td><td>Jiaxi Zhang, Wentai Zhang, Guojie Luo, Xuechao Wei, <strong>Yun Liang</strong>, Jason Cong, “Frequency Improvement of Systolic Array-Based CNNs on FPGAs,” in the proceedings of <em>the 2019 IEEE International Symposium on Circuits and Systems (ISCAS 2019)</em>, Sapporo, Japan, May 26-29, 2019.</td></tr><tr><td>[C57]</td><td>Liqiang Lu, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Linn <strong>Yun Liang</strong>. “An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs” in the proceedings of <em>the IEEE International Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May, 2019.</td></tr><tr><td>[C56]</td><td>Caiwen Ding, Shuo Wang, Ning Liu, Kaidi Xu, Yanzhi Wang, <strong>Yun Liang</strong>. “REQ-YOLO: A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs,” in the proceedings of <em>ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>)</em>, Februrary, 2019.</td></tr><tr><td>[C55]</td><td>Xiuhong Li, <strong>Yun Liang</strong>, Shengen Yan, Liancheng Jia, Yinghan li. “ A Coordinated Tiling and Batching Framework for Efficient GEMM on GPUs,” in the proceedings of <em>Principles and Practice of Parallel Programming (<strong>PPoPP</strong>)</em>, February 2019. <span style="color:red"><strong>Best Paper Award Nomination.</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C54]</td><td>Shuo Wang, <strong>Yun Liang</strong>, Wei Zhang. “Poly: Efficient Heterogeneous System and Application Management for Interactive Applications,” in the proceedings of <em>21st IEEE International Symposium on High Performance Computer Architecture (<strong>HPCA</strong>)</em>, February 2019.</td></tr></tbody></table><h3 id="2018-1">2018</h3><table><tbody><tr><td>[C53]</td><td>Xuechao Wei, <strong>Yun Liang</strong>, Xiuhong Li, Cody Hao Yu, Peng Zhang and Jason Cong. “TGPA: Tile-Grained Pipeline Architecture for Low Latency CNN Inference,” in the proceedings of <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em> , Nov, 2018.</td></tr><tr><td>[C52]</td><td>Liqiang Lu, <strong>Yun Liang</strong>. “SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2018.</td></tr><tr><td>[C51]</td><td>Xiuhong Li, <strong>Yun Liang</strong>, Wentai Zhang, Taide Liu, Haochen Li, Guojie Luo, Ming Jiang. “cuMBIR: An Efficient Framework for Low-dose X-ray CT Image Reconstruction on GPUs,” in the proceedings of <em>the ACM International Conference on Supercomputing (<strong>ICS</strong>)</em>, June, 2018</td></tr><tr><td>[C50]</td><td>Liang Feng, Sharad Sinha, Wei Zhang and <strong>Yun Liang</strong>. “CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms,”in the proceedings of <em>the IEEE International Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May, 2018.</td></tr><tr><td>[C49]</td><td>Shuo Wang, Zhe Li, Caiwen Ding, Bo Yuan, Qinru Qiu, Yanzhi Wang ,<strong>Yun Liang</strong>. “C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs” in the proceedings of <em>ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>)</em>, Februrary, 2018.</td></tr></tbody></table><h3 id="2017-1">2017</h3><table><tbody><tr><td>[C48]</td><td><strong>Yun Liang</strong>, Xiuhong Li, Xiaolong Xie. “Exploring Cache Bypassing and Partitioning for MultiTasking on GPUs,” in the proceedings of <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em> , Nov, 2017.</td></tr><tr><td>[C47]</td><td>Liang Feng, Sharad Sinha, Wei Zhang, <strong>Yun Liang</strong>. “A Hybrid Approach to Cache Management in Heterogeneous CPU-FPGA Platforms,” in the proceedings of <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em> , Nov, 2017. <strong><em>(invited paper)</em></strong></td></tr></tbody></table><table><tbody><tr><td>[C46]</td><td>Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, <strong>Yun Liang</strong>, Bingsheng He. “COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications,” in the proceedings of <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em> , Nov, 2017. <span style="color:red"><strong>Best Paper Award.</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C45]</td><td>Xiaolong Xie, Wei Tan, Liana L. Fong and <strong>Yun Liang</strong>. “CuMF_SGD: Parallelized Stochastic Gradient Descent for Matrix Factorization on GPUs, “ in the proceedings of <em>the 26th International Symposium on High Performance Parallel and Distributed Computing (<strong>HPDC</strong>)</em>, June 2017.</td></tr><tr><td>[C44]</td><td>Shuo Wang, <strong>Yun Liang</strong>. “A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model, “ in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2017.</td></tr><tr><td>[C43]</td><td>Shuo Wang, <strong>Yun Liang</strong>, Wei Zhang. “FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs, “ in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2017.</td></tr><tr><td>[C42]</td><td>Qingcheng Xiao, <strong>Yun Liang</strong>, Liqiang Lu, Shengen Yan, Yu-Wing Tai. “Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs, “ in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2017.</td></tr><tr><td>[C41]</td><td>Xuechao Wei, Cody Hao Yu, Peng Zhang, Youxiang Chen, Yuxin Wang, Han Hu,<strong>Yun Liang</strong>, Jason Cong. “Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June 2017. <span style="color:red"><strong>Best Paper Award Nomination.</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C40]</td><td>Liqiang Lu, <strong>Yun Liang</strong>, Qingcheng Xiao and Shengen Yan.” Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs,” in the proceedings of <em>the IEEE International Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May, 2017.</td></tr><tr><td>[C39]</td><td>Guanwen Zhong, Alok Prakash, Siqi Wang, <strong>Yun Liang</strong>, Tulika Mitra, Smail Niar. “Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism,” in the proceedings of <em>the Design Automation and Test in Europe (<strong>DATE</strong>)</em>, March, 2017.</td></tr><tr><td>[C38]</td><td>Xuechao Wei, <strong>Yun Liang</strong>, Tao Wang, Songwu Lu, Jason Cong. “Throughput Optimization for Streaming Applications on CPU-FPGA Heterogeneous Systems,” in the proceedings of <em>the Asia and South Pacific Design Automation Conference (<strong>ASPDAC</strong>)</em> , January, 2017.</td></tr></tbody></table><h3 id="2016-1">2016</h3><table><tbody><tr><td>[C37]</td><td>Guanwen Zhong, Alok Prakash, <strong>Yun Liang</strong>, Tulika Mitra, Smail Niar. “Lin-Analyzer: A High-level Performance Analysis Tool for FPGA-based Accelerators,” in the proceedings of <em>the Design Automation Conference (<strong>DAC</strong>)</em>, June, 2016.</td></tr><tr><td>[C36]</td><td>Xiuhong Li, <strong>Yun Liang</strong>. “Efficient Kernel Management on GPUs,” in the proceedings of <em>the Design Automation and Test in Europe (<strong>DATE</strong>)</em>, March, 2016.</td></tr><tr><td>[C35]</td><td>Shuo Wang, <strong>Yun Liang</strong>, Chao Zhang, Xiaolong Xie, Guangyu Sun, Yongpan Liu, Yu Wang, Xiuhong Li. “Performance-centric Register File Design for GPUs using Racetrack Memory,” in the proceedings of <em>the Asia and South Pacific Design Automation Conference (<strong>ASPDAC</strong>)</em> , January, 2016. <span style="color:red"><strong>Best Paper Award Nomination.</strong></span></td></tr></tbody></table><h3 id="2015-1">2015</h3><table><tbody><tr><td>[C34]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Xiuhong Li, Yudong Wu, Guangyu Sun, Tao Wang, and Dongrui Fan. “Enabling Coordinated Register Allocation and Thread-level Parallelism Optimization for GPUs,” in the proceedings of <em>the 48th Annual IEEE/ACM International Symposium on Microarchitecture (<strong>MICRO</strong>)</em>, December, 2015.</td></tr><tr><td>[C33]</td><td>Xian Zhang, Guangyu Sun, Chao Zhang, Weiqi Zhang, <strong>Yun Liang</strong>, Tao Wang, Yiran Chen, and Jia Di. “Fork Path: Improving Efficiency of ORAM by Removing Redundant Memory Accesses,” in the proceedings of <em>48th Annual IEEE/ACM International Symposium on Microarchitecture (<strong>MICRO</strong>)</em>, December, 2015.</td></tr><tr><td>[C32]</td><td><strong>Yun Liang</strong>, Shuo Wang. “Quantitative Performance and Power Analysis of LTE using High Level Synthesis,” in the proceedings of <em>International Conference on ASIC</em>, November 2015. <strong><em>(invited paper)</em></strong></td></tr></tbody></table><table><tbody><tr><td>[C31]</td><td>Chao Zhang, Guangyu Sun, Xian Zhang, Weiqi Zhang, Weisheng Zhao, Tao Wang, <strong>Yun Liang</strong>, Yongpan Liu, Yu Wang, and Jiwu Shu, “Hi-fi Playback: Tolerating Position Errors in Shift Operations of Racetrack Memory, “ in the proceedings of <em>the 42nd International Symposium on Computer Architecture (<strong>ISCA</strong>)</em>, June 2015.</td></tr><tr><td>[C30]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Yu Wang, Guangyu Sun, Tao Wang. “Coordinated Static and Dynamic Cache Bypassing on GPUs,” in the proceedings of <em>21st IEEE International Symposium on High Performance Computer Architecture (<strong>HPCA</strong>)</em>, February 2015.</td></tr><tr><td>[C29]</td><td>Waiteng Tang, Ruizhe Zhao, Mian Lu, <strong>Yun Liang</strong>, Huynh Phung Huynh, Xibai Li, Rick Siow Mong Goh. “Optimizing and Auto-Tuning Scale-Free Sparse Matrix-Vector Multiplication on Intel Xeon Phi, “ in the proceedings of <em>the International Symposium on Code Generation and Optimization (<strong>CGO</strong>)</em>, February 2015.</td></tr></tbody></table><h3 id="2014">2014</h3><table><tbody><tr><td>[C28]</td><td>Guanwen Zhong, Vanchinathan Venkataramani, <strong>Yun Liang</strong>, Tulika Mitra, Smail Niar. “Design Space Exploration of Multiple Loops on FPGAs using High Level Synthesis,” in the proceedings of <em>IEEE International Conference on Computer Design (<strong>ICCD</strong>)</em>, October 2014.</td></tr><tr><td>[C27]</td><td>Xiaoming Chen, Yu Wang, <strong>Yun Liang</strong>, Yuan Xie, Huazhong Yang, “Run-time Techniques for Simultaneous Aging and Power Optimization in GPGPUs,” in the proceedings of <em>the 51th Design Automation Conference (<strong>DAC</strong>)</em>, June, 2014.</td></tr><tr><td>[C26]</td><td>Jingyu Deng, <strong>Yun Liang</strong>, Guojie Luo, Guangyu Sun. “Rapid Design Space Exploration of Two-level Unified Caches,” in the proceedings of <em>the IEEE International Symposium on Circuits and Systems (<strong>ISCAS</strong>)</em>, June 2014.</td></tr><tr><td>[C25]</td><td>Swathi Gurumani, Jacob Tolar, Yao Chen, <strong>Yun Liang</strong>, Kyle Rupnow, Deming Chen. “Integrated CUDA-to-FPGA Synthesis with Network-on-Chip,” in the proceedings of <em>the IEEE International Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May, 2014.</td></tr><tr><td>[C24]</td><td>Huping Ding, <strong>Yun Liang</strong>, Tulika Mitra. “WCET-Centric Dynamic Instruction Cache Locking,” in the proceedings of <em>the Design Automation and Test in Europe (<strong>DATE</strong>)</em>, March, 2014.</td></tr><tr><td>[C23]</td><td>Zhimin Wu, Yang Liu, <strong>Yun Liang</strong>, Jun Sun. “GPU Accelerated Counterexample Generation in LTL Model Checking,” in the proceedings of <em>the International Conference on Formal Engineering Methods (<strong>ICFEM</strong>)</em>, November, 2014.</td></tr></tbody></table><h3 id="2013-1">2013</h3><table><tbody><tr><td>[C22]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Guangyu Sun, Deming Chen. “An Efficient Compiler Framework for Cache Bypassing on GPUs,” in the proceedings of <em>International Conference on Computer Aided Design (<strong>ICCAD</strong>)</em> , Nov, 2013.</td></tr><tr><td>[C21]</td><td>Mian Lu, Lei Zhang, Huynh Phung Huynh, Zhongliang Ong, <strong>Yun Liang</strong>, Bingsheng He, Rick Siow Mong Goh, Richard Huynh. “Optimizing the MapReduce Framework on Intel Xeon Phi Coprocessor,” in the proceedings of <em>the IEEE Bag Data (<strong>BigData</strong>)</em>, Oct, 2013.</td></tr><tr><td>[C20]</td><td>Alexandros Papakonstantinou, Deming Chen, Wen Mei Hwu, <strong>Yun Liang</strong>, Jason Cong. “Throughput-Oriented Kernel Porting onto FPGAs,” in the proceedings of <em>the 50th Design Automation Conference (<strong>DAC</strong>)</em>, June, 2013.</td></tr><tr><td>[C19]</td><td>Huping Ding, <strong>Yun Liang</strong>, Tulika Mitra. “Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems,” in the proceedings of <em>the 50th Design Automation Conference (<strong>DAC</strong>)</em>, June, 2013.</td></tr><tr><td>[C18]</td><td>Wei Zuo, <strong>Yun Liang</strong>, Peng Li, Kyle Rupnow, Deming Chen, Jason Cong. “Improving High Level Synthesis Optimization Opportunity Through Polyhedral Transformations,” in the proceedings of <em>the 21st ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>)</em>, Februrary, 2013.</td></tr><tr><td>[C17]</td><td>Swathi T. Gurumani, Hisham Cholakkal, <strong>Yun Liang</strong>, Kyle Rupnow, Deming Chen. “High-Level Synthesis of Multiple Dependent CUDA Kernels on FPGA,” in the proceedings of <em>18th Asia and South Pacific Design Automation Conference (<strong>ASPDAC</strong>)</em> , January, 2013. <strong><em>(invited paper)</em></strong></td></tr><tr><td>[C16]</td><td><strong>Yun Liang</strong>, Zheng Cui, Kyle Rupnow, Deming Chen. “Register and Thread Structure Optimization for GPUs,” in the proceedings of <em>18th Asia and South Pacific Design Automation Conference (<strong>ASPDAC</strong>)</em>, January, 2013.</td></tr><tr><td>[C15]</td><td>Huping Ding, <strong>Yun Liang</strong>, Tulika Mitra. “Shared Cache Aware Task Mapping for WCRT Minimization,” in the proceedings of <em>18th Asia and South Pacific Design Automation Conference (<strong>ASPDAC</strong>)</em>, January, 2013.</td></tr></tbody></table><h3 id="2012-1">2012</h3><table><tbody><tr><td>[C14]</td><td>Huping Ding, <strong>Yun Liang</strong>, Tulika Mitra. “WCET-Centric Partial Instruction Cache Locking,” in the proceedings of <em>ACM 49th Design Automation Conference (<strong>DAC</strong>)</em>, June 2012. <span style="color:red"><strong>Best Paper Award Nomination (7 out of 741 submissions).</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C13]</td><td>Zheng Cui, <strong>Yun Liang</strong>, Kyle Rupnow, Deming Chen. “An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization,” in the proceedings of <em>IEEE International Parallel &amp; Distributed Processing Symposium (<strong>IPDPS</strong>)</em>, May, 2012.</td></tr><tr><td>[C12]</td><td><strong>Yun Liang</strong>, Zheng Cui, Shengkui Zhao, Kyle Rupnow, Yihao Zhang, Douglas L. Jones, Deming Chen. “Real-time Implementation and Performance Optimization of 3D Sound Localization on GPUs,” in the proceedings of <em>Design Automation and Test in Europe (<strong>DATE</strong>)</em>, March, 2012.</td></tr><tr><td>[C11]</td><td>Shengkui Zhao, Saima Ahmed, <strong>Yun Liang</strong>, Kyle Rupnow, Deming Chen, Douglas L Jones.”A real-time 3D sound localization system with miniature microphone array for virtual reality,” in the proceedings of <em>7th IEEE Conference on Industrial Electronics and Applications (<strong>ICIEA</strong>)</em>, July, 2012.</td></tr><tr><td>[C10]</td><td>Kyle Rupnow, <strong>Yun Liang</strong>, Yinan Li, Dongbo Min, Minh Do, Deming Chen. “High Level Synthesis of Stereo Matching: Productivity, Performance, and Software Constraints, “ in the proceedings of <em>International Conference on Field Programmable Technology (<strong>FPT</strong>)</em>, December 2011. <span style="color:red"><strong>Best Paper Award Nomination (4 out of 94 submissions).</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C9]</td><td>Kyle Rupnow, <strong>Yun Liang</strong>, Yinan Li, Deming Chen. “A study of high-level synthesis: Promises and challenges”, in the proceedings of <em>IEEE 9th International Conference on ASIC (<strong>ASICON</strong>)</em>, October, 2012.</td></tr></tbody></table><h3 id="2011">2011</h3><table><tbody><tr><td>[C8]</td><td>Alexandros Papakonstantinou, <strong>Yun Liang</strong>, John A. Stratton, Karthik Gururaj, Deming Chen, Wen-Mei W. Hwu, Jason Cong. “Multilevel Granularity Parallelism Synthesis on FPGAs,” in the proceedings of <em>the 19th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, May, 2011. <span style="color:red">** Best Paper Award (1 out of 119 submissions).**</span></td></tr></tbody></table><h3 id="2010">2010</h3><table><tbody><tr><td>[C7]</td><td><strong>Yun Liang</strong>, Tulika Mitra. “Improved Procedure Placement for Set Associative Caches,” in the proceedings of <em>the international Conference on Compilers, Architecture, and Synthesis for Embedded Systems (<strong>CASES</strong>)</em>, October, 2010.</td></tr><tr><td>[C6]</td><td><strong>Yun Liang</strong>, Tulika Mitra. “Instruction Cache Locking using Temporal Reuse Profile,” in the proceedings of <em>the ACM 47th Design Automation Conference (<strong>DAC</strong>)</em>, June 2010.</td></tr><tr><td>[C5]</td><td>Huynh Phung Huynh, <strong>Yun Liang</strong>, Tulika Mitra. “Efficient custom instructions generation for system-level design,” in the proceedings of <em>the International Conference on Field-Programmable Technology (<strong>FPT</strong>)</em>, December, 2010.</td></tr></tbody></table><h3 id="2009-1">2009</h3><table><tbody><tr><td>[C4]</td><td>Yan Li, Vivy Suhendra, <strong>Yun Liang</strong>, Tulika Mitra, Abhik Roychoudhury. “Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores,” in the proceedings of <em>the 30th IEEE Real-Time Systems Symposium (<strong>RTSS</strong>)</em>, December, 2009.</td></tr></tbody></table><h3 id="2008">2008</h3><table><tbody><tr><td>[C3]</td><td><strong>Yun Liang</strong>, Tulika Mitra. “Static Analysis for Fast and Accurate Design Space Exploration of Caches,” in the proceedings of <em>the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)</em>, October, 2008.</td></tr><tr><td>[C2]</td><td><strong>Yun Liang</strong>, Lei Ju, Samarjit Chakraborty, Tulika Mitra, Abhik Roychoudhury. “Cache-aware Optimization of BAN Applications,” in the proceedings of <em>the International Conference on Hardware/Software Codesign and System Synthesis(CODES+ISSS)</em>, October, 2008. <span style="color:red"><strong>Best Paper Award Nomination.</strong></span></td></tr></tbody></table><table><tbody><tr><td>[C1]</td><td><strong>Yun Liang</strong>, Tulika Mitra. “Cache Modeling in Probabilistic Execution Time Analysis,” in the proceedings of <em>the 45th Design Automation Conference (<strong>DAC</strong>)</em>, June, 2008.</td></tr></tbody></table><h2 id="other-workshop-papers-and-poster-papers">Other Workshop Papers and Poster Papers</h2><table><tbody><tr><td>[W9]</td><td>Ruifan Xu, Jin Luo, <strong>Yun Liang</strong>. “Hermes: Enhancing Extensibility in High-Level Synthesis through Multi-Level IRs”, in the proceedings of <em>ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<strong>FPGA</strong>)</em>, March, 2024. (Poster)</td></tr><tr><td>[W8]</td><td>Ruifan Xu, Youwei Xiao, Jin Luo, <strong>Yun Liang</strong>. “Hector: Multi-level Paradigm in Hardware Synthesis”, <em>Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE 2023) in conjunction with ASPLOS 2023.</em></td></tr><tr><td>[W7]</td><td>Ruifan Xu, Youwei Xiao, Jin Luo, <strong>Yun Liang</strong>. “A MLIR-Based Hardware Synthesis Framework”, <em>Workshop on Open-Source EDA Technology (WOSET 2022) in conjunction with ICCAD2022.</em></td></tr><tr><td>[W6]</td><td>Liancheng Jia, Zizhang Luo, Liqiang Lu, <strong>Yun Liang</strong>. TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. <em>Workshop on Open-Source EDA Technology (WOSET 2022), in conjunction with ICCAD2022, Poster.</em></td></tr><tr><td>[W5]</td><td>Haokun Li, Jing Liu, Liancheng Jia, <strong>Yun Liang</strong>, Yaowei Wang, Tingming, Tan. “Downscaling and Overflow-aware Model Compression For Efficient Vision Processors”, <em>the third International Workshop on Efficient Artificial Intelligence For Edge Computing(<strong>EAI</strong>) in conjunction with ICDCS 2022.</em> <span style="color:red"><strong>Best Paper Award.</strong></span></td></tr><tr><td>[W4]</td><td>Pengcheng Xu, <strong>Yun Liang</strong>. “Automatic Code Generation for Rocket Chip RoCC Accelerators, “ <em>Fourth Workshop on Computer Architecture Research with RISC-V (<strong>CARRV</strong>) 2020.</em></td></tr><tr><td>[W3]</td><td>Xiaolong Xie, <strong>Yun Liang</strong>, Xiuhong Li, Wei Tan. “CuLDA_CGS: solving large-scale LDA problems on GPUs, “ in the proceedings of <em>the Symposium on Principles and Practice of Parallel Programming (<strong>PPoPP</strong>), 2019.</em> (Poster).</td></tr><tr><td>[W2]</td><td>XuechaoWei, <strong>Yun Liang</strong>, XibaiLi, Tao Wang, Songwu Lu, Jason Cong.“Evaluation of Software Defined Radio on Heterogeneous Systems, “ in the proceedings of <em>International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>)</em>, 2015. (Poster).</td></tr><tr><td>[W1]</td><td><strong>Yun Liang</strong>, Abhik Roychoudhury, Tulika Mitra. “Timing analysis of body area network application,” in the proceedings of <em>7th International Workshop on Worst Case Execution Time Analysis (<strong>WCET</strong>)</em>, 2007.</td></tr></tbody></table><h2 id="paper-in-chinese">Paper in Chinese</h2><table><tbody><tr><td>[P4]</td><td>包云岗，常轶松，韩银和，黄立波，李华伟，梁云，罗国杰，尚笠，唐丹，王颖.解壁伟，喻文健，张科，孙凝晖, “处理器芯片敏捷设计方法:问题与挑战,” 计算机研究与发展，58（6），1131-1145，2021.</td></tr><tr><td>[P3]</td><td>徐瑞帆，肖有为，罗进，梁云, 高层次综合综述。微纳电子与智能制造, 2021.</td></tr><tr><td>[P2]</td><td>卢丽强, 郑思泽, 肖倾城, 陈德铭, 梁云, 面向卷积神经网络的FPGA 设计. 中国科学: 信息科学 49, 277 (2019).</td></tr><tr><td>[P1]</td><td>王硕, 章嘉玺, 罗国杰, 梁云, 开源硬件与开源EDA工具：芯片未来设计的加速器. 前沿科学 4（2018）.</td></tr></tbody></table></section><footer class="page__meta"></footer></div></article></div><div class="page__footer"><footer> <!-- start custom footer snippets --> <!-- <a href="/sitemap/">Sitemap</a> --> <!-- end custom footer snippets --><div class="page__footer-follow"><ul class="social-icons"><li><strong>Follow:</strong></li><li><a href="https://ericlyun.github.io/feed.xml"><i class="fa fa-fw fa-rss-square" aria-hidden="true"></i> Feed</a></li></ul></div><div class="page__footer-copyright">&copy; 2024 Yun (Eric) Liang's Homepage. Powered by <a href="http://jekyllrb.com" rel="nofollow">Jekyll</a> &amp; <a href="https://github.com/academicpages/academicpages.github.io">AcademicPages</a>, a fork of <a href="https://mademistakes.com/work/minimal-mistakes-jekyll-theme/" rel="nofollow">Minimal Mistakes</a>.</div></footer></div><script src="https://ericlyun.github.io/assets/js/main.min.js"></script> <script> (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){ (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o), m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m) })(window,document,'script','//www.google-analytics.com/analytics.js','ga'); ga('create', '', 'auto'); ga('send', 'pageview'); </script></body></html>
