Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 03:00:25 2021
| Host         : DESKTOP-KFCRNES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.024        0.000                      0                  302        0.180        0.000                      0                  302        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.024        0.000                      0                  302        0.180        0.000                      0                  302        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data0_o_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.349%)  route 3.585ns (79.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  fsm/data0_o[3]_i_1/O
                         net (fo=4, routed)           0.530     9.689    fsm/data0_o[3]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[0]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDSE (Setup_fdse_C_CE)      -0.413    14.713    fsm/data0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data0_o_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.349%)  route 3.585ns (79.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  fsm/data0_o[3]_i_1/O
                         net (fo=4, routed)           0.530     9.689    fsm/data0_o[3]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[1]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDSE (Setup_fdse_C_CE)      -0.413    14.713    fsm/data0_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data0_o_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.349%)  route 3.585ns (79.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  fsm/data0_o[3]_i_1/O
                         net (fo=4, routed)           0.530     9.689    fsm/data0_o[3]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[2]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDSE (Setup_fdse_C_CE)      -0.413    14.713    fsm/data0_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data0_o_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.349%)  route 3.585ns (79.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.150     9.160 r  fsm/data0_o[3]_i_1/O
                         net (fo=4, routed)           0.530     9.689    fsm/data0_o[3]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X1Y36          FDSE                                         r  fsm/data0_o_reg[3]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X1Y36          FDSE (Setup_fdse_C_CE)      -0.413    14.713    fsm/data0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data1_o_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.890ns (19.836%)  route 3.597ns (80.164%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  fsm/data1_o[3]_i_1/O
                         net (fo=4, routed)           0.541     9.675    fsm/data1_o[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  fsm/data1_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X0Y35          FDSE                                         r  fsm/data1_o_reg[2]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDSE (Setup_fdse_C_CE)      -0.205    14.921    fsm/data1_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data1_o_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.890ns (19.836%)  route 3.597ns (80.164%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  fsm/data1_o[3]_i_1/O
                         net (fo=4, routed)           0.541     9.675    fsm/data1_o[3]_i_1_n_0
    SLICE_X0Y35          FDSE                                         r  fsm/data1_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X0Y35          FDSE                                         r  fsm/data1_o_reg[3]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDSE (Setup_fdse_C_CE)      -0.205    14.921    fsm/data1_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data1_o_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.890ns (19.844%)  route 3.595ns (80.156%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  fsm/data1_o[3]_i_1/O
                         net (fo=4, routed)           0.539     9.673    fsm/data1_o[3]_i_1_n_0
    SLICE_X2Y35          FDSE                                         r  fsm/data1_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X2Y35          FDSE                                         r  fsm/data1_o_reg[0]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDSE (Setup_fdse_C_CE)      -0.169    14.957    fsm/data1_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 fsm/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/data1_o_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.890ns (19.844%)  route 3.595ns (80.156%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.636     5.188    fsm/CLK
    SLICE_X2Y37          FDRE                                         r  fsm/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  fsm/FSM_sequential_s_state_reg[2]/Q
                         net (fo=33, routed)          1.404     7.110    keyboard/s_state__0[2]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124     7.234 f  keyboard/FSM_sequential_s_state[2]_i_3/O
                         net (fo=8, routed)           1.065     8.300    fsm/FSM_sequential_s_state_reg[2]_1
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.424 f  fsm/data0_o[3]_i_3/O
                         net (fo=2, routed)           0.586     9.010    fsm/data0_o[3]_i_3_n_0
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  fsm/data1_o[3]_i_1/O
                         net (fo=4, routed)           0.539     9.673    fsm/data1_o[3]_i_1_n_0
    SLICE_X2Y35          FDSE                                         r  fsm/data1_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.889    fsm/CLK
    SLICE_X2Y35          FDSE                                         r  fsm/data1_o_reg[1]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDSE (Setup_fdse_C_CE)      -0.169    14.957    fsm/data1_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4digits/clk_en0/s_cnt_local_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.952ns (22.902%)  route 3.205ns (77.098%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.179    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y29          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.819     6.454    driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.578 f  driver_7seg_4digits/clk_en0/ce_o_i_8__0/O
                         net (fo=1, routed)           0.467     7.044    driver_7seg_4digits/clk_en0/ce_o_i_8__0_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.168 f  driver_7seg_4digits/clk_en0/ce_o_i_4__1/O
                         net (fo=1, routed)           0.417     7.585    driver_7seg_4digits/clk_en0/ce_o_i_4__1_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.124     7.709 r  driver_7seg_4digits/clk_en0/ce_o_i_2__1/O
                         net (fo=2, routed)           0.842     8.552    driver_7seg_4digits/clk_en0/ce_o_i_2__1_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.124     8.676 r  driver_7seg_4digits/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.660     9.336    driver_7seg_4digits/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X3Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.514    14.886    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    driver_7seg_4digits/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.952ns (22.902%)  route 3.205ns (77.098%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.627     5.179    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y29          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           0.819     6.454    driver_7seg_4digits/clk_en0/s_cnt_local_reg[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.124     6.578 f  driver_7seg_4digits/clk_en0/ce_o_i_8__0/O
                         net (fo=1, routed)           0.467     7.044    driver_7seg_4digits/clk_en0/ce_o_i_8__0_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.168 f  driver_7seg_4digits/clk_en0/ce_o_i_4__1/O
                         net (fo=1, routed)           0.417     7.585    driver_7seg_4digits/clk_en0/ce_o_i_4__1_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.124     7.709 r  driver_7seg_4digits/clk_en0/ce_o_i_2__1/O
                         net (fo=2, routed)           0.842     8.552    driver_7seg_4digits/clk_en0/ce_o_i_2__1_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.124     8.676 r  driver_7seg_4digits/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.660     9.336    driver_7seg_4digits/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X3Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.514    14.886    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 driver_7seg_4digits/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4digits/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=3, routed)           0.128     1.774    driver_7seg_4digits/clk_en0/s_cnt_local_reg[18]
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.819 r  driver_7seg_4digits/clk_en0/ce_o_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    driver_7seg_4digits/clk_en0/ce_o_i_1__1_n_0
    SLICE_X2Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     2.018    driver_7seg_4digits/clk_en0/CLK
    SLICE_X2Y32          FDRE                                         r  driver_7seg_4digits/clk_en0/ce_o_reg/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.639    driver_7seg_4digits/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard/button_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/s_pin3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.069%)  route 0.179ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.507    keyboard/CLK
    SLICE_X1Y37          FDSE                                         r  keyboard/button_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  keyboard/button_o_reg[0]/Q
                         net (fo=18, routed)          0.179     1.827    fsm/Q[0]
    SLICE_X5Y37          FDRE                                         r  fsm/s_pin3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.020    fsm/CLK
    SLICE_X5Y37          FDRE                                         r  fsm/s_pin3_reg[0]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.070     1.611    fsm/s_pin3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard/button_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/s_pin1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.277%)  route 0.185ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.507    keyboard/CLK
    SLICE_X1Y37          FDSE                                         r  keyboard/button_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  keyboard/button_o_reg[0]/Q
                         net (fo=18, routed)          0.185     1.833    fsm/Q[0]
    SLICE_X4Y37          FDRE                                         r  fsm/s_pin1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.862     2.020    fsm/CLK
    SLICE_X4Y37          FDRE                                         r  fsm/s_pin1_reg[0]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.070     1.611    fsm/s_pin1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboard/FSM_sequential_s_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/FSM_sequential_s_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.507    keyboard/CLK
    SLICE_X2Y37          FDRE                                         r  keyboard/FSM_sequential_s_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  keyboard/FSM_sequential_s_row_reg[0]/Q
                         net (fo=10, routed)          0.149     1.821    keyboard/clk_en0/s_row__0[0]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  keyboard/clk_en0/FSM_sequential_s_row[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    keyboard/clk_en0_n_2
    SLICE_X2Y37          FDRE                                         r  keyboard/FSM_sequential_s_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     2.022    keyboard/CLK
    SLICE_X2Y37          FDRE                                         r  keyboard/FSM_sequential_s_row_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.628    keyboard/FSM_sequential_s_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fsm/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.507    fsm/CLK
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsm/s_cnt_reg[0]/Q
                         net (fo=5, routed)           0.179     1.828    fsm/s_cnt_reg_n_0_[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I1_O)        0.042     1.870 r  fsm/s_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    fsm/s_cnt[1]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     2.022    fsm/CLK
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.614    fsm/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 fsm/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.594     1.507    fsm/CLK
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsm/s_cnt_reg[0]/Q
                         net (fo=5, routed)           0.181     1.830    fsm/s_cnt_reg_n_0_[0]
    SLICE_X3Y37          LUT5 (Prop_lut5_I0_O)        0.043     1.873 r  fsm/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    fsm/s_cnt[3]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     2.022    fsm/CLK
    SLICE_X3Y37          FDRE                                         r  fsm/s_cnt_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.614    fsm/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.591     1.504    fsm/clk_en0/CLK
    SLICE_X5Y34          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  fsm/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.763    fsm/clk_en0/s_cnt_local_reg[27]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  fsm/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    fsm/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X5Y34          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     2.018    fsm/clk_en0/CLK
    SLICE_X5Y34          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.105     1.609    fsm/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.588     1.501    fsm/clk_en0/CLK
    SLICE_X5Y31          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  fsm/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.117     1.760    fsm/clk_en0/s_cnt_local_reg[15]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  fsm/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    fsm/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X5Y31          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.857     2.015    fsm/clk_en0/CLK
    SLICE_X5Y31          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.606    fsm/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.498    fsm/clk_en0/CLK
    SLICE_X5Y28          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  fsm/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.117     1.757    fsm/clk_en0/s_cnt_local_reg[3]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  fsm/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.865    fsm/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X5Y28          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     2.012    fsm/clk_en0/CLK
    SLICE_X5Y28          FDRE                                         r  fsm/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.603    fsm/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.503    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.118     1.762    driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.870    driver_7seg_4digits/clk_en0/s_cnt_local_reg[8]_i_1__1_n_4
    SLICE_X3Y31          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.859     2.017    driver_7seg_4digits/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    driver_7seg_4digits/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     driver_7seg_4digits/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     driver_7seg_4digits/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     driver_7seg_4digits/clk_en0/s_cnt_local_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     driver_7seg_4digits/clk_en0/s_cnt_local_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     driver_7seg_4digits/clk_en0/s_cnt_local_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     driver_7seg_4digits/clk_en0/s_cnt_local_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_7seg_4digits/bin_cnt0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_7seg_4digits/bin_cnt0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     driver_7seg_4digits/clk_en0/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_7seg_4digits/clk_en0/s_cnt_local_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_7seg_4digits/clk_en0/s_cnt_local_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_7seg_4digits/clk_en0/s_cnt_local_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_7seg_4digits/clk_en0/s_cnt_local_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     driver_7seg_4digits/clk_en0/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     driver_7seg_4digits/clk_en0/s_cnt_local_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     driver_7seg_4digits/clk_en0/s_cnt_local_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32     fsm/clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32     fsm/clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32     fsm/clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32     fsm/clk_en0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     fsm/clk_en0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     fsm/clk_en0/s_cnt_local_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     fsm/clk_en0/s_cnt_local_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     fsm/clk_en0/s_cnt_local_reg[23]/C



