$date
	Sun Aug 25 17:52:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bit $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var reg 1 # load $end
$scope module uut $end
$var wire 1 " in $end
$var wire 1 # load $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#10
0!
1#
0"
#15
1!
1"
#25
0#
#30
1#
#35
0!
0"
#40
0#
1"
#55
1!
1#
#60
0!
0"
#65
0#
#70
1#
#80
1!
1"
#85
0#
#90
0"
#95
0!
1#
#105
1!
1"
#115
0#
0"
#120
1#
1"
#125
0#
#130
0"
#140
1"
#145
0!
1#
0"
#150
0#
1"
#155
0"
#160
