Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Mod5_LR_Up_Down.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Mod5_LR_Up_Down.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Mod5_LR_Up_Down"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : Mod5_LR_Up_Down
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/clk_1Hz.vhd" in Library work.
Architecture arch of Entity clk_1hz is up to date.
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/FFD.vhd" in Library work.
Architecture arch of Entity ffd is up to date.
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/Mod5_LR_Up_Down.vhd" in Library work.
Architecture arch of Entity mod5_lr_up_down is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Mod5_LR_Up_Down> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clk_1Hz> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <FFD> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Mod5_LR_Up_Down> in library <work> (Architecture <arch>).
Entity <Mod5_LR_Up_Down> analyzed. Unit <Mod5_LR_Up_Down> generated.

Analyzing Entity <clk_1Hz> in library <work> (Architecture <arch>).
Entity <clk_1Hz> analyzed. Unit <clk_1Hz> generated.

Analyzing Entity <FFD> in library <work> (Architecture <arch>).
Entity <FFD> analyzed. Unit <FFD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_1Hz>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/clk_1Hz.vhd".
    Found 26-bit up counter for signal <s_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_1Hz> synthesized.


Synthesizing Unit <FFD>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/FFD.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <not_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <FFD> synthesized.


Synthesizing Unit <Mod5_LR_Up_Down>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/Mod5_LR_Up_Down.vhd".
WARNING:Xst:1780 - Signal <d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <s0>.
Unit <Mod5_LR_Up_Down> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Mod5_LR_Up_Down> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Mod5_LR_Up_Down, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Mod5_LR_Up_Down.ngr
Top Level Output File Name         : Mod5_LR_Up_Down
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 111
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 6
#      LUT3                        : 6
#      LUT4                        : 9
#      MUXCY                       : 32
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 32
#      FDC                         : 3
#      FDP                         : 3
#      FDRE                        : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                       25  out of    960     2%  
 Number of Slice Flip Flops:             32  out of   1920     1%  
 Number of 4 input LUTs:                 49  out of   1920     2%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    108    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)  | Load  |
--------------------------------------------------+------------------------+-------+
clk_1Hz(clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<6>:O)| NONE(*)(FF_D2_unit/q)  | 6     |
clk50Mhz                                          | BUFGP                  | 26    |
--------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset(reset_f5:O)                  | NONE(FF_D0_unit/not_q) | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.625ns (Maximum Frequency: 150.936MHz)
   Minimum input arrival time before clock: 5.433ns
   Maximum output required time after clock: 7.595ns
   Maximum combinational path delay: 7.811ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1Hz'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 1)
  Source:            FF_D1_unit/q (FF)
  Destination:       FF_D2_unit/not_q (FF)
  Source Clock:      clk_1Hz rising
  Destination Clock: clk_1Hz rising

  Data Path: FF_D1_unit/q to FF_D2_unit/not_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  FF_D1_unit/q (FF_D1_unit/q)
     INV:I->O              1   0.704   0.420  FF_D2_unit/not_q_not00011_INV_0 (FF_D2_unit/not_q_not0001)
     FDP:D                     0.308          FF_D2_unit/not_q
    ----------------------------------------
    Total                      2.956ns (1.603ns logic, 1.353ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50Mhz'
  Clock period: 6.625ns (frequency: 150.936MHz)
  Total number of paths / destination ports: 1027 / 52
-------------------------------------------------------------------------
Delay:               6.625ns (Levels of Logic = 9)
  Source:            clk_1Hz_unit/s_reg_5 (FF)
  Destination:       clk_1Hz_unit/s_reg_0 (FF)
  Source Clock:      clk50Mhz rising
  Destination Clock: clk50Mhz rising

  Data Path: clk_1Hz_unit/s_reg_5 to clk_1Hz_unit/s_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  clk_1Hz_unit/s_reg_5 (clk_1Hz_unit/s_reg_5)
     LUT2:I0->O            1   0.704   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_lut<0> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<0> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<1> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<2> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<3> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<4> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<5> (clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           7   0.331   0.743  clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<6> (clk_1Hz)
     LUT3:I2->O           26   0.704   1.260  clk_1Hz_unit/s_reg_or00001 (clk_1Hz_unit/s_reg_or0000)
     FDRE:R                    0.911          clk_1Hz_unit/s_reg_0
    ----------------------------------------
    Total                      6.625ns (4.000ns logic, 2.625ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50Mhz'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              5.433ns (Levels of Logic = 2)
  Source:            clk_enable (PAD)
  Destination:       clk_1Hz_unit/s_reg_0 (FF)
  Destination Clock: clk50Mhz rising

  Data Path: clk_enable to clk_1Hz_unit/s_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.218   1.340  clk_enable_IBUF (clk_enable_IBUF)
     LUT3:I1->O           26   0.704   1.260  clk_1Hz_unit/s_reg_or00001 (clk_1Hz_unit/s_reg_or0000)
     FDRE:R                    0.911          clk_1Hz_unit/s_reg_0
    ----------------------------------------
    Total                      5.433ns (2.833ns logic, 2.600ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1Hz'
  Total number of paths / destination ports: 44 / 9
-------------------------------------------------------------------------
Offset:              7.595ns (Levels of Logic = 4)
  Source:            FF_D2_unit/not_q (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk_1Hz rising

  Data Path: FF_D2_unit/not_q to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.591   0.712  FF_D2_unit/not_q (FF_D2_unit/not_q)
     LUT2:I1->O            1   0.704   0.000  s22 (s21)
     MUXF5:I0->O           6   0.321   0.844  s2_f5 (bcd_2_OBUF)
     LUT4:I0->O            2   0.704   0.447  sseg<6>1 (sseg_6_OBUF)
     OBUF:I->O                 3.272          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      7.595ns (5.592ns logic, 2.003ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Delay:               7.811ns (Levels of Logic = 4)
  Source:            x (PAD)
  Destination:       sseg<6> (PAD)

  Data Path: x to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  x_IBUF (x_IBUF)
     MUXF5:S->O            6   0.739   0.844  s2_f5 (bcd_2_OBUF)
     LUT4:I0->O            2   0.704   0.447  sseg<6>1 (sseg_6_OBUF)
     OBUF:I->O                 3.272          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      7.811ns (5.933ns logic, 1.878ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.71 secs
 
--> 

Total memory usage is 263660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

