$date
	Fri Jul  8 00:04:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andgate_tb $end
$var wire 1 ! t_y $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#5
0!
0#
0"
#10
1#
#15
0#
1"
#20
1!
1#
#25
0!
0#
0"
