
---------- Begin Simulation Statistics ----------
simSeconds                                   0.339908                       # Number of seconds simulated (Second)
simTicks                                 339907567000                       # Number of ticks simulated (Tick)
finalTick                                339907567000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  14570.23                       # Real time elapsed on the host (Second)
hostTickRate                                 23328903                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1203328                       # Number of bytes of host memory used (Byte)
simInsts                                    685048767                       # Number of instructions simulated (Count)
simOps                                     1324124270                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47017                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      90879                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        559158792                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1438867531                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       19                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1422326060                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  30535                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            114743274                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         116253521                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           557733834                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.550188                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.809662                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 103844090     18.62%     18.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  73010145     13.09%     31.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  92306897     16.55%     48.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 113103239     20.28%     68.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  85262604     15.29%     83.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  60705407     10.88%     94.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  25781044      4.62%     99.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3634575      0.65%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     85833      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             557733834                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1807218     81.45%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 184807      8.33%     89.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                226843     10.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               22      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     19831059      1.39%      1.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1080625390     75.98%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        65330      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        200332      0.01%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        28957      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          403      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       114609      0.01%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       114548      0.01%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       256600      0.02%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          328      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    221509752     15.57%     93.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     99462487      6.99%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        86486      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        29747      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1422326060                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.543689                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2218916                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001560                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3403200843                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1552894815                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1406730665                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1434562                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   719701                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           716795                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1403996618                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       717299                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1410548151                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     218473579                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  11777909                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          316975589                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      146786057                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     98502010                       # Number of stores executed (Count)
system.cpu.numRate                           2.522625                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                          321576                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1424958                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.quiesceCycles                    120656343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu.committedInsts                   685048767                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1324124270                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.816232                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.816232                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.225142                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.225142                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1625236243                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1031943489                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1259144                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     629826                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   666410308                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  441712158                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 637116707                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      223038225                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     101686765                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     11986778                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      8560607                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               165047853                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         130319908                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           6246781                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             64160914                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2383323                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                63981710                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997207                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                11696558                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                877                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         9542748                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            9494495                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            48253                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        28748                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       107094614                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           6203831                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    541573653                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.444957                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.438886                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       148214093     27.37%     27.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       102260595     18.88%     46.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        58745591     10.85%     57.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3       104106632     19.22%     76.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        24000524      4.43%     80.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        24166894      4.46%     85.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        26307244      4.86%     90.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        12804073      2.36%     92.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        40968007      7.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    541573653                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            685048767                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1324124270                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   305030173                       # Number of memory references committed (Count)
system.cpu.commit.loads                     209682612                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  141580954                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     715699                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1303634564                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls              10328377                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     19047485      1.44%      1.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    999271971     75.47%     76.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        59919      0.00%     76.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       200198      0.02%     76.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        28795      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          350      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       114332      0.01%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       114394      0.01%     76.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       256518      0.02%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          103      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    209596497     15.83%     92.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     95318010      7.20%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        86115      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        29551      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1324124270                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      40968007                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      306031456                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         306031456                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     306031456                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        306031456                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         7877                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            7877                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         7877                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           7877                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    503388500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    503388500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    503388500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    503388500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    306039333                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     306039333                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    306039333                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    306039333                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63906.119081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63906.119081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63906.119081                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63906.119081                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          313                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          622                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               622                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4885                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4885                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4885                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4885                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2992                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2992                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2992                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2992                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    193185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    193185500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    193185500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    193185500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 64567.346257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 64567.346257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 64567.346257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 64567.346257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1968                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    210684556                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       210684556                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         7216                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          7216                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    459446000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    459446000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    210691772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    210691772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63670.454545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63670.454545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         4880                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         4880                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2336                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2336                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    150144500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    150144500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64274.186644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64274.186644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     95346900                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       95346900                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          661                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          661                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     43942500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     43942500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     95347561                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     95347561                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 66478.819970                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 66478.819970                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          656                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          656                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     43041000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     43041000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 65611.280488                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 65611.280488                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.816967                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            306034448                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2992                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs           102284.240642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.816967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          979                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          612081658                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         612081658                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                115156882                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             235158290                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  75759162                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             125253160                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                6406340                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             60604957                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 43139                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1512800219                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 42419                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles          143652836                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      828579422                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   165047853                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           85172763                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     407628804                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                12898878                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  276                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2479                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                 126129266                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2687649                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          557733834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.851740                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.451726                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                301758961     54.10%     54.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 12957586      2.32%     56.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 17150550      3.08%     59.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11198977      2.01%     61.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 12997739      2.33%     63.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 26376935      4.73%     68.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 30380837      5.45%     74.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 15802113      2.83%     76.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                129110136     23.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            557733834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.295172                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.481832                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      125352382                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         125352382                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     125352382                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        125352382                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       776884                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          776884                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       776884                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         776884                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   9829800000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   9829800000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   9829800000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   9829800000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    126129266                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     126129266                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    126129266                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    126129266                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 12652.854223                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 12652.854223                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 12652.854223                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 12652.854223                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          138                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             46                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst        40865                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         40865                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        40865                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        40865                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       736019                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       736019                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       736019                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       736019                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   8906187500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   8906187500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   8906187500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   8906187500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005835                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005835                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005835                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005835                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12100.485857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12100.485857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12100.485857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12100.485857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 735890                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    125352382                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       125352382                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       776884                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        776884                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   9829800000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   9829800000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    126129266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    126129266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 12652.854223                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 12652.854223                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        40865                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        40865                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       736019                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       736019                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   8906187500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   8906187500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005835                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005835                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12100.485857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12100.485857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           127.997349                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            126088400                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             736018                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             171.311571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   127.997349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          252994550                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         252994550                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   6406340                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9945099                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2567679                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1438867550                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               532627                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                223038225                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               101686765                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    19                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   2562932                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3220                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4137                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        4896168                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      2707727                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              7603895                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1408592358                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1407447460                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 918634536                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1289676598                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.517080                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.712298                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     7795933                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                13355613                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               116401                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4137                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                6339204                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          209682612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.116698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.870601                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              209676326    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  385      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                174      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                232      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                715      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3584      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                322      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                340      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 67      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            209682612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               218487811                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                98502012                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       215                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        77                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               126129802                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       664                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions            7514                       # Number of power state transitions (Count)
system.cpu.power_state.ticksClkGated::samples         3757                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::mean 16058038.328454                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::stdev 40974357.312833                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::1000-5e+10         3757    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::min_value        50000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::max_value    594400000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::total         3757                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 279577517000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::CLK_GATED  60330050000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                6406340                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                153176128                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                39494778                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1420                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 160759406                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             197895762                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1480677070                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    69                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              173286772                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  18160                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2373343881                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4617199649                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1714344974                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1261632                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2068132012                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                305211860                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      53                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 512062176                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1929287203                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2878647963                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                685048767                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1324124270                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                198836                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               738354                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            645                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             737472                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 656                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                656                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          738355                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      2207927                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         7952                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  2215879                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     47105216                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       231296                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  47336512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               259                       # Total snoops (Count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              739270                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000012                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.003489                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    739261    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         9      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                739270                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            739057500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          1104027499                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             4488000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1476869                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       737858                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 8                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst            734793                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               367                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               735160                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst           734793                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              367                       # number of overall hits (Count)
system.l2cache.overallHits::total              735160                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1226                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2625                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3851                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1226                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2625                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3851                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     86823000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    184782500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     271605500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     86823000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    184782500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    271605500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst        736019                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          2992                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           739011                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst       736019                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         2992                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          739011                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.001666                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.877340                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.005211                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.001666                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.877340                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.005211                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 70818.107667                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 70393.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 70528.564009                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 70818.107667                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 70393.333333                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 70528.564009                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              22                       # number of writebacks (Count)
system.l2cache.writebacks::total                   22                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1226                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         2625                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3851                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1226                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         2625                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3851                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     74573000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    158532500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    233105500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     74573000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    158532500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    233105500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.001666                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.877340                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.005211                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.001666                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.877340                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.005211                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 60826.264274                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 60393.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 60531.160737                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 60826.264274                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 60393.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 60531.160737                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       259                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            67                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               67                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          589                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            589                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     41338000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     41338000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          656                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          656                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.897866                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.897866                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 70183.361630                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 70183.361630                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          589                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          589                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     35448000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     35448000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.897866                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.897866                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 60183.361630                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 60183.361630                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst       734793                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          300                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       735093                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1226                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2036                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3262                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     86823000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    143444500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    230267500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst       736019                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       738355                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.001666                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.871575                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.004418                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 70818.107667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 70454.076621                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 70590.895156                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1226                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2036                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3262                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     74573000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    123084500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    197657500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.001666                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.871575                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.004418                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 60826.264274                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 60454.076621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 60593.960760                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks          623                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          623                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          623                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          623                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3551.070590                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1476865                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3854                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                383.203166                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     3.997212                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   988.015405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2559.057973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.241215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.624770                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.866961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         3595                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              91                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3504                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.877686                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              11818798                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             11818798                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1225.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2625.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000575500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                95010                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3850                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          22                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3850                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        22                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       15.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3850                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    22                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2951                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      794                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       89                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   246400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               724902.95574973                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               4142.30260428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   339907495000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    87786026.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        78400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       168000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 230650.940465823747                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 494252.015283907996                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1225                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2625                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           22                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     30815750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     64768000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25155.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24673.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        78400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       168000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          246400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        78400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        78400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1408                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1408                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1225                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3850                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           22                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              22                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          230651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data          494252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             724903                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       230651                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         230651                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks         4142                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total              4142                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks         4142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         230651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data         494252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total            729045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3850                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           307                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 23396250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               19250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            95583750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6076.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24826.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3259                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          580                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   421.517241                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   255.218081                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   374.682016                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          153     26.38%     26.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          117     20.17%     46.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           64     11.03%     57.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           41      7.07%     64.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           31      5.34%     70.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           18      3.10%     73.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           23      3.97%     77.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           14      2.41%     79.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          119     20.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          580                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 246400                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 0.724903                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1949220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1024650                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        14337120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 26831494560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5004299610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 126310358880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   158163464040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.313160                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 328332368750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  11350040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    225158250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2270520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1176450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13151880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 26831494560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5022384570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 126295129440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   158165607420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.319466                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 328292469750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  11350040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    265057250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3261                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            22                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               231                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                589                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               589                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3261                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         7953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7953                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       247808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       247808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   247808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3850                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3850    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3850                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 339907567000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2095500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           10471750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4103                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          253                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
