CORE
../../verilog/SVA/default_disable1.sv
--buechi
^file .* line 5: default disable iff is unsupported$
^EXIT=2$
^SIGNAL=0$
--
^warning: ignoring
--
