# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# 
# Top level modules:
# 	multiplexor2to1
# End time: 21:56:36 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# 
# Top level modules:
# 	multiplexor4to1
# End time: 21:56:36 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:36 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# 
# Top level modules:
# 	multiplexor16to1
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:37 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# 
# Top level modules:
# 	multiplexor32to1
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:37 on Jan 11,2022
# vlog -reportprogress 300 ./decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:37 on Jan 11,2022
# vlog -reportprogress 300 ./decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:37 on Jan 11,2022
# vlog -reportprogress 300 ./decoder4to16.sv 
# -- Compiling module decoder4to16
# -- Compiling module decoder4to16_testbench
# 
# Top level modules:
# 	decoder4to16_testbench
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:56:37 on Jan 11,2022
# vlog -reportprogress 300 ./decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 21:56:37 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work decoder5to32_testbench 
# Start time: 21:56:39 on Jan 11,2022
# Loading sv_std.std
# Loading work.decoder5to32_testbench
# Loading work.decoder5to32
# Loading work.decoder1to2
# Loading work.decoder4to16
# Loading work.decoder2to4
# ** Warning: (vsim-3015) ./decoder5to32.sv(9): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d2 File: ./decoder4to16.sv
# ** Warning: (vsim-3015) ./decoder5to32.sv(10): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d3 File: ./decoder4to16.sv
# ** Error: Cannot open macro file: decoder5to32_wave.do
# Error in macro ./runlab.do line 25
# Cannot open macro file: decoder5to32_wave.do
#     while executing
# "do decoder5to32_wave.do"
add wave -position end  sim:/decoder5to32_testbench/in
add wave -position end  sim:/decoder5to32_testbench/enable
add wave -position end  sim:/decoder5to32_testbench/enable
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab1/decoder5to32_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab1/decoder5to32_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:04 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# 
# Top level modules:
# 	multiplexor2to1
# End time: 21:57:04 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:04 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# 
# Top level modules:
# 	multiplexor4to1
# End time: 21:57:04 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:04 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# 
# Top level modules:
# 	multiplexor16to1
# End time: 21:57:04 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:04 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# 
# Top level modules:
# 	multiplexor32to1
# End time: 21:57:04 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:04 on Jan 11,2022
# vlog -reportprogress 300 ./decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 21:57:05 on Jan 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:05 on Jan 11,2022
# vlog -reportprogress 300 ./decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 21:57:05 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:05 on Jan 11,2022
# vlog -reportprogress 300 ./decoder4to16.sv 
# -- Compiling module decoder4to16
# -- Compiling module decoder4to16_testbench
# 
# Top level modules:
# 	decoder4to16_testbench
# End time: 21:57:05 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:05 on Jan 11,2022
# vlog -reportprogress 300 ./decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 21:57:05 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:57:06 on Jan 11,2022, Elapsed time: 0:00:27
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work decoder5to32_testbench 
# Start time: 21:57:07 on Jan 11,2022
# Loading sv_std.std
# Loading work.decoder5to32_testbench
# Loading work.decoder5to32
# Loading work.decoder1to2
# Loading work.decoder4to16
# Loading work.decoder2to4
# ** Warning: (vsim-3015) ./decoder5to32.sv(9): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d2 File: ./decoder4to16.sv
# ** Warning: (vsim-3015) ./decoder5to32.sv(10): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d3 File: ./decoder4to16.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/decoder5to32_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab1/decoder5to32_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:48 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# 
# Top level modules:
# 	multiplexor2to1
# End time: 21:57:48 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:48 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# 
# Top level modules:
# 	multiplexor4to1
# End time: 21:57:48 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:48 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# 
# Top level modules:
# 	multiplexor16to1
# End time: 21:57:48 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:48 on Jan 11,2022
# vlog -reportprogress 300 ./multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# 
# Top level modules:
# 	multiplexor32to1
# End time: 21:57:48 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:48 on Jan 11,2022
# vlog -reportprogress 300 ./decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 21:57:49 on Jan 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:49 on Jan 11,2022
# vlog -reportprogress 300 ./decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 21:57:49 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:49 on Jan 11,2022
# vlog -reportprogress 300 ./decoder4to16.sv 
# -- Compiling module decoder4to16
# -- Compiling module decoder4to16_testbench
# 
# Top level modules:
# 	decoder4to16_testbench
# End time: 21:57:49 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:49 on Jan 11,2022
# vlog -reportprogress 300 ./decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 21:57:49 on Jan 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:57:50 on Jan 11,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work decoder5to32_testbench 
# Start time: 21:57:50 on Jan 11,2022
# Loading sv_std.std
# Loading work.decoder5to32_testbench
# Loading work.decoder5to32
# Loading work.decoder1to2
# Loading work.decoder4to16
# Loading work.decoder2to4
# ** Warning: (vsim-3015) ./decoder5to32.sv(9): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d2 File: ./decoder4to16.sv
# ** Warning: (vsim-3015) ./decoder5to32.sv(10): [PCDPC] - Port size (4) does not match connection size (2) for port 'in'. The port definition is at: ./decoder4to16.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /decoder5to32_testbench/dut/d3 File: ./decoder4to16.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 21:57:59 on Jan 11,2022, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
