##########################
## PHYSICAL CONSTRAINTS ##
##########################

## Latch negative gate

set_property IS_G_INVERTED 1'b1 [get_cells {VDL_cmp/LATCH_TAPS[*].LATCH_next.LATCH}]
set_property IS_G_INVERTED 1'b1 [get_cells {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first}]

## Ports

# Uart Tx

# Clock

##Input TI

## USER_SMA_CLOCK_P with 50ohm
#set_property PACKAGE_PIN AJ32 [get_ports iStart]
#set_property IOSTANDARD LVCMOS18 [get_ports iStart]
#
## USER_SMA_CLOCK_N with 50ohm
#set_property PACKAGE_PIN AK32 [get_ports iStop]
#set_property IOSTANDARD LVCMOS18 [get_ports iStop]

# USER_SMA_GPIO

#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets iStart_IBUF]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets iStop_IBUF]

set_property PACKAGE_PIN AN31 [get_ports iStart]
set_property IOSTANDARD LVCMOS18 [get_ports iStart]
set_property PACKAGE_PIN AP31 [get_ports iStop]
set_property IOSTANDARD LVCMOS18 [get_ports iStop]




##########################
##  TIMING CONSTRAINTS  ##
##########################

## virtual clocks
create_clock -period 5.000 -name VirInClk

## Input Delays
set_input_delay -clock [get_clocks VirInClk] -max 2.000 [get_ports iStart]
set_input_delay -clock [get_clocks VirInClk] -min 1.000 [get_ports iStart]
set_input_delay -clock [get_clocks VirInClk] -max 2.000 [get_ports iStop]
set_input_delay -clock [get_clocks VirInClk] -min 1.000 [get_ports iStop]

set_false_path -from [get_ports iStart] -to [get_pins {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first/D}]

##TI timing (ANDs-FF to iMUX )(oMux[0] ST) +2ns VDL +2ns SEL

#set_min_delay -from [get_pins {VDL_cmp/OUT_REG[0].REG_cmp/Q]  -to [get_pins {Mux_exp_cmp/oMux[1]_INST_0/O}] 4.000


## TI timing (from LUTs-FF to iMUX)(oMux[1] SP) +2ns VDL +2ns SEL



## Sel timing (from Latches to iSel)

# Have to be shorter than TI timing


set_max_delay -datapath_only -from [get_pins {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first/Q}] -to [get_pins {Mux_exp_cmp/oMux[0]_INST_0/O}] 2.000
set_max_delay -datapath_only -from [get_pins {VDL_cmp/LATCH_TAPS[*].LATCH_next.LATCH/Q}] -to [get_pins {Mux_exp_cmp/oMux[0]_INST_0/O}] 2.000
set_max_delay -datapath_only -from [get_pins {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first/Q}] -to [get_pins {Mux_exp_cmp/oMux[1]_INST_0/O}] 2.000
set_max_delay -datapath_only -from [get_pins {VDL_cmp/LATCH_TAPS[*].LATCH_next.LATCH/Q}] -to [get_pins {Mux_exp_cmp/oMux[1]_INST_0/O}] 2.000




##########################
##   FLOORPLANNING      ##
##########################

#set_property EXCLUDE_PLACEMENT FALSE [get_pblocks test]


create_pblock VDL
add_cells_to_pblock [get_pblocks VDL] [get_cells -quiet [list VDL_cmp]]
resize_pblock [get_pblocks VDL] -add {SLICE_X36Y5:SLICE_X47Y13}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks VDL]

create_pblock MUX
add_cells_to_pblock [get_pblocks MUX] [get_cells -quiet [list Mux_exp_cmp]]
resize_pblock [get_pblocks MUX] -add {SLICE_X36Y3:SLICE_X47Y3}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks MUX]

create_pblock TDL
add_cells_to_pblock [get_pblocks TDL] [get_cells -quiet [list TDL_cmp]]
resize_pblock [get_pblocks TDL] -add {SLICE_X34Y3:SLICE_X35Y18}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks TDL]


set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_5}]
set_property LOC SLICE_X33Y15 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_5}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_2}]
set_property LOC SLICE_X32Y8 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_2}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_1}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_2}]
set_property LOC SLICE_X33Y7 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_2}]
set_property BEL AFF [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_6}]
set_property LOC SLICE_X32Y12 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_6}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_4}]
set_property LOC SLICE_X38Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_4}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_5}]
set_property LOC SLICE_X32Y8 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_5}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_9}]
set_property LOC SLICE_X37Y4 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_9}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_9}]
set_property LOC SLICE_X37Y4 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_9}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_5}]
set_property LOC SLICE_X33Y7 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_5}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_3}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_1}]
set_property LOC SLICE_X33Y8 [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_3}]
set_property LOC SLICE_X33Y8 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_1}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_1}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_1}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_8}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_6}]
set_property LOC SLICE_X32Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_8}]
set_property LOC SLICE_X32Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_6}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_3}]
set_property LOC SLICE_X37Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_3}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_1}]
set_property LOC SLICE_X32Y7 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_1}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_3}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[5]_INST_0}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/oData[5]_INST_0}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_3}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_3}]
set_property LOC SLICE_X33Y8 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_3}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_1}]
set_property LOC SLICE_X33Y8 [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_2}]
set_property LOC SLICE_X37Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_2}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_2}]
set_property LOC SLICE_X33Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_2}]
set_property BEL B5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_2}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_5}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_5}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_2}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_4}]
set_property LOC SLICE_X32Y9 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_4}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_11}]
set_property LOC SLICE_X32Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_11}]
set_property BEL CFF [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_2}]
set_property LOC SLICE_X37Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_2}]
set_property BEL BFF [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_9}]
set_property LOC SLICE_X32Y11 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_9}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_4}]
set_property LOC SLICE_X32Y9 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_2}]
set_property LOC SLICE_X32Y7 [get_cells {ThermoDecoderTDL_cmp/oData[4]_INST_0_i_2}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_4}]
set_property LOC SLICE_X33Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_4}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_1}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_1}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_4}]
set_property LOC SLICE_X32Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_4}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_10}]
set_property LOC SLICE_X32Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_10}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_7}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_7}]
set_property LOC SLICE_X32Y9 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_7}]
set_property LOC SLICE_X32Y9 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_7}]
set_property BEL D5LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_8}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_8}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_4}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_5}]
set_property LOC SLICE_X32Y12 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_5}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_5}]
set_property LOC SLICE_X33Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_5}]
set_property BEL DFF [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]}]
set_property LOC SLICE_X33Y9 [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_3}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_4}]
set_property LOC SLICE_X32Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_3}]
set_property LOC SLICE_X32Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_4}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_7}]
set_property LOC SLICE_X32Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_7}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0}]
set_property LOC SLICE_X32Y8 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_6}]
set_property LOC SLICE_X37Y4 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_6}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_8}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_5}]
set_property LOC SLICE_X32Y7 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_8}]
set_property LOC SLICE_X32Y7 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_5}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_6}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_6}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_2}]
set_property LOC SLICE_X33Y7 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0_i_2}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0_i_2}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_10}]
set_property LOC SLICE_X37Y4 [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0_i_2}]
set_property LOC SLICE_X37Y4 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_10}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_3}]
set_property LOC SLICE_X33Y13 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_3}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_6}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_6}]
set_property LOC SLICE_X33Y15 [get_cells {ThermoDecoderTDL_cmp/temp_reg[1]_i_6}]
set_property LOC SLICE_X33Y15 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_6}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_3}]
set_property LOC SLICE_X37Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_3}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_1}]
set_property LOC SLICE_X32Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_1}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_3}]
set_property LOC SLICE_X33Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_3}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_3}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0_i_1}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[0]_INST_0_i_3}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0_i_1}]
set_property BEL D6LUT [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_11}]
set_property LOC SLICE_X36Y4 [get_cells {ThermoDecoderTDL_cmp/oData[1]_INST_0_i_11}]
set_property BEL B6LUT [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0}]
set_property LOC SLICE_X33Y8 [get_cells {ThermoDecoderTDL_cmp/oData[2]_INST_0}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0}]
set_property LOC SLICE_X33Y7 [get_cells {ThermoDecoderTDL_cmp/oData[3]_INST_0}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_1}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_2}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_1}]
set_property LOC SLICE_X36Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_2}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_7}]
set_property LOC SLICE_X32Y11 [get_cells {ThermoDecoderTDL_cmp/temp_reg[0]_i_7}]
set_property BEL A6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_4}]
set_property BEL A5LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_7}]
set_property LOC SLICE_X32Y12 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]_i_4}]
set_property LOC SLICE_X32Y12 [get_cells {ThermoDecoderTDL_cmp/temp_reg[2]_i_7}]
set_property BEL AFF [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]}]
set_property LOC SLICE_X33Y7 [get_cells {ThermoDecoderTDL_cmp/temp_reg[3]}]
set_property BEL C6LUT [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_1}]
set_property LOC SLICE_X32Y16 [get_cells {ThermoDecoderTDL_cmp/temp_reg[4]_i_1}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0}]
set_property LOC SLICE_X44Y4 [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/oData[2]_INST_0_i_1}]
set_property LOC SLICE_X46Y4 [get_cells {TermDecoder_VDL_cmp/oData[2]_INST_0_i_1}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_3}]
set_property LOC SLICE_X42Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_3}]
set_property BEL CFF [get_cells {TermDecoder_VDL_cmp/temp_reg[3]}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[3]}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[3]_i_1}]
set_property LOC SLICE_X41Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[3]_i_1}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_1}]
set_property LOC SLICE_X44Y4 [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_1}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_4}]
set_property LOC SLICE_X43Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_4}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_1}]
set_property LOC SLICE_X40Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_1}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_2}]
set_property LOC SLICE_X44Y4 [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_2}]
set_property BEL A5LUT [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_1}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_5}]
set_property BEL A5LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[3]_i_2}]
set_property LOC SLICE_X42Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[3]_i_2}]
set_property LOC SLICE_X42Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_5}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/oData[2]_INST_0}]
set_property LOC SLICE_X46Y4 [get_cells {TermDecoder_VDL_cmp/oData[2]_INST_0}]
set_property BEL AFF [get_cells {TermDecoder_VDL_cmp/temp_reg[1]}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[1]}]
set_property BEL A6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_3}]
set_property LOC SLICE_X43Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_3}]
set_property BEL D6LUT [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_3}]
set_property LOC SLICE_X44Y4 [get_cells {TermDecoder_VDL_cmp/oData[0]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_3}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_3}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0}]
set_property LOC SLICE_X46Y4 [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0}]
set_property BEL D6LUT [get_cells {TermDecoder_VDL_cmp/oData[4]_INST_0}]
set_property LOC SLICE_X46Y4 [get_cells {TermDecoder_VDL_cmp/oData[4]_INST_0}]
set_property BEL BFF [get_cells {TermDecoder_VDL_cmp/temp_reg[2]}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[2]}]
set_property BEL AFF [get_cells {TermDecoder_VDL_cmp/temp_reg[0]}]
set_property LOC SLICE_X44Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_2}]
set_property LOC SLICE_X40Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[1]_i_2}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_1}]
set_property LOC SLICE_X40Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_1}]
set_property BEL B5LUT [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0_i_2}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_2}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[1]_INST_0_i_2}]
set_property LOC SLICE_X45Y4 [get_cells {TermDecoder_VDL_cmp/oData[3]_INST_0_i_2}]
set_property BEL D6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_1}]
set_property LOC SLICE_X42Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_1}]
set_property BEL D6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_2}]
set_property LOC SLICE_X40Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_2}]
set_property BEL C6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_3}]
set_property LOC SLICE_X43Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[2]_i_3}]
set_property BEL B6LUT [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_2}]
set_property LOC SLICE_X42Y4 [get_cells {TermDecoder_VDL_cmp/temp_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[10].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[15].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[11].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[13].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[12].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[1].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[14].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[7].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[8].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[2].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[6].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[0].g_firstcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[9].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[5].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[3].nextcarry4.cmp_CARRY4}]
set_property BEL CARRY4 [get_cells {TDL_cmp/DL[4].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y6 [get_cells {TDL_cmp/DL[3].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y5 [get_cells {TDL_cmp/DL[2].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y18 [get_cells {TDL_cmp/DL[15].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y4 [get_cells {TDL_cmp/DL[1].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y8 [get_cells {TDL_cmp/DL[5].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y7 [get_cells {TDL_cmp/DL[4].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y10 [get_cells {TDL_cmp/DL[7].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y9 [get_cells {TDL_cmp/DL[6].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y11 [get_cells {TDL_cmp/DL[8].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y15 [get_cells {TDL_cmp/DL[12].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y13 [get_cells {TDL_cmp/DL[10].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y14 [get_cells {TDL_cmp/DL[11].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y16 [get_cells {TDL_cmp/DL[13].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y3 [get_cells {TDL_cmp/DL[0].g_firstcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y17 [get_cells {TDL_cmp/DL[14].nextcarry4.cmp_CARRY4}]
set_property LOC SLICE_X35Y12 [get_cells {TDL_cmp/DL[9].nextcarry4.cmp_CARRY4}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[11].REG}]
set_property LOC SLICE_X35Y5 [get_cells {TDL_cmp/REG_TAPS[11].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[12].REG}]
set_property LOC SLICE_X35Y6 [get_cells {TDL_cmp/REG_TAPS[12].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[33].REG}]
set_property LOC SLICE_X35Y11 [get_cells {TDL_cmp/REG_TAPS[33].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[53].REG}]
set_property LOC SLICE_X35Y16 [get_cells {TDL_cmp/REG_TAPS[53].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[5].REG}]
set_property LOC SLICE_X35Y4 [get_cells {TDL_cmp/REG_TAPS[5].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[6].REG}]
set_property LOC SLICE_X35Y4 [get_cells {TDL_cmp/REG_TAPS[6].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[3].REG}]
set_property LOC SLICE_X35Y3 [get_cells {TDL_cmp/REG_TAPS[3].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[7].REG}]
set_property LOC SLICE_X35Y4 [get_cells {TDL_cmp/REG_TAPS[7].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[10].REG}]
set_property LOC SLICE_X35Y5 [get_cells {TDL_cmp/REG_TAPS[10].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[17].REG}]
set_property LOC SLICE_X35Y7 [get_cells {TDL_cmp/REG_TAPS[17].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[23].REG}]
set_property LOC SLICE_X35Y8 [get_cells {TDL_cmp/REG_TAPS[23].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[29].REG}]
set_property LOC SLICE_X35Y10 [get_cells {TDL_cmp/REG_TAPS[29].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[37].REG}]
set_property LOC SLICE_X35Y12 [get_cells {TDL_cmp/REG_TAPS[37].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[52].REG}]
set_property LOC SLICE_X35Y16 [get_cells {TDL_cmp/REG_TAPS[52].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[59].REG}]
set_property LOC SLICE_X35Y17 [get_cells {TDL_cmp/REG_TAPS[59].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[40].REG}]
set_property LOC SLICE_X35Y13 [get_cells {TDL_cmp/REG_TAPS[40].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[46].REG}]
set_property LOC SLICE_X35Y14 [get_cells {TDL_cmp/REG_TAPS[46].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[63].REG}]
set_property LOC SLICE_X35Y18 [get_cells {TDL_cmp/REG_TAPS[63].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[0].REG}]
set_property LOC SLICE_X35Y3 [get_cells {TDL_cmp/REG_TAPS[0].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[19].REG}]
set_property LOC SLICE_X35Y7 [get_cells {TDL_cmp/REG_TAPS[19].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[1].REG}]
set_property LOC SLICE_X35Y3 [get_cells {TDL_cmp/REG_TAPS[1].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[25].REG}]
set_property LOC SLICE_X35Y9 [get_cells {TDL_cmp/REG_TAPS[25].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[62].REG}]
set_property LOC SLICE_X35Y18 [get_cells {TDL_cmp/REG_TAPS[62].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[41].REG}]
set_property LOC SLICE_X35Y13 [get_cells {TDL_cmp/REG_TAPS[41].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[4].REG}]
set_property LOC SLICE_X35Y4 [get_cells {TDL_cmp/REG_TAPS[4].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[9].REG}]
set_property LOC SLICE_X35Y5 [get_cells {TDL_cmp/REG_TAPS[9].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[50].REG}]
set_property LOC SLICE_X35Y15 [get_cells {TDL_cmp/REG_TAPS[50].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[15].REG}]
set_property LOC SLICE_X35Y6 [get_cells {TDL_cmp/REG_TAPS[15].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[20].REG}]
set_property LOC SLICE_X35Y8 [get_cells {TDL_cmp/REG_TAPS[20].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[30].REG}]
set_property LOC SLICE_X35Y10 [get_cells {TDL_cmp/REG_TAPS[30].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[35].REG}]
set_property LOC SLICE_X35Y11 [get_cells {TDL_cmp/REG_TAPS[35].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[38].REG}]
set_property LOC SLICE_X35Y12 [get_cells {TDL_cmp/REG_TAPS[38].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[39].REG}]
set_property LOC SLICE_X35Y12 [get_cells {TDL_cmp/REG_TAPS[39].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[31].REG}]
set_property LOC SLICE_X35Y10 [get_cells {TDL_cmp/REG_TAPS[31].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[42].REG}]
set_property LOC SLICE_X35Y13 [get_cells {TDL_cmp/REG_TAPS[42].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[61].REG}]
set_property LOC SLICE_X35Y18 [get_cells {TDL_cmp/REG_TAPS[61].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[14].REG}]
set_property LOC SLICE_X35Y6 [get_cells {TDL_cmp/REG_TAPS[14].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[22].REG}]
set_property LOC SLICE_X35Y8 [get_cells {TDL_cmp/REG_TAPS[22].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[36].REG}]
set_property LOC SLICE_X35Y12 [get_cells {TDL_cmp/REG_TAPS[36].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[58].REG}]
set_property LOC SLICE_X35Y17 [get_cells {TDL_cmp/REG_TAPS[58].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[43].REG}]
set_property LOC SLICE_X35Y13 [get_cells {TDL_cmp/REG_TAPS[43].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[45].REG}]
set_property LOC SLICE_X35Y14 [get_cells {TDL_cmp/REG_TAPS[45].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[49].REG}]
set_property LOC SLICE_X35Y15 [get_cells {TDL_cmp/REG_TAPS[49].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[16].REG}]
set_property LOC SLICE_X35Y7 [get_cells {TDL_cmp/REG_TAPS[16].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[27].REG}]
set_property LOC SLICE_X35Y9 [get_cells {TDL_cmp/REG_TAPS[27].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[32].REG}]
set_property LOC SLICE_X35Y11 [get_cells {TDL_cmp/REG_TAPS[32].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[56].REG}]
set_property LOC SLICE_X35Y17 [get_cells {TDL_cmp/REG_TAPS[56].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[57].REG}]
set_property LOC SLICE_X35Y17 [get_cells {TDL_cmp/REG_TAPS[57].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[8].REG}]
set_property LOC SLICE_X35Y5 [get_cells {TDL_cmp/REG_TAPS[8].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[18].REG}]
set_property LOC SLICE_X35Y7 [get_cells {TDL_cmp/REG_TAPS[18].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[21].REG}]
set_property LOC SLICE_X35Y8 [get_cells {TDL_cmp/REG_TAPS[21].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[28].REG}]
set_property LOC SLICE_X35Y10 [get_cells {TDL_cmp/REG_TAPS[28].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[34].REG}]
set_property LOC SLICE_X35Y11 [get_cells {TDL_cmp/REG_TAPS[34].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[60].REG}]
set_property LOC SLICE_X35Y18 [get_cells {TDL_cmp/REG_TAPS[60].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[47].REG}]
set_property LOC SLICE_X35Y14 [get_cells {TDL_cmp/REG_TAPS[47].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[48].REG}]
set_property LOC SLICE_X35Y15 [get_cells {TDL_cmp/REG_TAPS[48].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[51].REG}]
set_property LOC SLICE_X35Y15 [get_cells {TDL_cmp/REG_TAPS[51].REG}]
set_property BEL BFF [get_cells {TDL_cmp/REG_TAPS[13].REG}]
set_property LOC SLICE_X35Y6 [get_cells {TDL_cmp/REG_TAPS[13].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[24].REG}]
set_property LOC SLICE_X35Y9 [get_cells {TDL_cmp/REG_TAPS[24].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[26].REG}]
set_property LOC SLICE_X35Y9 [get_cells {TDL_cmp/REG_TAPS[26].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[2].REG}]
set_property LOC SLICE_X35Y3 [get_cells {TDL_cmp/REG_TAPS[2].REG}]
set_property BEL CFF [get_cells {TDL_cmp/REG_TAPS[54].REG}]
set_property LOC SLICE_X35Y16 [get_cells {TDL_cmp/REG_TAPS[54].REG}]
set_property BEL DFF [get_cells {TDL_cmp/REG_TAPS[55].REG}]
set_property LOC SLICE_X35Y16 [get_cells {TDL_cmp/REG_TAPS[55].REG}]
set_property BEL AFF [get_cells {TDL_cmp/REG_TAPS[44].REG}]
set_property LOC SLICE_X35Y14 [get_cells {TDL_cmp/REG_TAPS[44].REG}]


set_property BEL AFF [get_cells REG_SP]
set_property LOC SLICE_X42Y4 [get_cells REG_SP]
set_property BEL AFF [get_cells REG_ST]
set_property LOC SLICE_X41Y4 [get_cells REG_ST]
set_property LOC AP30 [get_cells {oTDL_OBUF[4]_inst}]
set_property LOC AR33 [get_cells {oTDL_OBUF[0]_inst}]
set_property LOC AR30 [get_cells {oVDL_OBUF[3]_inst}]
set_property LOC AU31 [get_cells {oVDL_OBUF[1]_inst}]
set_property LOC AW31 [get_cells {oVDL_OBUF[4]_inst}]
set_property LOC AT31 [get_cells iReset_IBUF_inst]
set_property LOC AP32 [get_cells {oTDL_OBUF[3]_inst}]
set_property LOC AT30 [get_cells {oVDL_OBUF[2]_inst}]
set_property LOC AR32 [get_cells {oTDL_OBUF[2]_inst}]
set_property LOC AP33 [get_cells {oTDL_OBUF[1]_inst}]
set_property LOC AN30 [get_cells {oTDL_OBUF[5]_inst}]
set_property LOC AV31 [get_cells {oVDL_OBUF[0]_inst}]






set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[57].REG_cmp}]
set_property BEL D6LUT [get_cells VDL_cmp/merged_inferred_i_31]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[10].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[30].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[46].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_9]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[50].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_17]
set_property BEL C6LUT [get_cells {VDL_cmp/DL[9].LUT_next.cmp_1LUT}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[21].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[26].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[12].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[24].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[23].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[61].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_28]
set_property BEL C6LUT [get_cells VDL_cmp/merged_inferred_i_30]
set_property BEL A5LUT [get_cells {VDL_cmp/DL[31].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[19].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[14].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[13].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_18]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[33].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[36].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[37].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_1]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[24].LUT_next.cmp_1LUT}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[6].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[22].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[7].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[18].REG_cmp}]
set_property BEL B6LUT [get_cells VDL_cmp/merged_inferred_i_24]
set_property BEL D6LUT [get_cells {VDL_cmp/DL[15].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[41].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_12]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[7].LUT_next.cmp_1LUT}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[27].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[25].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[9].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[26].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[7].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[35].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[6].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[51].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[59].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_4]
set_property BEL B6LUT [get_cells VDL_cmp/merged_inferred_i_7]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[47].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[12].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[0].REG_cmp}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[16].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[44].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_5]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[1].LUT_next.cmp_1LUT}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[5].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[20].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[3].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[20].REG_cmp}]
set_property BEL D6LUT [get_cells VDL_cmp/merged_inferred_i_3]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[52].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[5].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_11]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_15]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[17].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[56].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_6]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[53].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[55].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_23]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[16].LATCH_next.LATCH}]
set_property BEL C6LUT [get_cells {VDL_cmp/DL[26].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[4].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[17].REG_cmp}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[0].LUT_init.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[39].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[43].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[8].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_26]
set_property BEL C6LUT [get_cells {VDL_cmp/DL[29].LUT_next.cmp_1LUT}]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[2].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[15].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[8].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[27].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[31].REG_cmp}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[19].LUT_next.cmp_1LUT}]
set_property BEL D6LUT [get_cells {VDL_cmp/DL[30].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[1].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[30].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[19].REG_cmp}]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[13].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[34].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[54].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_22]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_13]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_20]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[28].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[10].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[21].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[31].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[21].REG_cmp}]
set_property BEL B6LUT [get_cells VDL_cmp/merged_inferred_i_21]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[12].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[60].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[3].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_14]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[49].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[14].LATCH_next.LATCH}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[18].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[27].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[11].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[2].REG_cmp}]
set_property BEL B6LUT [get_cells VDL_cmp/merged_inferred_i_29]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[45].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_10]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[20].LUT_next.cmp_1LUT}]
set_property BEL D6LUT [get_cells {VDL_cmp/DL[4].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[18].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[2].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[16].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[29].REG_cmp}]
set_property BEL C6LUT [get_cells {VDL_cmp/DL[14].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[42].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[25].REG_cmp}]
set_property BEL A6LUT [get_cells {VDL_cmp/DL[23].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[11].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[24].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[6].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[1].REG_cmp}]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[11].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[40].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[4].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[9].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[13].LATCH_next.LATCH}]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[25].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[28].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[10].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[28].REG_cmp}]
set_property BEL B6LUT [get_cells VDL_cmp/merged_inferred_i_2]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_27]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_8]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[32].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[38].REG_cmp}]
set_property BEL C6LUT [get_cells {VDL_cmp/DL[3].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[17].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[29].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[15].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_19]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[48].REG_cmp}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[58].REG_cmp}]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_16]
set_property BEL A6LUT [get_cells VDL_cmp/merged_inferred_i_25]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[8].LUT_next.cmp_1LUT}]
set_property BEL B6LUT [get_cells {VDL_cmp/DL[22].LUT_next.cmp_1LUT}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[23].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/LATCH_TAPS[5].LATCH_next.LATCH}]
set_property BEL AFF [get_cells {VDL_cmp/OUT_REG[22].REG_cmp}]
set_property LOC SLICE_X41Y11 [get_cells {VDL_cmp/OUT_REG[57].REG_cmp}]
set_property LOC SLICE_X39Y9 [get_cells VDL_cmp/merged_inferred_i_31]
set_property LOC SLICE_X46Y8 [get_cells {VDL_cmp/DL[10].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X46Y6 [get_cells {VDL_cmp/OUT_REG[30].REG_cmp}]
set_property LOC SLICE_X37Y8 [get_cells {VDL_cmp/OUT_REG[46].REG_cmp}]
set_property LOC SLICE_X37Y6 [get_cells VDL_cmp/merged_inferred_i_9]
set_property LOC SLICE_X36Y7 [get_cells {VDL_cmp/OUT_REG[50].REG_cmp}]
set_property LOC SLICE_X44Y9 [get_cells VDL_cmp/merged_inferred_i_17]
set_property LOC SLICE_X46Y8 [get_cells {VDL_cmp/DL[9].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X39Y9 [get_cells {VDL_cmp/DL[21].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X39Y7 [get_cells {VDL_cmp/LATCH_TAPS[26].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y13 [get_cells {VDL_cmp/OUT_REG[12].REG_cmp}]
set_property LOC SLICE_X45Y8 [get_cells {VDL_cmp/OUT_REG[24].REG_cmp}]
set_property LOC SLICE_X45Y10 [get_cells {VDL_cmp/OUT_REG[23].REG_cmp}]
set_property LOC SLICE_X36Y5 [get_cells {VDL_cmp/OUT_REG[61].REG_cmp}]
set_property LOC SLICE_X44Y12 [get_cells VDL_cmp/merged_inferred_i_28]
set_property LOC SLICE_X39Y9 [get_cells VDL_cmp/merged_inferred_i_30]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/DL[31].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X41Y10 [get_cells {VDL_cmp/LATCH_TAPS[19].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y5 [get_cells {VDL_cmp/OUT_REG[14].REG_cmp}]
set_property LOC SLICE_X47Y11 [get_cells {VDL_cmp/OUT_REG[13].REG_cmp}]
set_property LOC SLICE_X45Y9 [get_cells VDL_cmp/merged_inferred_i_18]
set_property LOC SLICE_X46Y10 [get_cells {VDL_cmp/OUT_REG[33].REG_cmp}]
set_property LOC SLICE_X36Y9 [get_cells {VDL_cmp/OUT_REG[36].REG_cmp}]
set_property LOC SLICE_X43Y8 [get_cells {VDL_cmp/OUT_REG[37].REG_cmp}]
set_property LOC SLICE_X39Y5 [get_cells VDL_cmp/merged_inferred_i_1]
set_property LOC SLICE_X41Y8 [get_cells {VDL_cmp/DL[24].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X46Y12 [get_cells {VDL_cmp/DL[6].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X41Y7 [get_cells {VDL_cmp/LATCH_TAPS[22].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y6 [get_cells {VDL_cmp/LATCH_TAPS[7].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y11 [get_cells {VDL_cmp/OUT_REG[18].REG_cmp}]
set_property LOC SLICE_X47Y9 [get_cells VDL_cmp/merged_inferred_i_24]
set_property LOC SLICE_X45Y8 [get_cells {VDL_cmp/DL[15].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X38Y10 [get_cells {VDL_cmp/OUT_REG[41].REG_cmp}]
set_property LOC SLICE_X38Y8 [get_cells VDL_cmp/merged_inferred_i_12]
set_property LOC SLICE_X47Y7 [get_cells {VDL_cmp/DL[7].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/DL[27].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y7 [get_cells {VDL_cmp/LATCH_TAPS[25].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y8 [get_cells {VDL_cmp/LATCH_TAPS[9].LATCH_next.LATCH}]
set_property LOC SLICE_X44Y13 [get_cells {VDL_cmp/OUT_REG[26].REG_cmp}]
set_property LOC SLICE_X44Y12 [get_cells {VDL_cmp/OUT_REG[7].REG_cmp}]
set_property LOC SLICE_X43Y10 [get_cells {VDL_cmp/OUT_REG[35].REG_cmp}]
set_property LOC SLICE_X42Y7 [get_cells {VDL_cmp/OUT_REG[6].REG_cmp}]
set_property LOC SLICE_X37Y5 [get_cells {VDL_cmp/OUT_REG[51].REG_cmp}]
set_property LOC SLICE_X39Y5 [get_cells {VDL_cmp/OUT_REG[59].REG_cmp}]
set_property LOC SLICE_X39Y8 [get_cells VDL_cmp/merged_inferred_i_4]
set_property LOC SLICE_X38Y7 [get_cells VDL_cmp/merged_inferred_i_7]
set_property LOC SLICE_X38Y6 [get_cells {VDL_cmp/OUT_REG[47].REG_cmp}]
set_property LOC SLICE_X46Y5 [get_cells {VDL_cmp/LATCH_TAPS[12].LATCH_next.LATCH}]
set_property LOC SLICE_X42Y8 [get_cells {VDL_cmp/OUT_REG[0].REG_cmp}]
set_property LOC SLICE_X44Y8 [get_cells {VDL_cmp/DL[16].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X38Y9 [get_cells {VDL_cmp/OUT_REG[44].REG_cmp}]
set_property LOC SLICE_X38Y7 [get_cells VDL_cmp/merged_inferred_i_5]
set_property LOC SLICE_X42Y8 [get_cells {VDL_cmp/DL[1].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y12 [get_cells {VDL_cmp/DL[5].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y10 [get_cells {VDL_cmp/LATCH_TAPS[20].LATCH_next.LATCH}]
set_property LOC SLICE_X42Y5 [get_cells {VDL_cmp/LATCH_TAPS[3].LATCH_next.LATCH}]
set_property LOC SLICE_X45Y13 [get_cells {VDL_cmp/OUT_REG[20].REG_cmp}]
set_property LOC SLICE_X41Y8 [get_cells VDL_cmp/merged_inferred_i_3]
set_property LOC SLICE_X36Y6 [get_cells {VDL_cmp/OUT_REG[52].REG_cmp}]
set_property LOC SLICE_X43Y9 [get_cells {VDL_cmp/OUT_REG[5].REG_cmp}]
set_property LOC SLICE_X38Y10 [get_cells VDL_cmp/merged_inferred_i_11]
set_property LOC SLICE_X46Y10 [get_cells VDL_cmp/merged_inferred_i_15]
set_property LOC SLICE_X43Y9 [get_cells {VDL_cmp/DL[17].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X41Y9 [get_cells {VDL_cmp/OUT_REG[56].REG_cmp}]
set_property LOC SLICE_X38Y5 [get_cells VDL_cmp/merged_inferred_i_6]
set_property LOC SLICE_X38Y7 [get_cells {VDL_cmp/OUT_REG[53].REG_cmp}]
set_property LOC SLICE_X39Y8 [get_cells {VDL_cmp/OUT_REG[55].REG_cmp}]
set_property LOC SLICE_X47Y9 [get_cells VDL_cmp/merged_inferred_i_23]
set_property LOC SLICE_X44Y11 [get_cells {VDL_cmp/LATCH_TAPS[16].LATCH_next.LATCH}]
set_property LOC SLICE_X41Y8 [get_cells {VDL_cmp/DL[26].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y5 [get_cells {VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first}]
set_property LOC SLICE_X42Y12 [get_cells {VDL_cmp/LATCH_TAPS[4].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y10 [get_cells {VDL_cmp/OUT_REG[17].REG_cmp}]
set_property LOC SLICE_X42Y5 [get_cells {VDL_cmp/DL[0].LUT_init.cmp_1LUT}]
set_property LOC SLICE_X38Y8 [get_cells {VDL_cmp/OUT_REG[39].REG_cmp}]
set_property LOC SLICE_X37Y9 [get_cells {VDL_cmp/OUT_REG[43].REG_cmp}]
set_property LOC SLICE_X41Y12 [get_cells {VDL_cmp/OUT_REG[8].REG_cmp}]
set_property LOC SLICE_X45Y11 [get_cells VDL_cmp/merged_inferred_i_26]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/DL[29].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y8 [get_cells {VDL_cmp/DL[2].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X44Y5 [get_cells {VDL_cmp/LATCH_TAPS[15].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y9 [get_cells {VDL_cmp/LATCH_TAPS[8].LATCH_next.LATCH}]
set_property LOC SLICE_X45Y9 [get_cells {VDL_cmp/OUT_REG[27].REG_cmp}]
set_property LOC SLICE_X44Y8 [get_cells {VDL_cmp/OUT_REG[31].REG_cmp}]
set_property LOC SLICE_X38Y9 [get_cells {VDL_cmp/DL[19].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/DL[30].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X43Y5 [get_cells {VDL_cmp/LATCH_TAPS[1].LATCH_next.LATCH}]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/LATCH_TAPS[30].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y12 [get_cells {VDL_cmp/OUT_REG[19].REG_cmp}]
set_property LOC SLICE_X45Y8 [get_cells {VDL_cmp/DL[13].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X41Y13 [get_cells {VDL_cmp/OUT_REG[34].REG_cmp}]
set_property LOC SLICE_X38Y5 [get_cells {VDL_cmp/OUT_REG[54].REG_cmp}]
set_property LOC SLICE_X46Y9 [get_cells VDL_cmp/merged_inferred_i_22]
set_property LOC SLICE_X43Y8 [get_cells VDL_cmp/merged_inferred_i_13]
set_property LOC SLICE_X45Y10 [get_cells VDL_cmp/merged_inferred_i_20]
set_property LOC SLICE_X40Y8 [get_cells {VDL_cmp/DL[28].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X45Y7 [get_cells {VDL_cmp/LATCH_TAPS[10].LATCH_next.LATCH}]
set_property LOC SLICE_X42Y10 [get_cells {VDL_cmp/LATCH_TAPS[21].LATCH_next.LATCH}]
set_property LOC SLICE_X40Y6 [get_cells {VDL_cmp/LATCH_TAPS[31].LATCH_next.LATCH}]
set_property LOC SLICE_X45Y12 [get_cells {VDL_cmp/OUT_REG[21].REG_cmp}]
set_property LOC SLICE_X45Y9 [get_cells VDL_cmp/merged_inferred_i_21]
set_property LOC SLICE_X45Y8 [get_cells {VDL_cmp/DL[12].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y9 [get_cells {VDL_cmp/OUT_REG[60].REG_cmp}]
set_property LOC SLICE_X39Y10 [get_cells {VDL_cmp/OUT_REG[3].REG_cmp}]
set_property LOC SLICE_X43Y10 [get_cells VDL_cmp/merged_inferred_i_14]
set_property LOC SLICE_X37Y7 [get_cells {VDL_cmp/OUT_REG[49].REG_cmp}]
set_property LOC SLICE_X44Y6 [get_cells {VDL_cmp/LATCH_TAPS[14].LATCH_next.LATCH}]
set_property LOC SLICE_X41Y9 [get_cells {VDL_cmp/DL[18].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X39Y6 [get_cells {VDL_cmp/LATCH_TAPS[27].LATCH_next.LATCH}]
set_property LOC SLICE_X45Y11 [get_cells {VDL_cmp/OUT_REG[11].REG_cmp}]
set_property LOC SLICE_X43Y7 [get_cells {VDL_cmp/OUT_REG[2].REG_cmp}]
set_property LOC SLICE_X43Y9 [get_cells VDL_cmp/merged_inferred_i_29]
set_property LOC SLICE_X37Y6 [get_cells {VDL_cmp/OUT_REG[45].REG_cmp}]
set_property LOC SLICE_X37Y9 [get_cells VDL_cmp/merged_inferred_i_10]
set_property LOC SLICE_X38Y9 [get_cells {VDL_cmp/DL[20].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y8 [get_cells {VDL_cmp/DL[4].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y9 [get_cells {VDL_cmp/LATCH_TAPS[18].LATCH_next.LATCH}]
set_property LOC SLICE_X43Y6 [get_cells {VDL_cmp/LATCH_TAPS[2].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y8 [get_cells {VDL_cmp/OUT_REG[16].REG_cmp}]
set_property LOC SLICE_X44Y9 [get_cells {VDL_cmp/OUT_REG[29].REG_cmp}]
set_property LOC SLICE_X45Y8 [get_cells {VDL_cmp/DL[14].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y13 [get_cells {VDL_cmp/OUT_REG[42].REG_cmp}]
set_property LOC SLICE_X44Y10 [get_cells {VDL_cmp/OUT_REG[25].REG_cmp}]
set_property LOC SLICE_X39Y7 [get_cells {VDL_cmp/DL[23].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X45Y5 [get_cells {VDL_cmp/LATCH_TAPS[11].LATCH_next.LATCH}]
set_property LOC SLICE_X41Y8 [get_cells {VDL_cmp/LATCH_TAPS[24].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y7 [get_cells {VDL_cmp/LATCH_TAPS[6].LATCH_next.LATCH}]
set_property LOC SLICE_X39Y9 [get_cells {VDL_cmp/OUT_REG[1].REG_cmp}]
set_property LOC SLICE_X46Y8 [get_cells {VDL_cmp/DL[11].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X40Y13 [get_cells {VDL_cmp/OUT_REG[40].REG_cmp}]
set_property LOC SLICE_X43Y13 [get_cells {VDL_cmp/OUT_REG[4].REG_cmp}]
set_property LOC SLICE_X43Y11 [get_cells {VDL_cmp/OUT_REG[9].REG_cmp}]
set_property LOC SLICE_X44Y7 [get_cells {VDL_cmp/LATCH_TAPS[13].LATCH_next.LATCH}]
set_property LOC SLICE_X41Y8 [get_cells {VDL_cmp/DL[25].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X41Y6 [get_cells {VDL_cmp/LATCH_TAPS[28].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y13 [get_cells {VDL_cmp/OUT_REG[10].REG_cmp}]
set_property LOC SLICE_X45Y6 [get_cells {VDL_cmp/OUT_REG[28].REG_cmp}]
set_property LOC SLICE_X39Y5 [get_cells VDL_cmp/merged_inferred_i_2]
set_property LOC SLICE_X43Y11 [get_cells VDL_cmp/merged_inferred_i_27]
set_property LOC SLICE_X38Y6 [get_cells VDL_cmp/merged_inferred_i_8]
set_property LOC SLICE_X43Y12 [get_cells {VDL_cmp/OUT_REG[32].REG_cmp}]
set_property LOC SLICE_X40Y12 [get_cells {VDL_cmp/OUT_REG[38].REG_cmp}]
set_property LOC SLICE_X42Y8 [get_cells {VDL_cmp/DL[3].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y11 [get_cells {VDL_cmp/LATCH_TAPS[17].LATCH_next.LATCH}]
set_property LOC SLICE_X41Y5 [get_cells {VDL_cmp/LATCH_TAPS[29].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y9 [get_cells {VDL_cmp/OUT_REG[15].REG_cmp}]
set_property LOC SLICE_X44Y10 [get_cells VDL_cmp/merged_inferred_i_19]
set_property LOC SLICE_X36Y8 [get_cells {VDL_cmp/OUT_REG[48].REG_cmp}]
set_property LOC SLICE_X40Y11 [get_cells {VDL_cmp/OUT_REG[58].REG_cmp}]
set_property LOC SLICE_X46Y5 [get_cells VDL_cmp/merged_inferred_i_16]
set_property LOC SLICE_X47Y11 [get_cells VDL_cmp/merged_inferred_i_25]
set_property LOC SLICE_X47Y7 [get_cells {VDL_cmp/DL[8].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X39Y9 [get_cells {VDL_cmp/DL[22].LUT_next.cmp_1LUT}]
set_property LOC SLICE_X42Y6 [get_cells {VDL_cmp/LATCH_TAPS[23].LATCH_next.LATCH}]
set_property LOC SLICE_X47Y12 [get_cells {VDL_cmp/LATCH_TAPS[5].LATCH_next.LATCH}]
set_property LOC SLICE_X46Y7 [get_cells {VDL_cmp/OUT_REG[22].REG_cmp}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_16}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_13}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_16}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_7}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_10}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_4}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_10}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_15}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_14}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_1}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_6}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_17}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_5}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_15}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_3}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_7}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_14}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_2}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_9}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_9}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_4}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_8}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_17}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_2}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_11}]
set_property BEL B6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_12}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_11}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_12}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0}]
set_property BEL A6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_13}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_5}]
set_property BEL C6LUT [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_8}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_1}]
set_property BEL D6LUT [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_6}]
set_property LOC SLICE_X41Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_16}]
set_property LOC SLICE_X39Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_13}]
set_property LOC SLICE_X42Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_16}]
set_property LOC SLICE_X47Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_3}]
set_property LOC SLICE_X45Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_7}]
set_property LOC SLICE_X47Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_10}]
set_property LOC SLICE_X46Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_4}]
set_property LOC SLICE_X47Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_10}]
set_property LOC SLICE_X40Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_15}]
set_property LOC SLICE_X42Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_14}]
set_property LOC SLICE_X46Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_1}]
set_property LOC SLICE_X43Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_6}]
set_property LOC SLICE_X38Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_17}]
set_property LOC SLICE_X43Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_5}]
set_property LOC SLICE_X41Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_15}]
set_property LOC SLICE_X44Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_3}]
set_property LOC SLICE_X44Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_7}]
set_property LOC SLICE_X41Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_14}]
set_property LOC SLICE_X44Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_2}]
set_property LOC SLICE_X38Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_9}]
set_property LOC SLICE_X44Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0}]
set_property LOC SLICE_X41Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_9}]
set_property LOC SLICE_X47Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_4}]
set_property LOC SLICE_X46Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_8}]
set_property LOC SLICE_X42Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_17}]
set_property LOC SLICE_X45Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_2}]
set_property LOC SLICE_X42Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_11}]
set_property LOC SLICE_X40Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_12}]
set_property LOC SLICE_X43Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_11}]
set_property LOC SLICE_X40Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_12}]
set_property LOC SLICE_X45Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0}]
set_property LOC SLICE_X38Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_13}]
set_property LOC SLICE_X43Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_5}]
set_property LOC SLICE_X45Y3 [get_cells {Mux_exp_cmp/oMux[0]_INST_0_i_8}]
set_property LOC SLICE_X46Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_1}]
set_property LOC SLICE_X40Y3 [get_cells {Mux_exp_cmp/oMux[1]_INST_0_i_6}]
set_property LOC BUFGCTRL_X0Y0 [get_cells {Mux_exp_cmp/oMux[1]_BUFG_inst}]
