
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.32

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency parallel_out[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency parallel_out[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net22 (net)
                  0.11    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.12    0.24    0.24    1.34 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.24    0.00    1.34 ^ parallel_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.34   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.25    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: load_en (input port clocked by core_clock)
Endpoint: parallel_out[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 ^ _27_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.19    0.19    0.19    0.39 ^ _27_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _09_ (net)
                  0.19    0.00    0.39 ^ _50_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.55 ^ _50_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _25_ (net)
                  0.06    0.00    0.55 ^ _51_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.15    0.71 ^ _51_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07_ (net)
                  0.06    0.00    0.71 ^ parallel_out[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.71   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                         -0.03    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net22 (net)
                  0.11    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.12    0.24    0.24    1.34 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.24    0.00    1.34 ^ parallel_out[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: parallel_out[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.23    0.50    0.73 v parallel_out[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net20 (net)
                  0.23    0.00    0.73 v output19/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.74    1.48 v output19/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         parallel_out[6] (net)
                  0.14    0.00    1.48 v parallel_out[6] (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net22 (net)
                  0.11    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.12    0.24    0.24    1.34 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.24    0.00    1.34 ^ parallel_out[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: parallel_out[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.08    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.03    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.23    0.50    0.73 v parallel_out[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net20 (net)
                  0.23    0.00    0.73 v output19/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.74    1.48 v output19/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         parallel_out[6] (net)
                  0.14    0.00    1.48 v parallel_out[6] (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2321343421936035

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7972

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.66263347864151

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.754800021648407

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8779

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.24 ^ parallel_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.50    0.73 v parallel_out[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.24    0.98 v _43_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.22    1.19 v _44_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.40 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.40 v parallel_out[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.40   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00   10.24 ^ parallel_out[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.24   clock reconvergence pessimism
  -0.12   10.12   library setup time
          10.12   data required time
---------------------------------------------------------
          10.12   data required time
          -1.40   data arrival time
---------------------------------------------------------
           8.72   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.24 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.63 v parallel_out[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.84 v _30_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.84 v parallel_out[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.84   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.24 ^ parallel_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.24   clock reconvergence pessimism
   0.04    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.84   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2372

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2391

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.4767

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
8.3233

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
563.641904

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.28e-03   3.82e-04   4.82e-09   1.66e-03  32.0%
Combinational          1.53e-03   2.99e-04   1.20e-08   1.83e-03  35.3%
Clock                  1.26e-03   4.40e-04   3.38e-08   1.70e-03  32.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.07e-03   1.12e-03   5.06e-08   5.19e-03 100.0%
                          78.4%      21.6%       0.0%
