Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 11 15:08:12 2019
| Host         : DESKTOP-NU4SPM9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_all_control_sets_placed.rpt
| Design       : project_all
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|     10 |            1 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           13 |
| Yes          | No                    | No                     |              19 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG  |               |                   |                1 |              2 |
|  vga_clk_BUFG   | hcount_ov     | vcount            |                2 |              3 |
|  vga_clk_BUFG   |               | data1[11]_i_1_n_0 |                2 |              4 |
|  vga_clk_BUFG   |               | data1[7]_i_1_n_0  |                3 |              4 |
|  vcount_ov_BUFG |               |                   |                5 |              5 |
|  vga_clk_BUFG   |               | data[7]_i_1_n_0   |                1 |              6 |
|  vga_clk_BUFG   | hcount_ov     |                   |                3 |              7 |
|  vga_clk_BUFG   |               | hcount_ov         |                7 |             10 |
|  vga_clk_BUFG   | xr6           |                   |                4 |             12 |
|  vga_clk_BUFG   |               |                   |                9 |             15 |
|  vcount_ov_BUFG | count         | c[11]_i_1_n_0     |               13 |             22 |
|  vga_clk_BUFG   | x2            | rand2[30]_i_1_n_0 |               11 |             30 |
|  vga_clk_BUFG   | x1            | rand1[29]_i_1_n_0 |               11 |             31 |
|  vcount_ov_BUFG | count         | e4[11]_i_1_n_0    |               49 |             92 |
+-----------------+---------------+-------------------+------------------+----------------+


