

================================================================
== Vitis HLS Report for 'top_kernel_Outline_phase1_row'
================================================================
* Date:           Mon Jan 26 18:37:16 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45825|    45825|  0.458 ms|  0.458 ms|  45825|  45825|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_phase1_sum_fu_64   |top_kernel_Pipeline_phase1_sum   |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_phase1_norm_fu_72  |top_kernel_Pipeline_phase1_norm  |      109|      109|  1.090 us|  1.090 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- phase1_row  |    45824|    45824|       179|          -|          -|   256|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:23]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln23 = store i9 0, i9 %i" [top.cpp:23]   --->   Operation 9 'store' 'store_ln23' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %phase1_sum"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:23]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln23 = icmp_eq  i9 %i_2, i9 256" [top.cpp:23]   --->   Operation 12 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.92ns)   --->   "%add_ln23 = add i9 %i_2, i9 1" [top.cpp:23]   --->   Operation 13 'add' 'add_ln23' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %phase1_sum.split, void %for.body33.preheader.exitStub" [top.cpp:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i9 %i_2" [top.cpp:23]   --->   Operation 15 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln23, i6 0" [top.cpp:29]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.34ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_sum, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:29]   --->   Operation 17 'call' 'call_ln29' <Predicate = (!icmp_ln23)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln23 = store i9 %add_ln23, i9 %i" [top.cpp:23]   --->   Operation 18 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 20 [1/2] (1.87ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_sum, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:29]   --->   Operation 20 'call' 'call_ln29' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 21 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i24 %p_loc_load" [top.cpp:34]   --->   Operation 22 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.10ns)   --->   "%add_ln34 = add i25 %sext_ln34, i25 65536" [top.cpp:34]   --->   Operation 23 'add' 'add_ln34' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln34, i32 24" [top.cpp:34]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln34" [top.cpp:34]   --->   Operation 25 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln34, i32 23" [top.cpp:34]   --->   Operation 26 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln34 = xor i1 %tmp, i1 1" [top.cpp:34]   --->   Operation 27 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln34 = and i1 %tmp_701, i1 %xor_ln34" [top.cpp:34]   --->   Operation 28 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln34_1 = xor i1 %tmp, i1 %tmp_701" [top.cpp:34]   --->   Operation 29 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln34 = select i1 %and_ln34, i24 8388607, i24 8388608" [top.cpp:34]   --->   Operation 30 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln34_1, i24 %select_ln34, i24 %denom" [top.cpp:34]   --->   Operation 31 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [2/2] (2.34ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_norm, i14 %tmp_s, i24 %A, i8 %trunc_ln23, i24 %denom_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" [top.cpp:29]   --->   Operation 32 'call' 'call_ln29' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:23]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:23]   --->   Operation 34 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_norm, i14 %tmp_s, i24 %A, i8 %trunc_ln23, i24 %denom_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" [top.cpp:29]   --->   Operation 35 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln23 = br void %phase1_sum" [top.cpp:23]   --->   Operation 36 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111]
specinterface_ln0      (specinterface    ) [ 000000]
p_loc                  (alloca           ) [ 001111]
store_ln23             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_2                    (load             ) [ 000000]
icmp_ln23              (icmp             ) [ 001111]
add_ln23               (add              ) [ 000000]
br_ln23                (br               ) [ 000000]
trunc_ln23             (trunc            ) [ 000111]
tmp_s                  (bitconcatenate   ) [ 000111]
store_ln23             (store            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
call_ln29              (call             ) [ 000000]
p_loc_load             (load             ) [ 000000]
sext_ln34              (sext             ) [ 000000]
add_ln34               (add              ) [ 000000]
tmp                    (bitselect        ) [ 000000]
denom                  (trunc            ) [ 000000]
tmp_701                (bitselect        ) [ 000000]
xor_ln34               (xor              ) [ 000000]
and_ln34               (and              ) [ 000000]
xor_ln34_1             (xor              ) [ 000000]
select_ln34            (select           ) [ 000000]
denom_1                (select           ) [ 000001]
speclooptripcount_ln23 (speclooptripcount) [ 000000]
specloopname_ln23      (specloopname     ) [ 000000]
call_ln29              (call             ) [ 000000]
br_ln23                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_phase1_sum"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_phase1_norm"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_top_kernel_Pipeline_phase1_sum_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="14" slack="0"/>
<pin id="67" dir="0" index="2" bw="24" slack="0"/>
<pin id="68" dir="0" index="3" bw="24" slack="1"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_top_kernel_Pipeline_phase1_norm_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="14" slack="2"/>
<pin id="75" dir="0" index="2" bw="24" slack="0"/>
<pin id="76" dir="0" index="3" bw="8" slack="2"/>
<pin id="77" dir="0" index="4" bw="24" slack="0"/>
<pin id="78" dir="0" index="5" bw="24" slack="0"/>
<pin id="79" dir="0" index="6" bw="24" slack="0"/>
<pin id="80" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln23_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="9" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_2_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="1"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln23_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln23_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln23_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln23_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="1"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_loc_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="3"/>
<pin id="125" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln34_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln34_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="0"/>
<pin id="133" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="denom_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="25" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_701_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="25" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_701/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln34_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln34_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln34_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34_1/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln34_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="0" index="2" bw="24" slack="0"/>
<pin id="178" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="denom_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="24" slack="0"/>
<pin id="185" dir="0" index="2" bw="24" slack="0"/>
<pin id="186" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="198" class="1005" name="p_loc_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="1"/>
<pin id="200" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="207" class="1005" name="trunc_ln23_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2"/>
<pin id="209" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_s_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="1"/>
<pin id="214" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="218" class="1005" name="denom_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="122"><net_src comp="99" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="130" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="130" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="136" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="148" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="162" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="174" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="144" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="72" pin=4"/></net>

<net id="194"><net_src comp="56" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="201"><net_src comp="60" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="210"><net_src comp="105" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="215"><net_src comp="109" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="221"><net_src comp="182" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="72" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 | {4 5 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp | {4 5 }
 - Input state : 
	Port: top_kernel_Outline_phase1_row : A | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln23 : 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln23 : 1
		tmp_s : 2
		call_ln29 : 3
		store_ln23 : 2
	State 3
	State 4
		sext_ln34 : 1
		add_ln34 : 2
		tmp : 3
		denom : 3
		tmp_701 : 3
		xor_ln34 : 4
		and_ln34 : 4
		xor_ln34_1 : 4
		select_ln34 : 4
		denom_1 : 5
		call_ln29 : 6
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   |  grp_top_kernel_Pipeline_phase1_sum_fu_64 |  0.489  |    45   |   174   |
|          | grp_top_kernel_Pipeline_phase1_norm_fu_72 |  0.978  |   3607  |   2841  |
|----------|-------------------------------------------|---------|---------|---------|
|  select  |             select_ln34_fu_174            |    0    |    0    |    24   |
|          |               denom_1_fu_182              |    0    |    0    |    24   |
|----------|-------------------------------------------|---------|---------|---------|
|    add   |               add_ln23_fu_99              |    0    |    0    |    16   |
|          |              add_ln34_fu_130              |    0    |    0    |    31   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln23_fu_93              |    0    |    0    |    16   |
|----------|-------------------------------------------|---------|---------|---------|
|    xor   |              xor_ln34_fu_156              |    0    |    0    |    2    |
|          |             xor_ln34_1_fu_168             |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|    and   |              and_ln34_fu_162              |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln23_fu_105             |    0    |    0    |    0    |
|          |                denom_fu_144               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|                tmp_s_fu_109               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   sext   |              sext_ln34_fu_126             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_fu_136                |    0    |    0    |    0    |
|          |               tmp_701_fu_148              |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  1.467  |   3652  |   3132  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  denom_1_reg_218 |   24   |
|     i_reg_191    |    9   |
|   p_loc_reg_198  |   24   |
|   tmp_s_reg_212  |   14   |
|trunc_ln23_reg_207|    8   |
+------------------+--------+
|       Total      |   79   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_top_kernel_Pipeline_phase1_sum_fu_64 |  p1  |   2  |  14  |   28   ||    0    ||    9    |
| grp_top_kernel_Pipeline_phase1_norm_fu_72 |  p4  |   2  |  24  |   48   ||    0    ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Total                   |      |      |      |   76   ||  0.978  ||    0    ||    18   |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  3652  |  3132  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  3731  |  3150  |
+-----------+--------+--------+--------+
