<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p546" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_546{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_546{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_546{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_546{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t5_546{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t6_546{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_546{left:69px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t8_546{left:69px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t9_546{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#ta_546{left:69px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_546{left:69px;bottom:954px;}
#tc_546{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_546{left:95px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#te_546{left:173px;bottom:941px;letter-spacing:-0.16px;}
#tf_546{left:253px;bottom:941px;letter-spacing:-0.1px;word-spacing:-1.35px;}
#tg_546{left:290px;bottom:941px;letter-spacing:-0.13px;}
#th_546{left:314px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#ti_546{left:697px;bottom:941px;letter-spacing:-0.16px;}
#tj_546{left:729px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#tk_546{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_546{left:69px;bottom:898px;}
#tm_546{left:95px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_546{left:95px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#to_546{left:69px;bottom:858px;}
#tp_546{left:95px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_546{left:440px;bottom:821px;letter-spacing:-0.13px;}
#tr_546{left:122px;bottom:800px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#ts_546{left:122px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_546{left:69px;bottom:716px;letter-spacing:0.14px;}
#tu_546{left:150px;bottom:716px;letter-spacing:0.19px;word-spacing:0.02px;}
#tv_546{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_546{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tx_546{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_546{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tz_546{left:69px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t10_546{left:163px;bottom:617px;}
#t11_546{left:169px;bottom:617px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_546{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_546{left:69px;bottom:579px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t14_546{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_546{left:69px;bottom:541px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t16_546{left:440px;bottom:501px;letter-spacing:-0.13px;}
#t17_546{left:122px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t18_546{left:122px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_546{left:122px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_546{left:122px;bottom:429px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1b_546{left:198px;bottom:436px;}
#t1c_546{left:213px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.49px;}

.s1_546{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_546{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_546{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_546{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_546{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_546{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_546{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_546{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_546{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts546" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg546Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg546" style="-webkit-user-select: none;"><object width="935" height="1210" data="546/546.svg" type="image/svg+xml" id="pdf546" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_546" class="t s1_546">2-22 </span><span id="t2_546" class="t s1_546">Vol. 2A </span>
<span id="t3_546" class="t s2_546">INSTRUCTION FORMAT </span>
<span id="t4_546" class="t s3_546">register (if present) is used to denote a stride between memory rows. The index register is scaled by the sib.scale </span>
<span id="t5_546" class="t s3_546">field as usual. The base register is added to the displacement, if present. </span>
<span id="t6_546" class="t s3_546">In the instruction encoding, the ModR/M byte is represented several ways depending on the role it plays. The </span>
<span id="t7_546" class="t s3_546">ModR/M byte has 3 fields: 2-bit ModR/M.mod field, a 3-bit ModR/M.reg field and a 3-bit ModR/M.r/m field. When all </span>
<span id="t8_546" class="t s3_546">bits of the ModR/M byte have fixed values for an instruction, the 2-hex nibble value of that byte is presented after </span>
<span id="t9_546" class="t s3_546">the opcode in the encoding boxes on the instruction description pages. When only some fields of the ModR/M byte </span>
<span id="ta_546" class="t s3_546">must contain fixed values, those values are specified as follows: </span>
<span id="tb_546" class="t s4_546">• </span><span id="tc_546" class="t s3_546">If only the ModR/M.mod must be 0b11, and ModR/M.reg and ModR/M.r/m fields are unrestricted, this is </span>
<span id="td_546" class="t s3_546">denoted as </span><span id="te_546" class="t s5_546">11:rrr:bbb</span><span id="tf_546" class="t s3_546">. The </span><span id="tg_546" class="t s5_546">rrr </span><span id="th_546" class="t s3_546">correspond to the 3-bits of the ModR/M.reg field and the </span><span id="ti_546" class="t s5_546">bbb </span><span id="tj_546" class="t s3_546">correspond to the </span>
<span id="tk_546" class="t s3_546">3-bits of the ModR/M.r/m field. </span>
<span id="tl_546" class="t s4_546">• </span><span id="tm_546" class="t s3_546">If the ModR/M.mod field is constrained to be a value other than 0b11, i.e., it must be one of 0b00, 0b01, or </span>
<span id="tn_546" class="t s3_546">0b10, then the notation !(11) is used. </span>
<span id="to_546" class="t s4_546">• </span><span id="tp_546" class="t s3_546">If the ModR/M.reg field had a specific required value, e.g., 0b101, that would be denoted as mm:101:bbb. </span>
<span id="tq_546" class="t s6_546">NOTE </span>
<span id="tr_546" class="t s3_546">Historically this document only specified the ModR/M.reg field restrictions with the notation /0 ... /7 </span>
<span id="ts_546" class="t s3_546">and did not specify restrictions on the ModR/M.mod and ModR/M.r/m fields in the encoding boxes. </span>
<span id="tt_546" class="t s7_546">2.5 </span><span id="tu_546" class="t s7_546">INTEL® AVX AND INTEL® SSE INSTRUCTION EXCEPTION CLASSIFICATION </span>
<span id="tv_546" class="t s3_546">To look up the exceptions of legacy 128-bit SIMD instruction, 128-bit VEX-encoded instructions, and 256-bit VEX- </span>
<span id="tw_546" class="t s3_546">encoded instruction, Table 2-14 summarizes the exception behavior into separate classes, with detailed exception </span>
<span id="tx_546" class="t s3_546">conditions defined in sub-sections 2.5.1 through 2.6.1. For example, ADDPS contains the entry: </span>
<span id="ty_546" class="t s3_546">“See Exceptions Type 2” </span>
<span id="tz_546" class="t s3_546">In this entry, </span><span id="t10_546" class="t s8_546">“</span><span id="t11_546" class="t s3_546">Type2” can be looked up in Table 2-14. </span>
<span id="t12_546" class="t s3_546">The instruction’s corresponding CPUID feature flag can be identified in the fourth column of the Instruction </span>
<span id="t13_546" class="t s3_546">summary table. </span>
<span id="t14_546" class="t s3_546">Note: #UD on CPUID feature flags=0 is not guaranteed in a virtualized environment if the hardware supports the </span>
<span id="t15_546" class="t s3_546">feature flag. </span>
<span id="t16_546" class="t s6_546">NOTE </span>
<span id="t17_546" class="t s3_546">Instructions that operate only with MMX, X87, or general-purpose registers are not covered by the </span>
<span id="t18_546" class="t s3_546">exception classes defined in this section. For instructions that operate on MMX registers, see </span>
<span id="t19_546" class="t s3_546">Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” </span>
<span id="t1a_546" class="t s3_546">in the Intel </span>
<span id="t1b_546" class="t s9_546">® </span>
<span id="t1c_546" class="t s3_546">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
