[05/17 12:36:43      0s] 
[05/17 12:36:43      0s] Cadence Innovus(TM) Implementation System.
[05/17 12:36:43      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/17 12:36:43      0s] 
[05/17 12:36:43      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[05/17 12:36:43      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[05/17 12:36:43      0s] Date:		Tue May 17 12:36:43 2022
[05/17 12:36:43      0s] Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[05/17 12:36:43      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/17 12:36:43      0s] 
[05/17 12:36:43      0s] License:
[05/17 12:36:43      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/17 12:36:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/17 12:37:03     13s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:37:03     13s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[05/17 12:37:03     13s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:37:03     13s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[05/17 12:37:03     13s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[05/17 12:37:03     13s] @(#)CDS: CPE v20.13-s092
[05/17 12:37:03     13s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:37:03     13s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[05/17 12:37:03     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/17 12:37:03     13s] @(#)CDS: RCDB 11.15.0
[05/17 12:37:03     13s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[05/17 12:37:03     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4065874_rice-503-20-north_xingyuni_7Mtczh.

[05/17 12:37:03     13s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] **INFO:  MMMC transition support version v31-84 
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/17 12:37:05     15s] <CMD> suppressMessage ENCEXT-2799
[05/17 12:37:05     15s] Sourcing file "START.tcl" ...
[05/17 12:37:05     15s] <CMD> setDistributeHost -local
[05/17 12:37:05     15s] The timeout for a remote job to respond is 3600 seconds.
[05/17 12:37:05     15s] Submit command for task runs will be: local
[05/17 12:37:05     15s] <CMD> setMultiCpuUsage -localCpu 16
[05/17 12:37:05     15s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/17 12:37:05     15s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/17 12:37:05     15s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[05/17 12:37:05     15s] # set init_design_uniquify 1
<CMD> set init_design_uniquify 1
[05/17 12:37:05     15s] # source -verbose innovus-foundation-flow/INNOVUS/run_init.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_init.tcl' ...
[05/17 12:37:05     15s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[05/17 12:37:05     15s] The timeout for a remote job to respond is 3600 seconds.
[05/17 12:37:05     15s] Submit command for task runs will be: local
[05/17 12:37:05     15s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[05/17 12:37:05     15s] # set vars(step) init
# set vars(init,start_time) [clock seconds]
# exec mkdir -p $env(VPATH)
# puts "<FF> Plugin -> pre_init_tcl"
# source innovus-foundation-flow/init.tcl
<CMD> set init_layout_view {}
[05/17 12:37:05     15s] <CMD> set init_verilog ./inputs/design.v
[05/17 12:37:05     15s] <CMD> set init_mmmc_file innovus-foundation-flow/view_definition.tcl
[05/17 12:37:05     15s] <CMD> set init_lef_file {inputs/adk/rtk-tech.lef inputs/adk/stdcells.lef inputs/adk/rtk-tech.lef inputs/adk/stdcells.lef}
[05/17 12:37:05     15s] <CMD> set init_top_cell ringosc
[05/17 12:37:05     15s] <CMD> set init_gnd_net {VSS VPW VSSPST VSSE}
[05/17 12:37:05     15s] <CMD> set init_pwr_net {VDD VNW VDDPST POC VDDCE VDDPE}
[05/17 12:37:05     15s] # init_design
<CMD> init_design
[05/17 12:37:05     15s] #% Begin Load MMMC data ... (date=05/17 12:37:05, mem=665.7M)
[05/17 12:37:05     15s] #% End Load MMMC data ... (date=05/17 12:37:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=666.7M, current mem=666.7M)
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] Loading LEF file inputs/adk/rtk-tech.lef ...
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] Loading LEF file inputs/adk/stdcells.lef ...
[05/17 12:37:05     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[05/17 12:37:05     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file inputs/adk/stdcells.lef at line 2.
[05/17 12:37:05     15s] Set DBUPerIGU to M1 pitch 460.
[05/17 12:37:05     15s] **WARN: (IMPLF-63):	The layer 'obsm4' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[05/17 12:37:05     15s] Type 'man IMPLF-63' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-63):	The layer 'obsm5' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[05/17 12:37:05     15s] Type 'man IMPLF-63' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:37:05     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:37:05     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/17 12:37:05     15s] To increase the message display limit, refer to the product command reference manual.
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] viaInitial starts at Tue May 17 12:37:05 2022
viaInitial ends at Tue May 17 12:37:05 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/17 12:37:05     15s] Loading view definition file from innovus-foundation-flow/view_definition.tcl
[05/17 12:37:05     15s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[05/17 12:37:05     15s] Reading libs_typical timing library /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/2-skywater-130nm/view-standard/stdcells.lib.
[05/17 12:37:05     15s] Read 12 cells in library sky130_fd_sc_hd__tt_025C_1v80.
[05/17 12:37:05     15s] Library reading multithread flow ended.
[05/17 12:37:05     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:00.0, peak res=728.3M, current mem=692.3M)
[05/17 12:37:05     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=256.0M, fe_cpu=0.26min, fe_real=0.37min, fe_mem=908.9M) ***
[05/17 12:37:05     15s] #% Begin Load netlist data ... (date=05/17 12:37:05, mem=692.3M)
[05/17 12:37:05     15s] *** Begin netlist parsing (mem=908.9M) ***
[05/17 12:37:05     15s] **WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' is defined in LEF but not in the timing library.
[05/17 12:37:05     15s] Type 'man IMPVL-159' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' is defined in LEF but not in the timing library.
[05/17 12:37:05     15s] Type 'man IMPVL-159' for more detail.
[05/17 12:37:05     15s] Created 12 new cells from 1 timing libraries.
[05/17 12:37:05     15s] Reading netlist ...
[05/17 12:37:05     15s] Backslashed names will retain backslash and a trailing blank character.
[05/17 12:37:05     15s] Reading verilog netlist './inputs/design.v'
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] *** Memory Usage v#2 (Current mem = 908.910M, initial mem = 275.727M) ***
[05/17 12:37:05     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=908.9M) ***
[05/17 12:37:05     15s] #% End Load netlist data ... (date=05/17 12:37:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=697.3M, current mem=697.3M)
[05/17 12:37:05     15s] Set top cell to ringosc.
[05/17 12:37:05     15s] **WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
[05/17 12:37:05     15s] **WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
[05/17 12:37:05     15s] Hooked 12 DB cells to tlib cells.
[05/17 12:37:05     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=699.7M, current mem=699.7M)
[05/17 12:37:05     15s] Starting recursive module instantiation check.
[05/17 12:37:05     15s] No recursion found.
[05/17 12:37:05     15s] Building hierarchical netlist for Cell ringosc ...
[05/17 12:37:05     15s] *** Netlist is unique.
[05/17 12:37:05     15s] Set DBUPerIGU to techSite unitasc width 490.
[05/17 12:37:05     15s] Setting Std. cell height to 9400 DBU (smallest netlist inst).
[05/17 12:37:05     15s] ** info: there are 13 modules.
[05/17 12:37:05     15s] ** info: there are 4 stdCell insts.
[05/17 12:37:05     15s] 
[05/17 12:37:05     15s] *** Memory Usage v#2 (Current mem = 920.324M, initial mem = 275.727M) ***
[05/17 12:37:05     15s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:05     15s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:05     15s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:05     15s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:05     15s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/17 12:37:05     15s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/17 12:37:05     15s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/17 12:37:05     15s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/17 12:37:05     15s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/17 12:37:05     15s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/17 12:37:05     15s] Set Default Net Delay as 1000 ps.
[05/17 12:37:05     15s] Set Default Net Load as 0.5 pF. 
[05/17 12:37:05     15s] Set Default Input Pin Transition as 0.1 ps.
[05/17 12:37:06     16s] Extraction setup Started 
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/17 12:37:06     16s] Reading Capacitance Table File inputs/adk/rtk-typical.captable ...
[05/17 12:37:06     16s] Process name: (null).
[05/17 12:37:06     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/17 12:37:06     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/17 12:37:06     16s] Importing multi-corner RC tables ... 
[05/17 12:37:06     16s] Summary of Active RC-Corners : 
[05/17 12:37:06     16s]  
[05/17 12:37:06     16s]  Analysis View: analysis_default
[05/17 12:37:06     16s]     RC-Corner Name        : typical
[05/17 12:37:06     16s]     RC-Corner Index       : 0
[05/17 12:37:06     16s]     RC-Corner Temperature : 25 Celsius
[05/17 12:37:06     16s]     RC-Corner Cap Table   : 'inputs/adk/rtk-typical.captable'
[05/17 12:37:06     16s]     RC-Corner PreRoute Res Factor         : 1
[05/17 12:37:06     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/17 12:37:06     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/17 12:37:06     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/17 12:37:06     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/17 12:37:06     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/17 12:37:06     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/17 12:37:06     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/17 12:37:06     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] LayerId::1 widthSet size::4
[05/17 12:37:06     16s] LayerId::2 widthSet size::4
[05/17 12:37:06     16s] LayerId::3 widthSet size::5
[05/17 12:37:06     16s] LayerId::4 widthSet size::4
[05/17 12:37:06     16s] LayerId::5 widthSet size::5
[05/17 12:37:06     16s] LayerId::6 widthSet size::2
[05/17 12:37:06     16s] Updating RC grid for preRoute extraction ...
[05/17 12:37:06     16s] Initializing multi-corner capacitance tables ... 
[05/17 12:37:06     16s] Initializing multi-corner resistance tables ...
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:37:06     16s] **Info: Trial Route has Max Route Layer 15/6.
[05/17 12:37:06     16s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/17 12:37:06     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/17 12:37:06     16s] *Info: initialize multi-corner CTS.
[05/17 12:37:06     16s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=922.5M, current mem=721.4M)
[05/17 12:37:06     16s] Reading timing constraints file './inputs/design.sdc' ...
[05/17 12:37:06     16s] Current (total cpu=0:00:16.4, real=0:00:23.0, peak res=923.2M, current mem=923.2M)
[05/17 12:37:06     16s] INFO (CTE): Constraints read successfully.
[05/17 12:37:06     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=924.0M, current mem=924.0M)
[05/17 12:37:06     16s] Current (total cpu=0:00:16.5, real=0:00:23.0, peak res=924.0M, current mem=924.0M)
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/17 12:37:06     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 12:37:06     16s] Summary for sequential cells identification: 
[05/17 12:37:06     16s]   Identified SBFF number: 0
[05/17 12:37:06     16s]   Identified MBFF number: 0
[05/17 12:37:06     16s]   Identified SB Latch number: 0
[05/17 12:37:06     16s]   Identified MB Latch number: 0
[05/17 12:37:06     16s]   Not identified SBFF number: 0
[05/17 12:37:06     16s]   Not identified MBFF number: 0
[05/17 12:37:06     16s]   Not identified SB Latch number: 0
[05/17 12:37:06     16s]   Not identified MB Latch number: 0
[05/17 12:37:06     16s]   Number of sequential cells which are not FFs: 0
[05/17 12:37:06     16s] Total number of combinational cells: 10
[05/17 12:37:06     16s] Total number of sequential cells: 0
[05/17 12:37:06     16s] Total number of tristate cells: 0
[05/17 12:37:06     16s] Total number of level shifter cells: 0
[05/17 12:37:06     16s] Total number of power gating cells: 0
[05/17 12:37:06     16s] Total number of isolation cells: 0
[05/17 12:37:06     16s] Total number of power switch cells: 0
[05/17 12:37:06     16s] Total number of pulse generator cells: 0
[05/17 12:37:06     16s] Total number of always on buffers: 0
[05/17 12:37:06     16s] Total number of retention cells: 0
[05/17 12:37:06     16s] List of usable buffers: sky130_asc_cap_mim_m3_1 sky130_asc_res_xhigh_po_2p85_1 sky130_asc_res_xhigh_po_2p85_2
[05/17 12:37:06     16s] Total number of usable buffers: 3
[05/17 12:37:06     16s] List of unusable buffers:
[05/17 12:37:06     16s] Total number of unusable buffers: 0
[05/17 12:37:06     16s] List of usable inverters:
[05/17 12:37:06     16s] Total number of usable inverters: 0
[05/17 12:37:06     16s] List of unusable inverters:
[05/17 12:37:06     16s] Total number of unusable inverters: 0
[05/17 12:37:06     16s] List of identified usable delay cells:
[05/17 12:37:06     16s] Total number of identified usable delay cells: 0
[05/17 12:37:06     16s] List of identified unusable delay cells:
[05/17 12:37:06     16s] Total number of identified unusable delay cells: 0
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/17 12:37:06     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Deleting Cell Server Begin ...
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Deleting Cell Server End ...
[05/17 12:37:06     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=953.4M, current mem=953.4M)
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/17 12:37:06     16s] Summary for sequential cells identification: 
[05/17 12:37:06     16s]   Identified SBFF number: 0
[05/17 12:37:06     16s]   Identified MBFF number: 0
[05/17 12:37:06     16s]   Identified SB Latch number: 0
[05/17 12:37:06     16s]   Identified MB Latch number: 0
[05/17 12:37:06     16s]   Not identified SBFF number: 0
[05/17 12:37:06     16s]   Not identified MBFF number: 0
[05/17 12:37:06     16s]   Not identified SB Latch number: 0
[05/17 12:37:06     16s]   Not identified MB Latch number: 0
[05/17 12:37:06     16s]   Number of sequential cells which are not FFs: 0
[05/17 12:37:06     16s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[05/17 12:37:06     16s] Type 'man IMPOPT-3001' for more detail.
[05/17 12:37:06     16s]  Visiting view : analysis_default
[05/17 12:37:06     16s]    : PowerDomain = none : Weighted F : unweighted  = 481.50 (1.000) with rcCorner = 0
[05/17 12:37:06     16s]    : PowerDomain = none : Weighted F : unweighted  = 431.50 (1.000) with rcCorner = -1
[05/17 12:37:06     16s]  Visiting view : analysis_default
[05/17 12:37:06     16s]    : PowerDomain = none : Weighted F : unweighted  = 481.50 (1.000) with rcCorner = 0
[05/17 12:37:06     16s]    : PowerDomain = none : Weighted F : unweighted  = 431.50 (1.000) with rcCorner = -1
[05/17 12:37:06     16s] TLC MultiMap info (StdDelay):
[05/17 12:37:06     16s]   : delay_default + libs_typical + 1 + no RcCorner := 431.5ps
[05/17 12:37:06     16s]   : delay_default + libs_typical + 1 + typical := 481.5ps
[05/17 12:37:06     16s]  Setting StdDelay to: 481.5ps
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/17 12:37:06     16s] #% Begin Load MMMC data ... (date=05/17 12:37:06, mem=953.7M)
[05/17 12:37:06     16s] #% End Load MMMC data ... (date=05/17 12:37:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.7M, current mem=953.7M)
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:37:06     16s] Severity  ID               Count  Summary                                  
[05/17 12:37:06     16s] WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
[05/17 12:37:06     16s] WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 12:37:06     16s] WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 12:37:06     16s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/17 12:37:06     16s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[05/17 12:37:06     16s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 12:37:06     16s] WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
[05/17 12:37:06     16s] *** Message Summary: 45 warning(s), 0 error(s)
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] # um::enable_metrics -on
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[05/17 12:37:06     16s] # puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/17 12:37:06     16s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/17 12:37:06     16s] # set_power_analysis_mode -analysis_view analysis_default
<CMD> set_power_analysis_mode -analysis_view analysis_default
[05/17 12:37:06     16s] # source innovus-foundation-flow/timingderate.sdc
<FF> DERATING DELAY CORNERS ...
[05/17 12:37:06     16s] # setMaxRouteLayer 6
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[05/17 12:37:06     16s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/17 12:37:06     16s] <CMD> setPinAssignMode -maxLayer 6
[05/17 12:37:06     16s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/17 12:37:06     16s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[05/17 12:37:06     16s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/17 12:37:06     16s] <CMD> setDesignMode -topRoutingLayer met5
[05/17 12:37:06     16s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[05/17 12:37:06     16s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[05/17 12:37:06     16s] ##  Process: 130           (User Set)               
[05/17 12:37:06     16s] ##     Node: (not set)                           
[05/17 12:37:06     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/17 12:37:06     16s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/17 12:37:06     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/17 12:37:06     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/17 12:37:06     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/17 12:37:06     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/17 12:37:06     16s] # puts "<FF> Plugin -> post_init_tcl"
# timeDesign -preplace -prefix preplace -outDir reports -expandedViews
<CMD> timeDesign -preplace -prefix preplace -outDir reports -expandedViews
[05/17 12:37:06     16s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:16.6/0:00:22.6 (0.7), mem = 1170.5M
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[05/17 12:37:06     16s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/17 12:37:06     16s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/17 12:37:06     16s] Total CPU(s) requested: 16
[05/17 12:37:06     16s] Total CPU(s) enabled with current License(s): 8
[05/17 12:37:06     16s] Current free CPU(s): 8
[05/17 12:37:06     16s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/17 12:37:06     16s] Total CPU(s) now enabled: 16
[05/17 12:37:06     16s] Multithreaded Timing Analysis is initialized with 16 threads
[05/17 12:37:06     16s] 
[05/17 12:37:06     16s] Set Using Default Delay Limit as 101.
[05/17 12:37:06     16s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/17 12:37:06     16s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/17 12:37:06     16s] Set Default Net Delay as 0 ps.
[05/17 12:37:06     16s] Set Default Net Load as 0 pF. 
[05/17 12:37:06     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1257.2M
[05/17 12:37:06     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1257.2M
[05/17 12:37:06     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1257.2M
[05/17 12:37:06     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1288.2M
[05/17 12:37:06     16s] Use non-trimmed site array because memory saving is not enough.
[05/17 12:37:06     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1288.2M
[05/17 12:37:06     16s] Process 0 wires and vias for routing blockage analysis
[05/17 12:37:06     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.006, MEM:1288.2M
[05/17 12:37:06     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1288.2M
[05/17 12:37:06     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1288.2M
[05/17 12:37:06     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1288.2M
[05/17 12:37:06     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1288.2M
[05/17 12:37:06     16s] Starting delay calculation for Setup views
[05/17 12:37:07     17s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[05/17 12:37:07     17s] AAE DB initialization (MEM=1315.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/17 12:37:07     17s] #################################################################################
[05/17 12:37:07     17s] # Design Stage: PreRoute
[05/17 12:37:07     17s] # Design Name: ringosc
[05/17 12:37:07     17s] # Design Mode: 130nm
[05/17 12:37:07     17s] # Analysis Mode: MMMC Non-OCV 
[05/17 12:37:07     17s] # Parasitics Mode: No SPEF/RCDB 
[05/17 12:37:07     17s] # Signoff Settings: SI Off 
[05/17 12:37:07     17s] #################################################################################
[05/17 12:37:07     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1347.7M, InitMEM = 1347.7M)
[05/17 12:37:07     17s] Calculate delays in Single mode...
[05/17 12:37:07     17s] Start delay calculation (fullDC) (16 T). (MEM=1347.67)
[05/17 12:37:07     17s] siFlow : Timing analysis mode is single, using late cdB files
[05/17 12:37:07     17s] Start AAE Lib Loading. (MEM=1359.18)
[05/17 12:37:07     17s] End AAE Lib Loading. (MEM=1368.72 CPU=0:00:00.0 Real=0:00:00.0)
[05/17 12:37:07     17s] End AAE Lib Interpolated Model. (MEM=1368.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:07     17s] First Iteration Infinite Tw... 
[05/17 12:37:07     17s] Total number of fetched objects 6
[05/17 12:37:07     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:07     17s] End delay calculation. (MEM=1584.58 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:37:07     17s] End delay calculation (fullDC). (MEM=1584.58 CPU=0:00:00.3 REAL=0:00:00.0)
[05/17 12:37:07     17s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1584.6M) ***
[05/17 12:37:07     17s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:17.7 mem=1544.6M)
[05/17 12:37:07     17s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+
|analysis_default    |  0.000  |  0.000  |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |    0    |    0    |
+--------------------+---------+---------+

Density: 70.086%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[05/17 12:37:07     17s] Resetting back High Fanout Nets as non-ideal
[05/17 12:37:07     17s] Set Default Net Delay as 1000 ps.
[05/17 12:37:07     17s] Set Default Net Load as 0.5 pF. 
[05/17 12:37:07     17s] Reported timing to dir reports
[05/17 12:37:07     17s] Total CPU time: 1.2 sec
[05/17 12:37:07     17s] Total Real time: 1.0 sec
[05/17 12:37:07     17s] Total Memory Usage: 1362.058594 Mbytes
[05/17 12:37:07     17s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:17.8/0:00:23.8 (0.7), mem = 1362.1M
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] =============================================================================================
[05/17 12:37:07     17s]  Final TAT Report for timeDesign #1                                             20.13-s083_1
[05/17 12:37:07     17s] =============================================================================================
[05/17 12:37:07     17s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 12:37:07     17s] ---------------------------------------------------------------------------------------------
[05/17 12:37:07     17s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.8 /  0:00:00.9    1.1
[05/17 12:37:07     17s] [ FullDelayCalc          ]      1   0:00:00.8  (  68.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/17 12:37:07     17s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.8 % )     0:00:00.9 /  0:00:01.0    1.0
[05/17 12:37:07     17s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 12:37:07     17s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/17 12:37:07     17s] [ MISC                   ]          0:00:00.3  (  21.8 % )     0:00:00.3 /  0:00:00.2    0.9
[05/17 12:37:07     17s] ---------------------------------------------------------------------------------------------
[05/17 12:37:07     17s]  timeDesign #1 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/17 12:37:07     17s] ---------------------------------------------------------------------------------------------
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] # checkDesign -all
<CMD> checkDesign -all
[05/17 12:37:07     17s] Creating directory checkDesign.
[05/17 12:37:07     17s] **WARN: (IMPREPO-207):	There are 12 Cells dimensions not multiple integer of site.
[05/17 12:37:07     17s] OPERPROF: Starting checkPlace at level 1, MEM:1362.1M
[05/17 12:37:07     17s] z: 1, totalTracks: 1
[05/17 12:37:07     17s] z: 3, totalTracks: 1
[05/17 12:37:07     17s] z: 5, totalTracks: 1
[05/17 12:37:07     17s] #spOpts: N=130 
[05/17 12:37:07     17s] All LLGs are deleted
[05/17 12:37:07     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1362.1M
[05/17 12:37:07     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1362.1M
[05/17 12:37:07     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1362.1M
[05/17 12:37:07     17s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1362.1M
[05/17 12:37:07     17s] Core basic site is unitasc
[05/17 12:37:07     17s] **Info: (IMPSP-307): Design contains fractional 12 cells.
[05/17 12:37:07     17s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1362.1M
[05/17 12:37:07     17s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:1392.1M
[05/17 12:37:07     17s] SiteArray: non-trimmed site array dimensions = 8 x 163
[05/17 12:37:07     17s] SiteArray: use 8,192 bytes
[05/17 12:37:07     17s] SiteArray: current memory after site array memory allocation 1392.1M
[05/17 12:37:07     17s] SiteArray: FP blocked sites are writable
[05/17 12:37:07     17s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[05/17 12:37:07     17s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1392.1M
[05/17 12:37:07     17s] Process 0 wires and vias for routing blockage analysis
[05/17 12:37:07     17s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:1392.1M
[05/17 12:37:07     17s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:1392.1M
[05/17 12:37:07     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1392.1M
[05/17 12:37:07     17s] Begin checking placement ... (start mem=1362.1M, init mem=1392.1M)
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] Running CheckPlace using 16 threads!...
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] ...checkPlace MT is done!
[05/17 12:37:07     17s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1392.1M
[05/17 12:37:07     17s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1392.1M
[05/17 12:37:07     17s] *info: Recommended don't use cell = 0           
[05/17 12:37:07     17s] *info: Placed = 0             
[05/17 12:37:07     17s] *info: Unplaced = 4           
[05/17 12:37:07     17s] Placement Density:70.09%(4210/6006)
[05/17 12:37:07     17s] Placement Density (including fixed std cells):70.09%(4210/6006)
[05/17 12:37:07     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1392.1M
[05/17 12:37:07     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1392.1M
[05/17 12:37:07     17s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1392.1M)
[05/17 12:37:07     17s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.042, MEM:1392.1M
[05/17 12:37:07     17s] ############################################################################
[05/17 12:37:07     17s] # Innovus Netlist Design Rule Check
[05/17 12:37:07     17s] # Tue May 17 12:37:07 2022

[05/17 12:37:07     17s] ############################################################################
[05/17 12:37:07     17s] Design: ringosc
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] ------ Design Summary:
[05/17 12:37:07     17s] Total Standard Cell Number   (cells) : 4
[05/17 12:37:07     17s] Total Block Cell Number      (cells) : 0
[05/17 12:37:07     17s] Total I/O Pad Cell Number    (cells) : 0
[05/17 12:37:07     17s] Total Standard Cell Area     ( um^2) : 4209.51
[05/17 12:37:07     17s] Total Block Cell Area        ( um^2) : 0.00
[05/17 12:37:07     17s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] ------ Design Statistics:
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] Number of Instances            : 4
[05/17 12:37:07     17s] Number of Non-uniquified Insts : 3
[05/17 12:37:07     17s] Number of Nets                 : 14
[05/17 12:37:07     17s] Average number of Pins per Net : 1.14
[05/17 12:37:07     17s] Maximum number of Pins in Net  : 5
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] ------ I/O Port summary
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] Number of Primary I/O Ports    : 4
[05/17 12:37:07     17s] Number of Input Ports          : 3
[05/17 12:37:07     17s] Number of Output Ports         : 1
[05/17 12:37:07     17s] Number of Bidirectional Ports  : 0
[05/17 12:37:07     17s] Number of Power/Ground Ports   : 0
[05/17 12:37:07     17s] Number of Floating Ports                     *: 0
[05/17 12:37:07     17s] Number of Ports Connected to Multiple Pads   *: 0
[05/17 12:37:07     17s] Number of Ports Connected to Core Instances   : 4
[05/17 12:37:07     17s] **WARN: (IMPREPO-202):	There are 4 Ports connected to core instances.
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] ------ Design Rule Checking:
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] Number of Output Pins connect to Power/Ground *: 0
[05/17 12:37:07     17s] Number of Insts with Input Pins tied together ?: 1
[05/17 12:37:07     17s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/17 12:37:07     17s] Number of Input/InOut Floating Pins            : 0
[05/17 12:37:07     17s] Number of Output Floating Pins                 : 0
[05/17 12:37:07     17s] Number of Output Term Marked TieHi/Lo         *: 0
[05/17 12:37:07     17s] 
[05/17 12:37:07     17s] **WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
[05/17 12:37:07     17s] Number of nets with tri-state drivers          : 0
[05/17 12:37:07     17s] Number of nets with parallel drivers           : 1
[05/17 12:37:07     17s] Number of nets with multiple drivers           : 1
[05/17 12:37:07     17s] Number of nets with no driver (No FanIn)       : 0
[05/17 12:37:07     17s] Number of Output Floating nets (No FanOut)     : 2
[05/17 12:37:07     17s] Number of High Fanout nets (>50)               : 0
[05/17 12:37:07     17s] **WARN: (IMPREPO-213):	There are 4 I/O Pins connected to Non-IO Insts.
[05/17 12:37:07     17s] Checking for any assigns in the netlist...
[05/17 12:37:07     17s]   No assigns found.
[05/17 12:37:07     17s] Checking routing tracks.....
[05/17 12:37:07     17s] Checking other grids.....
[05/17 12:37:08     17s] Checking routing blockage.....
[05/17 12:37:08     17s] Checking components.....
[05/17 12:37:08     17s] Checking constraints (guide/region/fence).....
[05/17 12:37:08     17s] Checking groups.....
[05/17 12:37:08     17s] Checking Ptn Core Box.....
[05/17 12:37:08     17s] 
[05/17 12:37:08     17s] Checking Preroutes.....
[05/17 12:37:08     17s] No. of regular pre-routes not on tracks : 0 
[05/17 12:37:08     17s]  Design check done.
[05/17 12:37:08     17s] Report saved in file checkDesign/ringosc.main.htm.ascii
[05/17 12:37:08     17s] 
[05/17 12:37:08     17s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:37:08     17s] Severity  ID               Count  Summary                                  
[05/17 12:37:08     17s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/17 12:37:08     17s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[05/17 12:37:08     17s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/17 12:37:08     17s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/17 12:37:08     17s] *** Message Summary: 4 warning(s), 0 error(s)
[05/17 12:37:08     17s] 
[05/17 12:37:08     17s] # check_timing
<CMD> check_timing
[05/17 12:37:08     17s] #################################################################################
[05/17 12:37:08     17s] # Design Stage: PreRoute
[05/17 12:37:08     17s] # Design Name: ringosc
[05/17 12:37:08     17s] # Design Mode: 130nm
[05/17 12:37:08     17s] # Analysis Mode: MMMC Non-OCV 
[05/17 12:37:08     17s] # Parasitics Mode: No SPEF/RCDB 
[05/17 12:37:08     17s] # Signoff Settings: SI Off 
[05/17 12:37:08     17s] #################################################################################
[05/17 12:37:08     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.1M, InitMEM = 1392.1M)
[05/17 12:37:08     17s] Calculate delays in Single mode...
[05/17 12:37:08     17s] Start delay calculation (fullDC) (16 T). (MEM=1392.06)
[05/17 12:37:08     17s] End AAE Lib Interpolated Model. (MEM=1403.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:08     18s] Total number of fetched objects 6
[05/17 12:37:08     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:08     18s] End delay calculation. (MEM=1598.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:37:08     18s] End delay calculation (fullDC). (MEM=1598.54 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 12:37:08     18s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1598.5M) ***
[05/17 12:37:08     18s] # um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[05/17 12:37:08     18s] # create_snapshot -name init -categories design
All LLGs are deleted
[05/17 12:37:08     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.5M
[05/17 12:37:08     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.5M
[05/17 12:37:08     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.5M
[05/17 12:37:08     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1566.5M
[05/17 12:37:08     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1566.5M
[05/17 12:37:08     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.007, MEM:1598.5M
[05/17 12:37:08     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1598.5M
[05/17 12:37:08     18s] Process 0 wires and vias for routing blockage analysis
[05/17 12:37:08     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.006, MEM:1598.5M
[05/17 12:37:08     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1598.5M
[05/17 12:37:08     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:1598.5M
[05/17 12:37:08     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1598.5M
[05/17 12:37:08     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1598.5M
[05/17 12:37:08     18s] <CMD> reportMultiBitFFs -statistics
[05/17 12:37:08     18s] ------------------------------------------------------------
[05/17 12:37:08     18s] 	Current design flip-flop statistics
[05/17 12:37:08     18s] 
[05/17 12:37:08     18s] Single-Bit FF Count  :            0
[05/17 12:37:08     18s] Multi-Bit FF Count   :            0
[05/17 12:37:08     18s] Total Bit Count      :            0
[05/17 12:37:08     18s] Total FF Count       :            0
[05/17 12:37:08     18s] Bits Per Flop        :         -nan
[05/17 12:37:08     18s] ------------------------------------------------------------
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Routing.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.PostConditioning.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.eGRPC.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Routing.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Implementation.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.eGRPC.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Construction.area.total
[05/17 12:37:08     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Implementation.area.total
[05/17 12:37:08     18s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/17 12:37:08     18s] UM:          18.21             25          0.000 ns          0.000 ns  init
[05/17 12:37:08     18s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name *.drc.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name *.drc.type:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name check.drc
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name check.drc.antenna
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name check.place.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.buffer
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.clkgate
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.inverter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.logic
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.nonicg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.buffer
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.inverter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.logic
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.nets.length.top
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.nets.length.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.always_on
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.blackbox
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.buffer
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.combinatorial
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.icg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.inverter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.io
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.isolation
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.latch
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.level_shifter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.logical
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.macro
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.physical
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.power_switch
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.register
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.std_cell
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.vth:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.blockages.place.area
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.blockages.route.area
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.density
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.floorplan.image
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.always_on
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.blackbox
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.buffer
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.icg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.inverter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.io
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.isolation
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.latch
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.logical
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.macro
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.physical
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.power_switch
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.register
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.std_cell
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.vth:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.multibit.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.name
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name design.route.drc.image
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.cputime
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.cputime.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.log
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.hostname
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.load
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.os
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.memory
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.memory.resident
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.realtime
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.realtime.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.root_config
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.run_directory
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.run_tag
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.step.tcl
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.template.type
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.tool_list
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flow.user
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name flowtool.status
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name messages
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name name
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.clock
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.internal
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.internal.type:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.leakage
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.leakage.type:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.switching
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name power.switching.type:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.drc
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.drc.antenna
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.drc.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.map.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.overflow
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.overflow.vertical
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.shielding.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.multicut
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.singlecut
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.via.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name route.wirelength
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.feps
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.histogram
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.tns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.type
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.wns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.feps
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.histogram
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.tns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.type
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.wns
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.si.glitches
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name timing.si.noise
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name transition.*
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name transition.count
[05/17 12:37:08     18s] <CMD> um::get_metric_definition -name transition.max
[05/17 12:37:08     18s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_init.tcl'.
[05/17 12:37:08     18s] ### End verbose source output for 'scripts/main.tcl'.
[05/17 12:37:08     18s] ### Start verbose source output (echo mode) for 'scripts/quality-of-life.tcl' ...
[05/17 12:37:08     18s] # set timing_report_enable_clock_object_in_from_to true
<CMD> get_message -id GLOBAL-100 -suppress
[05/17 12:37:08     18s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 12:37:08     18s] <CMD> set timing_report_enable_clock_object_in_from_to true
[05/17 12:37:08     18s] # set report_timing_format \
  "instance arc cell transition delay arrival required"
<CMD> get_message -id GLOBAL-100 -suppress
[05/17 12:37:08     18s] <CMD> get_message -id GLOBAL-100 -suppress
[05/17 12:37:08     18s] <CMD> set report_timing_format {instance arc cell transition delay arrival required}
[05/17 12:37:08     18s] # setOptMode -timeDesignCompressReports false
<CMD> setOptMode -timeDesignCompressReports false
[05/17 12:37:08     18s] ### End verbose source output for 'scripts/quality-of-life.tcl'.
[05/17 12:37:08     18s] ### Start verbose source output (echo mode) for 'scripts/floorplan.tcl' ...
[05/17 12:37:08     18s] # set core_aspect_ratio   0.6;
[05/17 12:37:08     18s] # set core_density_target 0.30;
[05/17 12:37:08     18s] # set pwr_net_list {VDD VSS};
[05/17 12:37:08     18s] # set M1_min_width   [dbGet [dbGetLayerByZ 1].minWidth]
# set M1_min_spacing [dbGet [dbGetLayerByZ 1].minSpacing]
# set savedvars(p_ring_width)   [expr 48 * $M1_min_width];
[05/17 12:37:08     18s] # set savedvars(p_ring_spacing) [expr 24 * $M1_min_spacing];
[05/17 12:37:08     18s] # set core_margin_t [expr ([llength $pwr_net_list] * ($savedvars(p_ring_width) + $savedvars(p_ring_spacing))) + $savedvars(p_ring_spacing)]
# set core_margin_b [expr ([llength $pwr_net_list] * ($savedvars(p_ring_width) + $savedvars(p_ring_spacing))) + $savedvars(p_ring_spacing)]
# set core_margin_r [expr ([llength $pwr_net_list] * ($savedvars(p_ring_width) + $savedvars(p_ring_spacing))) + $savedvars(p_ring_spacing)]
# set core_margin_l [expr ([llength $pwr_net_list] * ($savedvars(p_ring_width) + $savedvars(p_ring_spacing))) + $savedvars(p_ring_spacing)]
# floorPlan -r $core_aspect_ratio $core_density_target \
             $core_margin_l $core_margin_b $core_margin_r $core_margin_t
<CMD> floorPlan -r 0.6 0.30 28.56 28.56 28.56 28.56
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/17 12:37:08     18s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/17 12:37:08     18s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/17 12:37:08     18s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/17 12:37:08     18s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/17 12:37:08     18s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/17 12:37:08     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/17 12:37:08     18s] # setFlipping s
<CMD> setFlipping s
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:37:08     18s] Type 'man IMPFP-3961' for more detail.
[05/17 12:37:08     18s] # planDesign
<CMD> planDesign
[05/17 12:37:08     18s] #% Begin planDesign (date=05/17 12:37:08, mem=1109.4M)
[05/17 12:37:08     18s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[05/17 12:37:08     18s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[05/17 12:37:08     18s] **WARN: (IMPTCM-77):	Option "-honorOrientation" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/17 12:37:08     18s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[05/17 12:37:08     18s] **WARN: (IMPTCM-77):	Option "-savePlacement" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/17 12:37:08     18s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[05/17 12:37:08     18s] **WARN: (IMPTCM-77):	Option "-moduleAware" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/17 12:37:08     18s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1412.5M
[05/17 12:37:08     18s] Deleted 0 physical inst  (cell - / prefix -).
[05/17 12:37:08     18s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1412.5M
[05/17 12:37:08     18s] ***** New seed flow = 1. *****  
[05/17 12:37:08     18s] Ignore PD Guides: numIgnoredGuide = 0 
[05/17 12:37:08     18s] INFO: #ExclusiveGroups=0
[05/17 12:37:08     18s] INFO: There are no Exclusive Groups.
[05/17 12:37:08     18s] Extracting standard cell pins and blockage ...... 
[05/17 12:37:08     18s] Pin and blockage extraction finished
[05/17 12:37:08     18s] Extracting macro/IO cell pins and blockage ...... 
[05/17 12:37:08     18s] Pin and blockage extraction finished
[05/17 12:37:08     18s] *** Starting "NanoPlace(TM) placement v#4 (mem=1413.5M)" ...
[05/17 12:37:08     18s] Wait...
[05/17 12:37:08     18s] *** Build Buffered Sizing Timing Model
[05/17 12:37:08     18s] (cpu=0:00:00.0 mem=1436.0M) ***
[05/17 12:37:08     18s] *** Build Virtual Sizing Timing Model
[05/17 12:37:08     18s] (cpu=0:00:00.0 mem=1436.0M) ***
[05/17 12:37:08     18s] No user-set net weight.
[05/17 12:37:08     18s] Net fanout histogram:
[05/17 12:37:08     18s] 2		: 2 (40.0%) nets
[05/17 12:37:08     18s] 3		: 1 (20.0%) nets
[05/17 12:37:08     18s] 4     -	14	: 2 (40.0%) nets
[05/17 12:37:08     18s] 15    -	39	: 0 (0.0%) nets
[05/17 12:37:08     18s] 40    -	79	: 0 (0.0%) nets
[05/17 12:37:08     18s] 80    -	159	: 0 (0.0%) nets
[05/17 12:37:08     18s] 160   -	319	: 0 (0.0%) nets
[05/17 12:37:08     18s] 320   -	639	: 0 (0.0%) nets
[05/17 12:37:08     18s] 640   -	1279	: 0 (0.0%) nets
[05/17 12:37:08     18s] 1280  -	2559	: 0 (0.0%) nets
[05/17 12:37:08     18s] 2560  -	5119	: 0 (0.0%) nets
[05/17 12:37:08     18s] 5120+		: 0 (0.0%) nets
[05/17 12:37:08     18s] no activity file in design. spp won't run.
[05/17 12:37:08     18s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[05/17 12:37:08     18s] z: 1, totalTracks: 1
[05/17 12:37:08     18s] z: 3, totalTracks: 1
[05/17 12:37:08     18s] z: 5, totalTracks: 1
[05/17 12:37:08     18s] #spOpts: N=130 
[05/17 12:37:08     18s] All LLGs are deleted
[05/17 12:37:08     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] #std cell=4 (0 fixed + 4 movable) #buf cell=4 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/17 12:37:08     18s] #ioInst=0 #net=4 #term=11 #term/net=2.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
[05/17 12:37:08     18s] stdCell: 4 single + 0 double + 0 multi
[05/17 12:37:08     18s] Total standard cell length = 0.4478 (mm), area = 0.0042 (mm^2)
[05/17 12:37:08     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1436.0M
[05/17 12:37:08     18s] Core basic site is unitasc
[05/17 12:37:08     18s] **Info: (IMPSP-307): Design contains fractional 12 cells.
[05/17 12:37:08     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.006, MEM:1436.0M
[05/17 12:37:08     18s] SiteArray: non-trimmed site array dimensions = 9 x 338
[05/17 12:37:08     18s] SiteArray: use 20,480 bytes
[05/17 12:37:08     18s] SiteArray: current memory after site array memory allocation 1436.0M
[05/17 12:37:08     18s] SiteArray: FP blocked sites are writable
[05/17 12:37:08     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[05/17 12:37:08     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1436.0M
[05/17 12:37:08     18s] Process 0 wires and vias for routing blockage analysis
[05/17 12:37:08     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.006, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1436.0M
[05/17 12:37:08     18s] ADSU 0.300 -> 0.300. GS 75.200
[05/17 12:37:08     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1436.0M
[05/17 12:37:08     18s] Average module density = 0.300.
[05/17 12:37:08     18s] Density for the design = 0.300.
[05/17 12:37:08     18s]        = stdcell_area 914 sites (4210 um^2) / alloc_area 3042 sites (14011 um^2).
[05/17 12:37:08     18s] Pin Density = 0.003616.
[05/17 12:37:08     18s]             = total # of pins 11 / total area 3042.
[05/17 12:37:08     18s] OPERPROF: Starting spMPad at level 1, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Starting spContextMPad at level 2, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] InitPadU 0.300 -> 0.300 for top
[05/17 12:37:08     18s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[05/17 12:37:08     18s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[05/17 12:37:08     18s] === lastAutoLevel = 5 
[05/17 12:37:08     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Starting spInitNetWt at level 1, MEM:1436.0M
[05/17 12:37:08     18s] no activity file in design. spp won't run.
[05/17 12:37:08     18s] [spp] 0
[05/17 12:37:08     18s] [adp] 0:1:1:3
[05/17 12:37:08     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1436.0M
[05/17 12:37:08     18s] OPERPROF: Starting npMain at level 1, MEM:1436.0M
[05/17 12:37:09     18s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/17 12:37:09     18s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/17 12:37:09     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1438.0M
[05/17 12:37:09     18s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:1.018, MEM:1438.0M
[05/17 12:37:09     18s] User specified -module_cluster_mode =  0 
[05/17 12:37:09     18s] OPERPROF: Starting npMain at level 1, MEM:1438.0M
[05/17 12:37:09     18s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/17 12:37:09     18s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[05/17 12:37:09     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1438.0M
[05/17 12:37:09     18s] Iteration  3: Total net bbox = 1.057e+02 (2.56e+01 8.01e+01)
[05/17 12:37:09     18s]               Est.  stn bbox = 1.057e+02 (2.56e+01 8.01e+01)
[05/17 12:37:09     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1438.0M
[05/17 12:37:09     18s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.003, MEM:1438.0M
[05/17 12:37:09     18s] OPERPROF: Starting npMain at level 1, MEM:1438.0M
[05/17 12:37:09     18s] Iteration  4: Total net bbox = 1.057e+02 (2.56e+01 8.01e+01)
[05/17 12:37:09     18s]               Est.  stn bbox = 1.057e+02 (2.56e+01 8.01e+01)
[05/17 12:37:09     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1438.0M
[05/17 12:37:09     18s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.003, MEM:1438.0M
[05/17 12:37:09     18s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1438.0M
[05/17 12:37:09     18s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/17 12:37:09     18s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1438.0M
[05/17 12:37:09     18s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1438.0M
[05/17 12:37:09     18s] Starting Early Global Route rough congestion estimation: mem = 1438.0M
[05/17 12:37:09     18s] (I)       Started Import and model ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Create place DB ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Import place data ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read instances and placement ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read nets ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Create route DB ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       == Non-default Options ==
[05/17 12:37:09     18s] (I)       Print mode                                         : 2
[05/17 12:37:09     18s] (I)       Stop if highly congested                           : false
[05/17 12:37:09     18s] (I)       Maximum routing layer                              : 6
[05/17 12:37:09     18s] (I)       Assign partition pins                              : false
[05/17 12:37:09     18s] (I)       Support large GCell                                : true
[05/17 12:37:09     18s] (I)       Number of threads                                  : 16
[05/17 12:37:09     18s] (I)       Number of rows per GCell                           : 4
[05/17 12:37:09     18s] (I)       Max num rows per GCell                             : 32
[05/17 12:37:09     18s] (I)       Method to set GCell size                           : row
[05/17 12:37:09     18s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/17 12:37:09     18s] (I)       Started Import route data (16T) ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Use row-based GCell size
[05/17 12:37:09     18s] (I)       Use row-based GCell align
[05/17 12:37:09     18s] (I)       GCell unit size   : 9400
[05/17 12:37:09     18s] (I)       GCell multiplier  : 4
[05/17 12:37:09     18s] (I)       GCell row height  : 9400
[05/17 12:37:09     18s] (I)       Actual row height : 9400
[05/17 12:37:09     18s] (I)       GCell align ref   : 28980 28560
[05/17 12:37:09     18s] [NR-eGR] Track table information for default rule: 
[05/17 12:37:09     18s] [NR-eGR] li1 has no routable track
[05/17 12:37:09     18s] [NR-eGR] met1 has single uniform track structure
[05/17 12:37:09     18s] [NR-eGR] met2 has single uniform track structure
[05/17 12:37:09     18s] [NR-eGR] met3 has single uniform track structure
[05/17 12:37:09     18s] [NR-eGR] met4 has single uniform track structure
[05/17 12:37:09     18s] [NR-eGR] met5 has single uniform track structure
[05/17 12:37:09     18s] (I)       ===========================================================================
[05/17 12:37:09     18s] (I)       == Report All Rule Vias ==
[05/17 12:37:09     18s] (I)       ===========================================================================
[05/17 12:37:09     18s] (I)        Via Rule : (Default)
[05/17 12:37:09     18s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/17 12:37:09     18s] (I)       ---------------------------------------------------------------------------
[05/17 12:37:09     18s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[05/17 12:37:09     18s] (I)        2    8 : M1M2_PR_M                   6 : M1M2_PR                  
[05/17 12:37:09     18s] (I)        3   12 : M2M3_PR_R                  11 : M2M3_PR                  
[05/17 12:37:09     18s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[05/17 12:37:09     18s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[05/17 12:37:09     18s] (I)       ===========================================================================
[05/17 12:37:09     18s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read routing blockages ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read instance blockages ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read PG blockages ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] [NR-eGR] Read 0 PG shapes
[05/17 12:37:09     18s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read boundary cut boxes ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] [NR-eGR] #Routing Blockages  : 0
[05/17 12:37:09     18s] [NR-eGR] #Instance Blockages : 204
[05/17 12:37:09     18s] [NR-eGR] #PG Blockages       : 0
[05/17 12:37:09     18s] [NR-eGR] #Halo Blockages     : 0
[05/17 12:37:09     18s] [NR-eGR] #Boundary Blockages : 0
[05/17 12:37:09     18s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read blackboxes ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/17 12:37:09     18s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read prerouted ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/17 12:37:09     18s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read unlegalized nets ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read nets ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] [NR-eGR] Read numTotalNets=2  numIgnoredNets=0
[05/17 12:37:09     18s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Set up via pillars ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       early_global_route_priority property id does not exist.
[05/17 12:37:09     18s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Model blockages into capacity
[05/17 12:37:09     18s] (I)       Read Num Blocks=204  Num Prerouted Wires=0  Num CS=0
[05/17 12:37:09     18s] (I)       Started Initialize 3D capacity ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Layer 1 (H) : #blockages 204 : #preroutes 0
[05/17 12:37:09     18s] (I)       Layer 2 (V) : #blockages 0 : #preroutes 0
[05/17 12:37:09     18s] (I)       Layer 3 (H) : #blockages 0 : #preroutes 0
[05/17 12:37:09     18s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/17 12:37:09     18s] (I)       Layer 5 (H) : #blockages 0 : #preroutes 0
[05/17 12:37:09     18s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       -- layer congestion ratio --
[05/17 12:37:09     18s] (I)       Layer 1 : 0.100000
[05/17 12:37:09     18s] (I)       Layer 2 : 0.700000
[05/17 12:37:09     18s] (I)       Layer 3 : 0.700000
[05/17 12:37:09     18s] (I)       Layer 4 : 0.700000
[05/17 12:37:09     18s] (I)       Layer 5 : 0.700000
[05/17 12:37:09     18s] (I)       Layer 6 : 0.700000
[05/17 12:37:09     18s] (I)       ----------------------------
[05/17 12:37:09     18s] (I)       Number of ignored nets                =      0
[05/17 12:37:09     18s] (I)       Number of connected nets              =      0
[05/17 12:37:09     18s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of clock nets                  =      0.  Ignored: No
[05/17 12:37:09     18s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/17 12:37:09     18s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/17 12:37:09     18s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Read aux data ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Others data preparation ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Create route kernel ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Ndr track 0 does not exist
[05/17 12:37:09     18s] (I)       ---------------------Grid Graph Info--------------------
[05/17 12:37:09     18s] (I)       Routing area        : (0, 0) - (224020, 141780)
[05/17 12:37:09     18s] (I)       Core area           : (28980, 28560) - (195040, 113160)
[05/17 12:37:09     18s] (I)       Site width          :   490  (dbu)
[05/17 12:37:09     18s] (I)       Row height          :  9400  (dbu)
[05/17 12:37:09     18s] (I)       GCell row height    :  9400  (dbu)
[05/17 12:37:09     18s] (I)       GCell width         : 37600  (dbu)
[05/17 12:37:09     18s] (I)       GCell height        : 37600  (dbu)
[05/17 12:37:09     18s] (I)       Grid                :     6     4     6
[05/17 12:37:09     18s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/17 12:37:09     18s] (I)       Vertical capacity   :     0     0 37600     0 37600     0
[05/17 12:37:09     18s] (I)       Horizontal capacity :     0 37600     0 37600     0 37600
[05/17 12:37:09     18s] (I)       Default wire width  :   170   140   140   300   300  1600
[05/17 12:37:09     18s] (I)       Default wire space  :   170   140   140   300   300  1600
[05/17 12:37:09     18s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[05/17 12:37:09     18s] (I)       Default pitch size  :   340   340   460   610   690  3660
[05/17 12:37:09     18s] (I)       First track coord   :     0   170   230   670   920  3110
[05/17 12:37:09     18s] (I)       Num tracks per GCell: 110.59 110.59 81.74 61.64 54.49 10.27
[05/17 12:37:09     18s] (I)       Total num of tracks :     0   417   487   232   324    38
[05/17 12:37:09     18s] (I)       Num of masks        :     1     1     1     1     1     1
[05/17 12:37:09     18s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/17 12:37:09     18s] (I)       --------------------------------------------------------
[05/17 12:37:09     18s] 
[05/17 12:37:09     18s] [NR-eGR] ============ Routing rule table ============
[05/17 12:37:09     18s] [NR-eGR] Rule id: 0  Nets: 2 
[05/17 12:37:09     18s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/17 12:37:09     18s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[05/17 12:37:09     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/17 12:37:09     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/17 12:37:09     18s] [NR-eGR] ========================================
[05/17 12:37:09     18s] [NR-eGR] 
[05/17 12:37:09     18s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/17 12:37:09     18s] (I)       blocked tracks on layer2 : = 352 / 2502 (14.07%)
[05/17 12:37:09     18s] (I)       blocked tracks on layer3 : = 0 / 1948 (0.00%)
[05/17 12:37:09     18s] (I)       blocked tracks on layer4 : = 0 / 1392 (0.00%)
[05/17 12:37:09     18s] (I)       blocked tracks on layer5 : = 0 / 1296 (0.00%)
[05/17 12:37:09     18s] (I)       blocked tracks on layer6 : = 0 / 228 (0.00%)
[05/17 12:37:09     18s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Reset routing kernel
[05/17 12:37:09     18s] (I)       Started Initialization ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       numLocalWires=0  numGlobalNetBranches=0  numLocalNetBranches=0
[05/17 12:37:09     18s] (I)       totalPins=5  totalGlobalPin=5 (100.00%)
[05/17 12:37:09     18s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Generate topology (16T) ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1442.03 MB )
[05/17 12:37:09     18s] (I)       total 2D Cap : 7052 = (3808 H, 3244 V)
[05/17 12:37:09     18s] (I)       
[05/17 12:37:09     18s] (I)       ============  Phase 1a Route ============
[05/17 12:37:09     18s] (I)       Started Phase 1a ( Curr Mem: 1442.03 MB )
[05/17 12:37:09     18s] (I)       Started Pattern routing (16T) ( Curr Mem: 1442.03 MB )
[05/17 12:37:09     18s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/17 12:37:09     18s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Usage: 5 = (3 H, 2 V) = (0.08% H, 0.06% V) = (1.128e+02um H, 7.520e+01um V)
[05/17 12:37:09     18s] (I)       Started Add via demand to 2D ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       
[05/17 12:37:09     18s] (I)       ============  Phase 1b Route ============
[05/17 12:37:09     18s] (I)       Started Phase 1b ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Usage: 5 = (3 H, 2 V) = (0.08% H, 0.06% V) = (1.128e+02um H, 7.520e+01um V)
[05/17 12:37:09     18s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/17 12:37:09     18s] 
[05/17 12:37:09     18s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] (I)       Started Export 2D cong map ( Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/17 12:37:09     18s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.03 MB )
[05/17 12:37:09     18s] Finished Early Global Route rough congestion estimation: mem = 1438.0M
[05/17 12:37:09     18s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.059, MEM:1438.0M
[05/17 12:37:09     18s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/17 12:37:09     18s] OPERPROF: Starting CDPad at level 1, MEM:1438.0M
[05/17 12:37:09     18s] CDPadU 0.300 -> 0.312. R=0.300, N=4, GS=37.600
[05/17 12:37:09     18s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.009, MEM:1438.0M
[05/17 12:37:09     18s] OPERPROF: Starting npMain at level 1, MEM:1438.0M
[05/17 12:37:10     18s] OPERPROF:   Starting npPlace at level 2, MEM:1468.0M
[05/17 12:37:10     18s] Total number of setup views is 1.
[05/17 12:37:10     18s] Total number of active setup views is 1.
[05/17 12:37:10     18s] Active setup views:
[05/17 12:37:10     18s]     analysis_default
[05/17 12:37:10     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.002, MEM:1468.0M
[05/17 12:37:10     18s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:1.010, MEM:1468.0M
[05/17 12:37:10     18s] Global placement CDP skipped at cutLevel 3.
[05/17 12:37:10     18s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[05/17 12:37:10     18s] User specified -fenceSpacing =  -1.0000 
[05/17 12:37:10     18s] User specified fence spacing: -1.0000 um
[05/17 12:37:10     18s] *** The nonConstraint instance area ratio is 0.132535 
[05/17 12:37:10     18s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[05/17 12:37:10     18s] Start Auto fence creation, hasNoConInst = 1  .
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] ================== Start Auto-Fence Creation ==================
[05/17 12:37:10     18s] User define fence spacing: -1.0000 um
[05/17 12:37:10     18s] Number of Movable Guide      : 0
[05/17 12:37:10     18s] Number of Movable Region     : 0
[05/17 12:37:10     18s] Number of Movable Fence      : 0
[05/17 12:37:10     18s] Number of Movable Soft Guide : 0
[05/17 12:37:10     18s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[05/17 12:37:10     18s] Total Prefixed Objects       : 0
[05/17 12:37:10     18s] Total Partition Cut Objects  : 0
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] Number of Nested Objects    : 0
[05/17 12:37:10     18s] Number of Non-Nested Objects: 0
[05/17 12:37:10     18s] Number of Nested Sets       : 0
[05/17 12:37:10     18s] Number of Master&Clone Pairs: 0
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] Fence Spacing: 2.0000 um
[05/17 12:37:10     18s] Snap Spacing: X(0.4900 um), Y(9.4000 um)
[05/17 12:37:10     18s] Fence2Core Spaceing: 0.0000 um
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] ==== Design Information ====
[05/17 12:37:10     18s] Core site: (28980, 28560) - (195040, 113160)
[05/17 12:37:10     18s] Design Whitespace% : 100.00%
[05/17 12:37:10     18s] Maximum Logical Level: 0
[05/17 12:37:10     18s] Has Non-constraint Instance: 1
[05/17 12:37:10     18s] Allow Disjoint Whitespace: 0
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] ==To Place Non-Nested Objects==
[05/17 12:37:10     18s] Targets: 
[05/17 12:37:10     18s] Number of Total Targets: 0
[05/17 12:37:10     18s] 
[05/17 12:37:10     18s] ================== Finished Auto-Fence Creation ===============
[05/17 12:37:10     18s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1479.5M, mem_delta = 11.5M) ***
[05/17 12:37:10     18s] End Auto fence creation 1.
[05/17 12:37:10     18s] Iteration  5: Total net bbox = 6.027e+02 (3.07e+02 2.95e+02)
[05/17 12:37:10     18s]               Est.  stn bbox = 6.136e+02 (3.14e+02 3.00e+02)
[05/17 12:37:10     18s]               cpu = 0:00:00.1 real = 0:00:02.0 mem = 1479.5M
[05/17 12:37:10     18s] *** cost = 6.027e+02 (3.07e+02 2.95e+02) (cpu for global=0:00:00.1) real=459115:37:10***
[05/17 12:37:10     18s] Placement multithread real runtime: 459115:37:10 with 16 threads.
[05/17 12:37:10     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1479.5M
[05/17 12:37:10     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/17 12:37:10     18s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/17 12:37:10     18s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:02.0
[05/17 12:37:10     18s] *** Free Virtual Timing Model ...(mem=1479.5M)
[05/17 12:37:11     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/17 12:37:11     18s] UM:*                                                                   final
[05/17 12:37:11     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/17 12:37:11     18s] UM:*                                                                   global_place
[05/17 12:37:11     18s] checkFence: found no fence violation.
[05/17 12:37:11     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/17 12:37:11     18s] Checking routing tracks.....
[05/17 12:37:11     18s] Checking other grids.....
[05/17 12:37:11     18s] Checking FINFET Grid is on Manufacture Grid.....
[05/17 12:37:11     18s] Checking core/die box is on Grid.....
[05/17 12:37:11     18s] **WARN: (IMPFP-7238):	CORE's corner: (195.0400000000 , 113.1600000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[05/17 12:37:11     18s] Checking snap rule ......
[05/17 12:37:11     18s] Checking Row is on grid......
[05/17 12:37:11     18s] Checking AreaIO row.....
[05/17 12:37:11     18s] Checking row out of die ...
[05/17 12:37:11     18s] Checking routing blockage.....
[05/17 12:37:11     18s] Checking components.....
[05/17 12:37:11     18s] Checking IO Pads out of die...
[05/17 12:37:11     18s] Checking constraints (guide/region/fence).....
[05/17 12:37:11     18s] Checking groups.....
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] Checking Preroutes.....
[05/17 12:37:11     18s] No. of regular pre-routes not on tracks : 0 
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] Reporting Utilizations.....
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] Core utilization  = 29.963735
[05/17 12:37:11     18s] Effective Utilizations
[05/17 12:37:11     18s] z: 1, totalTracks: 1
[05/17 12:37:11     18s] z: 3, totalTracks: 1
[05/17 12:37:11     18s] z: 5, totalTracks: 1
[05/17 12:37:11     18s] #spOpts: N=130 
[05/17 12:37:11     18s] All LLGs are deleted
[05/17 12:37:11     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1479.5M
[05/17 12:37:11     18s] Core basic site is unitasc
[05/17 12:37:11     18s] **Info: (IMPSP-307): Design contains fractional 12 cells.
[05/17 12:37:11     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.008, MEM:1479.5M
[05/17 12:37:11     18s] Fast DP-INIT is on for default
[05/17 12:37:11     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[05/17 12:37:11     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1479.5M
[05/17 12:37:11     18s] Average module density = 0.300.
[05/17 12:37:11     18s] Density for the design = 0.300.
[05/17 12:37:11     18s]        = stdcell_area 914 sites (4210 um^2) / alloc_area 3042 sites (14011 um^2).
[05/17 12:37:11     18s] Pin Density = 0.003616.
[05/17 12:37:11     18s]             = total # of pins 11 / total area 3042.
[05/17 12:37:11     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1479.5M
[05/17 12:37:11     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1479.5M
[05/17 12:37:11     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:37:11     18s] Severity  ID               Count  Summary                                  
[05/17 12:37:11     18s] WARNING   IMPFP-7238           1  CORE's corner: %s is NOT on %s,  Please ...
[05/17 12:37:11     18s] WARNING   IMPAFP-9024          3  This command is hidden and will be obsol...
[05/17 12:37:11     18s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[05/17 12:37:11     18s] *** Message Summary: 7 warning(s), 0 error(s)
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] #% End planDesign (date=05/17 12:37:11, total cpu=0:00:00.3, real=0:00:03.0, peak res=1146.3M, current mem=1124.2M)
[05/17 12:37:11     18s] ### End verbose source output for 'scripts/floorplan.tcl'.
[05/17 12:37:11     18s] ### Start verbose source output (echo mode) for 'scripts/add-endcaps-welltaps.tcl' ...
[05/17 12:37:11     18s] # echo "skipping add-endcaps-welltaps.tcl"
### End verbose source output for 'scripts/add-endcaps-welltaps.tcl'.
[05/17 12:37:11     18s] ### Start verbose source output (echo mode) for 'scripts/pin-assignments.tcl' ...
[05/17 12:37:11     18s] # set all_ports       [dbGet top.terms.name -v *clk*]
# set num_ports       [llength $all_ports]
# set half_ports_idx  [expr $num_ports / 2]
# set pins_left_half  [lrange $all_ports 0               [expr $half_ports_idx - 1]]
# set pins_right_half [lrange $all_ports $half_ports_idx [expr $num_ports - 1]     ]
# set half_left_idx   [expr [llength $pins_left_half] / 2]
# puts "pins_left_half: $pins_left_half"
# puts "half_left_idx: $pins_left_half"
# set ports_layer M4
### End verbose source output for 'scripts/pin-assignments.tcl'.
[05/17 12:37:11     18s] ### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
[05/17 12:37:11     18s] # timeDesign -preplace -hold -expandedViews -prefix preplace -outDir $vars(rpt_dir)
<CMD> timeDesign -preplace -hold -expandedViews -prefix preplace -outDir reports
[05/17 12:37:11     18s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:18.8/0:00:27.2 (0.7), mem = 1468.5M
[05/17 12:37:11     18s] 
[05/17 12:37:11     18s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[05/17 12:37:11     18s] Set Using Default Delay Limit as 101.
[05/17 12:37:11     18s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/17 12:37:11     18s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[05/17 12:37:11     18s] Set Default Net Delay as 0 ps.
[05/17 12:37:11     18s] Set Default Net Load as 0 pF. 
[05/17 12:37:11     18s] All LLGs are deleted
[05/17 12:37:11     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.012, MEM:1470.5M
[05/17 12:37:11     18s] Fast DP-INIT is on for default
[05/17 12:37:11     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1470.5M
[05/17 12:37:11     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1470.5M
[05/17 12:37:11     18s] Starting delay calculation for Hold views
[05/17 12:37:11     18s] #################################################################################
[05/17 12:37:11     18s] # Design Stage: PreRoute
[05/17 12:37:11     18s] # Design Name: ringosc
[05/17 12:37:11     18s] # Design Mode: 130nm
[05/17 12:37:11     18s] # Analysis Mode: MMMC Non-OCV 
[05/17 12:37:11     18s] # Parasitics Mode: No SPEF/RCDB 
[05/17 12:37:11     18s] # Signoff Settings: SI Off 
[05/17 12:37:11     18s] #################################################################################
[05/17 12:37:11     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.1M, InitMEM = 1488.1M)
[05/17 12:37:11     18s] Calculate delays in Single mode...
[05/17 12:37:11     18s] Start delay calculation (fullDC) (16 T). (MEM=1490.06)
[05/17 12:37:11     18s] End AAE Lib Interpolated Model. (MEM=1501.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:11     19s] Total number of fetched objects 6
[05/17 12:37:11     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:11     19s] End delay calculation. (MEM=1747.59 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:37:11     19s] End delay calculation (fullDC). (MEM=1747.59 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 12:37:11     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1747.6M) ***
[05/17 12:37:11     19s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:19.1 mem=1715.6M)
[05/17 12:37:11     19s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 analysis_default 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+
|analysis_default    |  0.000  |  0.000  |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |    0    |    0    |
+--------------------+---------+---------+

Density: 30.043%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[05/17 12:37:11     19s] Resetting back High Fanout Nets as non-ideal
[05/17 12:37:11     19s] Set Default Net Delay as 1000 ps.
[05/17 12:37:11     19s] Set Default Net Load as 0.5 pF. 
[05/17 12:37:11     19s] Reported timing to dir reports
[05/17 12:37:11     19s] Total CPU time: 0.4 sec
[05/17 12:37:11     19s] Total Real time: 0.0 sec
[05/17 12:37:11     19s] Total Memory Usage: 1470.070312 Mbytes
[05/17 12:37:11     19s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:19.2/0:00:27.6 (0.7), mem = 1470.1M
[05/17 12:37:11     19s] 
[05/17 12:37:11     19s] =============================================================================================
[05/17 12:37:11     19s]  Final TAT Report for timeDesign #2                                             20.13-s083_1
[05/17 12:37:11     19s] =============================================================================================
[05/17 12:37:11     19s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/17 12:37:11     19s] ---------------------------------------------------------------------------------------------
[05/17 12:37:11     19s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 12:37:11     19s] [ FullDelayCalc          ]      1   0:00:00.3  (  61.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/17 12:37:11     19s] [ OptSummaryReport       ]      1   0:00:00.0  (   8.7 % )     0:00:00.3 /  0:00:00.4    1.0
[05/17 12:37:11     19s] [ TimingReport           ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/17 12:37:11     19s] [ GenerateReports        ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/17 12:37:11     19s] [ MISC                   ]          0:00:00.1  (  17.0 % )     0:00:00.1 /  0:00:00.0    0.7
[05/17 12:37:11     19s] ---------------------------------------------------------------------------------------------
[05/17 12:37:11     19s]  timeDesign #2 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/17 12:37:11     19s] ---------------------------------------------------------------------------------------------
[05/17 12:37:11     19s] 
[05/17 12:37:11     19s] # report_ports > $vars(rpt_dir)/$vars(step).ports.rpt
<CMD> report_ports > $vars(rpt_dir)/$vars(step).ports.rpt
[05/17 12:37:11     19s] #################################################################################
[05/17 12:37:11     19s] # Design Stage: PreRoute
[05/17 12:37:11     19s] # Design Name: ringosc
[05/17 12:37:11     19s] # Design Mode: 130nm
[05/17 12:37:11     19s] # Analysis Mode: MMMC Non-OCV 
[05/17 12:37:11     19s] # Parasitics Mode: No SPEF/RCDB 
[05/17 12:37:11     19s] # Signoff Settings: SI Off 
[05/17 12:37:11     19s] #################################################################################
[05/17 12:37:11     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1468.1M, InitMEM = 1468.1M)
[05/17 12:37:11     19s] Calculate delays in Single mode...
[05/17 12:37:11     19s] Start delay calculation (fullDC) (16 T). (MEM=1468.08)
[05/17 12:37:11     19s] End AAE Lib Interpolated Model. (MEM=1479.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:11     19s] Total number of fetched objects 6
[05/17 12:37:11     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:37:11     19s] End delay calculation. (MEM=1739.54 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:37:11     19s] End delay calculation (fullDC). (MEM=1739.54 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 12:37:11     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1739.5M) ***
[05/17 12:37:11     19s] ### End verbose source output for 'scripts/reporting.tcl'.
[05/17 12:37:11     19s] <CMD> getVersion
[05/17 12:37:11     19s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[05/17 12:37:11     19s] #% Begin save design ... (date=05/17 12:37:11, mem=1158.6M)
[05/17 12:37:11     19s] % Begin Save ccopt configuration ... (date=05/17 12:37:11, mem=1161.6M)
[05/17 12:37:12     19s] % End Save ccopt configuration ... (date=05/17 12:37:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.4M, current mem=1163.4M)
[05/17 12:37:12     19s] % Begin Save netlist data ... (date=05/17 12:37:12, mem=1163.4M)
[05/17 12:37:12     19s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/ringosc.v.bin in multi-threaded mode...
[05/17 12:37:12     19s] % End Save netlist data ... (date=05/17 12:37:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.3M, current mem=1172.3M)
[05/17 12:37:12     19s] Saving symbol-table file in separate thread ...
[05/17 12:37:12     19s] Saving congestion map file in separate thread ...
[05/17 12:37:12     19s] % Begin Save AAE data ... (date=05/17 12:37:12, mem=1172.5M)
[05/17 12:37:12     19s] Saving AAE Data ...
[05/17 12:37:12     19s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/ringosc.route.congmap.gz ...
[05/17 12:37:12     19s] % End Save AAE data ... (date=05/17 12:37:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.7M, current mem=1172.7M)
[05/17 12:37:12     19s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/17 12:37:12     19s] Saving mode setting ...
[05/17 12:37:12     19s] Saving global file ...
[05/17 12:37:12     19s] Saving Drc markers ...
[05/17 12:37:12     19s] ... 1 markers are saved ...
[05/17 12:37:12     19s] ... 0 geometry drc markers are saved ...
[05/17 12:37:12     19s] ... 0 antenna drc markers are saved ...
[05/17 12:37:12     19s] Saving special route data file in separate thread ...
[05/17 12:37:12     19s] Saving PG Conn data in separate thread ...
[05/17 12:37:12     19s] Saving placement file in separate thread ...
[05/17 12:37:12     19s] Saving route file in separate thread ...
[05/17 12:37:12     19s] Saving property file in separate thread ...
[05/17 12:37:12     19s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/17 12:37:12     19s] Save Adaptive View Pruning View Names to Binary file
[05/17 12:37:12     19s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:12     19s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:12     19s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1545.1M) ***
[05/17 12:37:12     19s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:12     19s] Saving property file checkpoints/design.checkpoint/save.enc.dat/ringosc.prop
[05/17 12:37:12     19s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1545.1M) ***
[05/17 12:37:12     19s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1545.1M) ***
[05/17 12:37:12     19s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:12     19s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:13     19s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:13     19s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:37:13     19s] % Begin Save power constraints data ... (date=05/17 12:37:13, mem=1177.6M)
[05/17 12:37:13     19s] % End Save power constraints data ... (date=05/17 12:37:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.7M, current mem=1177.7M)
[05/17 12:37:13     20s] Generated self-contained design save.enc.dat
[05/17 12:37:13     20s] #% End save design ... (date=05/17 12:37:13, total cpu=0:00:00.7, real=0:00:02.0, peak res=1209.3M, current mem=1180.5M)
[05/17 12:37:13     20s] *** Message Summary: 0 warning(s), 0 error(s)
[05/17 12:37:13     20s] 
[05/17 12:37:13     20s] 
[05/17 12:37:13     20s] *** Memory Usage v#2 (Current mem = 1552.422M, initial mem = 275.727M) ***
[05/17 12:37:13     20s] 
[05/17 12:37:13     20s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:37:13     20s] Severity  ID               Count  Summary                                  
[05/17 12:37:13     20s] WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
[05/17 12:37:13     20s] WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 12:37:13     20s] WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 12:37:13     20s] WARNING   IMPFP-7238           1  CORE's corner: %s is NOT on %s,  Please ...
[05/17 12:37:13     20s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/17 12:37:13     20s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/17 12:37:13     20s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/17 12:37:13     20s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[05/17 12:37:13     20s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[05/17 12:37:13     20s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 12:37:13     20s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/17 12:37:13     20s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/17 12:37:13     20s] WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
[05/17 12:37:13     20s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/17 12:37:13     20s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[05/17 12:37:13     20s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/17 12:37:13     20s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/17 12:37:13     20s] WARNING   IMPAFP-9024          4  This command is hidden and will be obsol...
[05/17 12:37:13     20s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[05/17 12:37:13     20s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/17 12:37:13     20s] *** Message Summary: 70 warning(s), 0 error(s)
[05/17 12:37:13     20s] 
[05/17 12:37:13     20s] --- Ending "Innovus" (totcpu=0:00:20.1, real=0:00:30.0, mem=1552.4M) ---
