// Seed: 2335120705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = 1'b0;
endmodule
module module_1 (
    inout  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    output tri   id_3,
    output tri   id_4,
    output wand  id_5,
    input  wire  id_6,
    output tri1  id_7,
    output wire  id_8,
    input  tri   id_9,
    input  uwire id_10,
    output tri0  id_11,
    output wor   id_12
);
  wire id_14;
  module_0(
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_15;
endmodule
