# ALU
ALU_system_verilog

Test_bench was given while i have to create an ALU with specific tasks that were instructed as given in the pictorial format..
ONLY module design has been created... by me..
Test bench was given.. 

EDA-PLAYGROUND LINK FOR CODE.. 
https://www.edaplayground.com/x/w9qv
