//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_61
.address_size 64

	// .globl	metropolis_kernel

.visible .entry metropolis_kernel(
	.param .u64 metropolis_kernel_param_0,
	.param .u64 metropolis_kernel_param_1,
	.param .u32 metropolis_kernel_param_2,
	.param .u32 metropolis_kernel_param_3,
	.param .u32 metropolis_kernel_param_4,
	.param .u32 metropolis_kernel_param_5,
	.param .f32 metropolis_kernel_param_6,
	.param .u32 metropolis_kernel_param_7
)
{
	.reg .pred 	%p<62>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [metropolis_kernel_param_0];
	ld.param.u64 	%rd3, [metropolis_kernel_param_1];
	ld.param.u32 	%r36, [metropolis_kernel_param_2];
	ld.param.u32 	%r37, [metropolis_kernel_param_3];
	ld.param.u32 	%r38, [metropolis_kernel_param_4];
	ld.param.u32 	%r39, [metropolis_kernel_param_5];
	ld.param.f32 	%f2, [metropolis_kernel_param_6];
	ld.param.u32 	%r40, [metropolis_kernel_param_7];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r41, %ntid.x;
	mov.u32 	%r42, %ctaid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r1, %r42, %r41, %r43;
	setp.ge.u32 	%p2, %r1, %r40;
	@%p2 bra 	$L__BB0_30;

	cvta.to.global.u64 	%rd5, %rd3;
	cvt.u64.u32 	%rd6, %r1;
	add.s64 	%rd2, %rd1, %rd6;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd5, %rd7;
	cvt.rn.f32.u32 	%f3, %r39;
	ld.global.f32 	%f1, [%rd8];
	mul.f32 	%f4, %f1, %f3;
	cvt.rzi.u32.f32 	%r2, %f4;
	ld.global.u8 	%rs1, [%rd2];
	cvt.u32.u16 	%r44, %rs1;
	and.b32  	%r45, %r44, 255;
	setp.eq.s32 	%p3, %r2, %r45;
	@%p3 bra 	$L__BB0_30;

	mul.lo.s32 	%r48, %r37, %r36;
	div.u32 	%r3, %r1, %r48;
	mul.lo.s32 	%r49, %r3, %r48;
	sub.s32 	%r50, %r1, %r49;
	div.u32 	%r4, %r50, %r36;
	mul.lo.s32 	%r51, %r4, %r36;
	sub.s32 	%r5, %r50, %r51;
	cvt.u16.u32 	%rs2, %r2;
	add.s32 	%r52, %r5, 1;
	setp.lt.s32 	%p4, %r52, 0;
	mov.u32 	%r81, 0;
	setp.ge.s32 	%p5, %r52, %r36;
	or.pred  	%p6, %p4, %p5;
	mov.u32 	%r82, %r81;
	@%p6 bra 	$L__BB0_6;

	setp.lt.s32 	%p7, %r4, 0;
	setp.ge.s32 	%p8, %r4, %r37;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;

	setp.lt.s32 	%p10, %r3, 0;
	setp.ge.s32 	%p11, %r3, %r38;
	or.pred  	%p12, %p11, %p10;
	mov.u32 	%r82, %r81;
	@%p12 bra 	$L__BB0_6;

	ld.global.u8 	%rs3, [%rd2+1];
	setp.eq.s16 	%p13, %rs3, %rs1;
	selp.u32 	%r81, 1, 0, %p13;
	and.b16  	%rs5, %rs2, 255;
	setp.eq.s16 	%p14, %rs3, %rs5;
	selp.u32 	%r82, 1, 0, %p14;

$L__BB0_6:
	add.s32 	%r10, %r5, -1;
	setp.lt.s32 	%p15, %r10, 0;
	setp.ge.s32 	%p16, %r10, %r36;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_10;

	setp.lt.s32 	%p18, %r4, 0;
	setp.ge.s32 	%p19, %r4, %r37;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_10;

	setp.lt.s32 	%p21, %r3, 0;
	setp.ge.s32 	%p22, %r3, %r38;
	or.pred  	%p23, %p22, %p21;
	@%p23 bra 	$L__BB0_10;

	mad.lo.s32 	%r57, %r3, %r37, %r4;
	mad.lo.s32 	%r58, %r57, %r36, %r10;
	cvt.u64.u32 	%rd9, %r58;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u8 	%rs6, [%rd10];
	setp.eq.s16 	%p24, %rs6, %rs1;
	selp.u32 	%r59, 1, 0, %p24;
	add.s32 	%r81, %r81, %r59;
	and.b16  	%rs8, %rs2, 255;
	setp.eq.s16 	%p25, %rs6, %rs8;
	selp.u32 	%r60, 1, 0, %p25;
	add.s32 	%r82, %r82, %r60;

$L__BB0_10:
	add.s32 	%r15, %r4, 1;
	setp.ge.s32 	%p26, %r5, %r36;
	setp.lt.s32 	%p27, %r5, 0;
	or.pred  	%p1, %p27, %p26;
	@%p1 bra 	$L__BB0_14;

	setp.lt.s32 	%p28, %r15, 0;
	setp.ge.s32 	%p29, %r15, %r37;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	$L__BB0_14;

	setp.lt.s32 	%p31, %r3, 0;
	setp.ge.s32 	%p32, %r3, %r38;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	$L__BB0_14;

	mad.lo.s32 	%r61, %r3, %r37, %r15;
	mad.lo.s32 	%r62, %r61, %r36, %r5;
	cvt.u64.u32 	%rd11, %r62;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u8 	%rs9, [%rd12];
	setp.eq.s16 	%p34, %rs9, %rs1;
	selp.u32 	%r63, 1, 0, %p34;
	add.s32 	%r81, %r81, %r63;
	and.b16  	%rs11, %rs2, 255;
	setp.eq.s16 	%p35, %rs9, %rs11;
	selp.u32 	%r64, 1, 0, %p35;
	add.s32 	%r82, %r82, %r64;

$L__BB0_14:
	add.s32 	%r20, %r4, -1;
	@%p1 bra 	$L__BB0_18;

	setp.lt.s32 	%p36, %r20, 0;
	setp.ge.s32 	%p37, %r20, %r37;
	or.pred  	%p38, %p36, %p37;
	@%p38 bra 	$L__BB0_18;

	setp.lt.s32 	%p39, %r3, 0;
	setp.ge.s32 	%p40, %r3, %r38;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	$L__BB0_18;

	mad.lo.s32 	%r65, %r3, %r37, %r20;
	mad.lo.s32 	%r66, %r65, %r36, %r5;
	cvt.u64.u32 	%rd13, %r66;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.u8 	%rs12, [%rd14];
	setp.eq.s16 	%p42, %rs12, %rs1;
	selp.u32 	%r67, 1, 0, %p42;
	add.s32 	%r81, %r81, %r67;
	and.b16  	%rs14, %rs2, 255;
	setp.eq.s16 	%p43, %rs12, %rs14;
	selp.u32 	%r68, 1, 0, %p43;
	add.s32 	%r82, %r82, %r68;

$L__BB0_18:
	add.s32 	%r25, %r3, 1;
	@%p1 bra 	$L__BB0_22;

	setp.lt.s32 	%p44, %r4, 0;
	setp.ge.s32 	%p45, %r4, %r37;
	or.pred  	%p46, %p44, %p45;
	@%p46 bra 	$L__BB0_22;

	setp.lt.s32 	%p47, %r25, 0;
	setp.ge.s32 	%p48, %r25, %r38;
	or.pred  	%p49, %p48, %p47;
	@%p49 bra 	$L__BB0_22;

	mad.lo.s32 	%r69, %r25, %r37, %r4;
	mad.lo.s32 	%r70, %r69, %r36, %r5;
	cvt.u64.u32 	%rd15, %r70;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.u8 	%rs15, [%rd16];
	setp.eq.s16 	%p50, %rs15, %rs1;
	selp.u32 	%r71, 1, 0, %p50;
	add.s32 	%r81, %r81, %r71;
	and.b16  	%rs17, %rs2, 255;
	setp.eq.s16 	%p51, %rs15, %rs17;
	selp.u32 	%r72, 1, 0, %p51;
	add.s32 	%r82, %r82, %r72;

$L__BB0_22:
	add.s32 	%r30, %r3, -1;
	@%p1 bra 	$L__BB0_26;

	setp.lt.s32 	%p52, %r4, 0;
	setp.ge.s32 	%p53, %r4, %r37;
	or.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB0_26;

	setp.lt.s32 	%p55, %r30, 0;
	setp.ge.s32 	%p56, %r30, %r38;
	or.pred  	%p57, %p56, %p55;
	@%p57 bra 	$L__BB0_26;

	mad.lo.s32 	%r73, %r30, %r37, %r4;
	mad.lo.s32 	%r74, %r73, %r36, %r5;
	cvt.u64.u32 	%rd17, %r74;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u8 	%rs18, [%rd18];
	setp.eq.s16 	%p58, %rs18, %rs1;
	selp.u32 	%r75, 1, 0, %p58;
	add.s32 	%r81, %r81, %r75;
	and.b16  	%rs20, %rs2, 255;
	setp.eq.s16 	%p59, %rs18, %rs20;
	selp.u32 	%r76, 1, 0, %p59;
	add.s32 	%r82, %r82, %r76;

$L__BB0_26:
	sub.s32 	%r35, %r81, %r82;
	setp.lt.s32 	%p60, %r35, 1;
	@%p60 bra 	$L__BB0_29;

	cvt.rn.f32.s32 	%f5, %r35;
	neg.f32 	%f6, %f5;
	div.rn.f32 	%f7, %f6, %f2;
	mov.f32 	%f8, 0f3F000000;
	mov.f32 	%f9, 0f3BBB989D;
	fma.rn.f32 	%f10, %f7, %f9, %f8;
	mov.f32 	%f11, 0f3FB8AA3B;
	mov.f32 	%f12, 0f437C0000;
	cvt.sat.f32.f32 	%f13, %f10;
	mov.f32 	%f14, 0f4B400001;
	fma.rm.f32 	%f15, %f13, %f12, %f14;
	add.f32 	%f16, %f15, 0fCB40007F;
	neg.f32 	%f17, %f16;
	fma.rn.f32 	%f18, %f7, %f11, %f17;
	mov.f32 	%f19, 0f32A57060;
	fma.rn.f32 	%f20, %f7, %f19, %f18;
	mov.b32 	%r77, %f15;
	shl.b32 	%r78, %r77, 23;
	mov.b32 	%f21, %r78;
	ex2.approx.ftz.f32 	%f22, %f20;
	mul.f32 	%f23, %f22, %f21;
	setp.geu.f32 	%p61, %f1, %f23;
	@%p61 bra 	$L__BB0_30;

	st.global.u8 	[%rd2], %rs2;
	bra.uni 	$L__BB0_30;

$L__BB0_29:
	st.global.u8 	[%rd2], %rs2;

$L__BB0_30:
	ret;

}

