<stg><name>scheduler_hls</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln9"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done

]]></Node>
<StgValue><ssdm name="stream_done_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="stream_ready_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done

]]></Node>
<StgValue><ssdm name="compute_done_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="compute_ready_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="axis_in_last_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="axis_in_valid_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:63 %cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="cntrl_reset_n_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="cntrl_start_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:65 %specreset_ln69 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln69"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:66 %specreset_ln71 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln71"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:67 %specreset_ln75 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln75"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:68 %specreset_ln83 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln83"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:69 %specreset_ln85 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln85"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:70 %specreset_ln87 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln87"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:71 %specreset_ln89 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln89"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:72 %specreset_ln92 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln92"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:73 %specreset_ln94 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln94"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:74 %specreset_ln96 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln96"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:75 %specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln98"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:76 %specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln100"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:77 %write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:78 %write_ln125 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 0

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:79 %write_ln127 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 0

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:80 %write_ln128 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 0

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:81 %write_ln131 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:82 %write_ln132 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1">
<![CDATA[
entry:83 %ffn_started_load = load i1 %ffn_started

]]></Node>
<StgValue><ssdm name="ffn_started_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:84 %br_ln103 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.thread:0 %store_ln104 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:1 %store_ln105 = store i32 0, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:2 %store_ln106 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:3 %store_ln109 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:4 %store_ln110 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:5 %store_ln111 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:6 %store_ln112 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end.thread:7 %store_ln113 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:8 %store_ln114 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:9 %store_ln115 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:10 %store_ln116 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:11 %store_ln117 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
if.end.thread:12 %br_ln139 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.end3:0 %layer_idx_load = load i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4">
<![CDATA[
if.end3:1 %st_load = load i4 %st

]]></Node>
<StgValue><ssdm name="st_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
if.end3:2 %switch_ln144 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb95, i4 1, void %sw.bb6, i4 2, void %sw.bb9, i4 3, void %sw.bb10, i4 4, void %sw.bb17, i4 5, void %sw.bb25, i4 6, void %sw.bb33, i4 7, void %sw.bb41, i4 8, void %sw.bb49, i4 9, void %sw.bb74, i4 10, void %sw.bb82, i4 11, void %sw.bb90

]]></Node>
<StgValue><ssdm name="switch_ln144"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb90:0 %add_ln304 = add i32 %layer_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb90:1 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln304, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb90:2 %icmp_ln304 = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb90:3 %br_ln304 = br i1 %icmp_ln304, void %if.else93, void %if.then92

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.else93:0 %store_ln308 = store i4 12, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else93:1 %store_ln309 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
if.else93:2 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then92:0 %store_ln305 = store i32 %add_ln304, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then92:1 %store_ln306 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.then92:2 %br_ln307 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1">
<![CDATA[
sw.bb82:0 %ln1_started_load = load i1 %ln1_started

]]></Node>
<StgValue><ssdm name="ln1_started_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb82:1 %xor_ln293 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln293"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb82:2 %or_ln293 = or i1 %ln1_started_load, i1 %xor_ln293

]]></Node>
<StgValue><ssdm name="or_ln293"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb82:3 %br_ln293 = br i1 %or_ln293, void %if.then84, void %if.else85

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then84:0 %store_ln296 = store i1 1, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.then84:1 %br_ln297 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else85:0 %and_ln297 = and i1 %ln1_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else85:1 %br_ln297 = br i1 %and_ln297, void %cleanup, void %if.then87

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then87:0 %store_ln298 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then87:1 %store_ln299 = store i4 11, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln293" val="1"/>
<literal name="and_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
if.then87:2 %br_ln300 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1">
<![CDATA[
sw.bb74:0 %resid1_started_load = load i1 %resid1_started

]]></Node>
<StgValue><ssdm name="resid1_started_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb74:1 %xor_ln282 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb74:2 %or_ln282 = or i1 %resid1_started_load, i1 %xor_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb74:3 %br_ln282 = br i1 %or_ln282, void %if.then76, void %if.else77

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then76:0 %store_ln285 = store i1 1, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.then76:1 %br_ln286 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else77:0 %and_ln286 = and i1 %resid1_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln286"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else77:1 %br_ln286 = br i1 %and_ln286, void %cleanup, void %if.then79

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="1"/>
<literal name="and_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then79:0 %store_ln287 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="1"/>
<literal name="and_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then79:1 %store_ln288 = store i4 10, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln282" val="1"/>
<literal name="and_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
if.then79:2 %br_ln289 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2">
<![CDATA[
sw.bb49:0 %ffn_stage_load = load i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="ffn_stage_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
sw.bb49:1 %switch_ln246 = switch i2 %ffn_stage_load, void %sw.bb50, i2 2, void %sw.bb66, i2 1, void %sw.bb58

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb58:0 %xor_ln258 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln258"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb58:1 %or_ln258 = or i1 %ffn_started_load, i1 %xor_ln258

]]></Node>
<StgValue><ssdm name="or_ln258"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb58:2 %br_ln258 = br i1 %or_ln258, void %if.then60, void %if.else61

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then60:0 %store_ln261 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
if.then60:1 %br_ln262 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else61:0 %and_ln262 = and i1 %ffn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln262"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else61:1 %br_ln262 = br i1 %and_ln262, void %if.end64, void %if.then63

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
<literal name="and_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63:0 %store_ln263 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
<literal name="and_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then63:1 %store_ln264 = store i2 2, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
<literal name="and_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
if.then63:2 %br_ln265 = br void %if.end64

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
if.end64:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb66:0 %xor_ln268 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln268"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb66:1 %or_ln268 = or i1 %ffn_started_load, i1 %xor_ln268

]]></Node>
<StgValue><ssdm name="or_ln268"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb66:2 %br_ln268 = br i1 %or_ln268, void %if.then68, void %if.else69

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then68:0 %store_ln271 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
if.then68:1 %br_ln272 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else69:0 %and_ln272 = and i1 %ffn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else69:1 %br_ln272 = br i1 %and_ln272, void %cleanup, void %if.then71

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then71:0 %store_ln273 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then71:1 %store_ln274 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then71:2 %store_ln275 = store i4 9, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="or_ln268" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
if.then71:3 %br_ln276 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb50:0 %xor_ln248 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln248"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb50:1 %or_ln248 = or i1 %ffn_started_load, i1 %xor_ln248

]]></Node>
<StgValue><ssdm name="or_ln248"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb50:2 %br_ln248 = br i1 %or_ln248, void %if.then52, void %if.else53

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then52:0 %store_ln251 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.then52:1 %br_ln252 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else53:0 %and_ln252 = and i1 %ffn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln252"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else53:1 %br_ln252 = br i1 %and_ln252, void %if.end56, void %if.then55

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then55:0 %store_ln253 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then55:1 %store_ln254 = store i2 1, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
if.then55:2 %br_ln255 = br void %if.end56

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="or_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
if.end56:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1">
<![CDATA[
sw.bb41:0 %ln0_started_load = load i1 %ln0_started

]]></Node>
<StgValue><ssdm name="ln0_started_load"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb41:1 %xor_ln234 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln234"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb41:2 %or_ln234 = or i1 %ln0_started_load, i1 %xor_ln234

]]></Node>
<StgValue><ssdm name="or_ln234"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb41:3 %br_ln234 = br i1 %or_ln234, void %if.then43, void %if.else44

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then43:0 %store_ln237 = store i1 1, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
if.then43:1 %br_ln238 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else44:0 %and_ln238 = and i1 %ln0_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln238"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else44:1 %br_ln238 = br i1 %and_ln238, void %cleanup, void %if.then46

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="1"/>
<literal name="and_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then46:0 %store_ln239 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="1"/>
<literal name="and_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then46:1 %store_ln240 = store i4 8, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln234" val="1"/>
<literal name="and_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
if.then46:2 %br_ln241 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1">
<![CDATA[
sw.bb33:0 %resid0_started_load = load i1 %resid0_started

]]></Node>
<StgValue><ssdm name="resid0_started_load"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb33:1 %xor_ln223 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb33:2 %or_ln223 = or i1 %resid0_started_load, i1 %xor_ln223

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb33:3 %br_ln223 = br i1 %or_ln223, void %if.then35, void %if.else36

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then35:0 %store_ln226 = store i1 1, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
if.then35:1 %br_ln227 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else36:0 %and_ln227 = and i1 %resid0_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln227"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else36:1 %br_ln227 = br i1 %and_ln227, void %cleanup, void %if.then38

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="1"/>
<literal name="and_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then38:0 %store_ln228 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="1"/>
<literal name="and_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then38:1 %store_ln229 = store i4 7, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln223" val="1"/>
<literal name="and_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
if.then38:2 %br_ln230 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1">
<![CDATA[
sw.bb25:0 %outproj_started_load = load i1 %outproj_started

]]></Node>
<StgValue><ssdm name="outproj_started_load"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb25:1 %xor_ln212 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln212"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb25:2 %or_ln212 = or i1 %outproj_started_load, i1 %xor_ln212

]]></Node>
<StgValue><ssdm name="or_ln212"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb25:3 %br_ln212 = br i1 %or_ln212, void %if.then27, void %if.else28

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then27:0 %store_ln215 = store i1 1, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
if.then27:1 %br_ln216 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else28:0 %and_ln216 = and i1 %outproj_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln216"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28:1 %br_ln216 = br i1 %and_ln216, void %cleanup, void %if.then30

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="1"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then30:0 %store_ln217 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="1"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then30:1 %store_ln218 = store i4 6, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="or_ln212" val="1"/>
<literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.then30:2 %br_ln219 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1">
<![CDATA[
sw.bb17:0 %concat_started_load = load i1 %concat_started

]]></Node>
<StgValue><ssdm name="concat_started_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb17:1 %xor_ln201 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln201"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb17:2 %or_ln201 = or i1 %concat_started_load, i1 %xor_ln201

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb17:3 %br_ln201 = br i1 %or_ln201, void %if.then19, void %if.else20

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then19:0 %store_ln204 = store i1 1, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
if.then19:1 %br_ln205 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else20:0 %and_ln205 = and i1 %concat_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln205"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else20:1 %br_ln205 = br i1 %and_ln205, void %cleanup, void %if.then22

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="1"/>
<literal name="and_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then22:0 %store_ln206 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="1"/>
<literal name="and_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then22:1 %store_ln207 = store i4 5, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln201" val="1"/>
<literal name="and_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
if.then22:2 %br_ln208 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1">
<![CDATA[
sw.bb10:0 %attn_started_load = load i1 %attn_started

]]></Node>
<StgValue><ssdm name="attn_started_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb10:1 %xor_ln190 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln190"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb10:2 %or_ln190 = or i1 %attn_started_load, i1 %xor_ln190

]]></Node>
<StgValue><ssdm name="or_ln190"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10:3 %br_ln190 = br i1 %or_ln190, void %if.then12, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then12:0 %store_ln193 = store i1 1, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
if.then12:1 %br_ln194 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:0 %and_ln194 = and i1 %attn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln194"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln194 = br i1 %and_ln194, void %cleanup, void %if.then14

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="1"/>
<literal name="and_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then14:0 %store_ln195 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="1"/>
<literal name="and_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then14:1 %store_ln196 = store i4 4, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln190" val="1"/>
<literal name="and_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
if.then14:2 %br_ln197 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:0 %store_ln173 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:1 %store_ln176 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:2 %store_ln177 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:3 %store_ln178 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:4 %store_ln179 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb9:5 %store_ln180 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb9:6 %store_ln181 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:7 %store_ln182 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:8 %store_ln183 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
sw.bb9:9 %store_ln184 = store i4 3, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9:10 %br_ln186 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb6:0 %and_ln166 = and i1 %axis_in_valid_read, i1 %axis_in_last_read

]]></Node>
<StgValue><ssdm name="and_ln166"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb6:1 %br_ln166 = br i1 %and_ln166, void %cleanup, void %if.then7

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
<literal name="and_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then7:0 %store_ln167 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
<literal name="and_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
if.then7:1 %br_ln168 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1">
<![CDATA[
sw.bb95:0 %stream_started_load = load i1 %stream_started

]]></Node>
<StgValue><ssdm name="stream_started_load"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb95:1 %xor_ln314 = xor i1 %stream_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln314"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb95:2 %or_ln314 = or i1 %stream_started_load, i1 %xor_ln314

]]></Node>
<StgValue><ssdm name="or_ln314"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb95:3 %br_ln314 = br i1 %or_ln314, void %if.then97, void %if.else98

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then97:0 %store_ln316 = store i1 1, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
if.then97:1 %br_ln317 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else98:0 %and_ln317 = and i1 %stream_started_load, i1 %stream_done_read

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else98:1 %br_ln317 = br i1 %and_ln317, void %cleanup, void %if.then100

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
<literal name="and_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then100:0 %store_ln318 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
<literal name="and_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then100:1 %br_ln320 = br i1 %cntrl_start_read, void %if.then101, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
<literal name="and_ln317" val="1"/>
<literal name="cntrl_start_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then101:0 %store_ln321 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln314" val="1"/>
<literal name="and_ln317" val="1"/>
<literal name="cntrl_start_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
if.then101:1 %br_ln322 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln146 = br i1 %cntrl_start_read, void %cleanup, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then4:0 %store_ln147 = store i4 1, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:1 %store_ln148 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:2 %store_ln151 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:3 %store_ln152 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:4 %store_ln153 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:5 %store_ln154 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then4:6 %store_ln155 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:7 %store_ln156 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:8 %store_ln157 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:9 %store_ln158 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
if.then4:10 %br_ln160 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:0 %axis_in_ready_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60

]]></Node>
<StgValue><ssdm name="axis_in_ready_new_0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:1 %compute_start_new_2 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 1, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 1, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 1, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 1, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 1, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 1, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 1, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 1, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 1, void %if.then52, i1 0, void %if.end64, i1 1, void %if.then60

]]></Node>
<StgValue><ssdm name="compute_start_new_2"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0" op_64_bw="5" op_65_bw="0" op_66_bw="5" op_67_bw="0" op_68_bw="5" op_69_bw="0" op_70_bw="5" op_71_bw="0" op_72_bw="5" op_73_bw="0" op_74_bw="5" op_75_bw="0" op_76_bw="5" op_77_bw="0" op_78_bw="5" op_79_bw="0">
<![CDATA[
cleanup:2 %compute_op_new_2 = phi i5 0, void %if.then4, i5 0, void %sw.bb, i5 0, void %if.then92, i5 0, void %if.else93, i5 0, void %if.then87, i5 0, void %if.else85, i5 17, void %if.then84, i5 0, void %if.then79, i5 0, void %if.else77, i5 16, void %if.then76, i5 0, void %if.then71, i5 0, void %if.else69, i5 15, void %if.then68, i5 0, void %if.then46, i5 0, void %if.else44, i5 12, void %if.then43, i5 0, void %if.then38, i5 0, void %if.else36, i5 11, void %if.then35, i5 0, void %if.then30, i5 0, void %if.else28, i5 10, void %if.then27, i5 0, void %if.then22, i5 0, void %if.else20, i5 9, void %if.then19, i5 0, void %if.then14, i5 0, void %if.else, i5 4, void %if.then12, i5 0, void %sw.bb9, i5 0, void %if.then7, i5 0, void %sw.bb6, i5 0, void %if.then100, i5 0, void %if.then101, i5 0, void %if.else98, i5 0, void %if.then97, i5 0, void %if.end.thread, i5 0, void %if.end56, i5 13, void %if.then52, i5 0, void %if.end64, i5 14, void %if.then60

]]></Node>
<StgValue><ssdm name="compute_op_new_2"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:3 %stream_start_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 1, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60

]]></Node>
<StgValue><ssdm name="stream_start_new_0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:4 %done_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 1, void %if.then100, i1 1, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 0, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60

]]></Node>
<StgValue><ssdm name="done_new_0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0">
<![CDATA[
cleanup:5 %storemerge52 = phi i4 1, void %if.then4, i4 0, void %sw.bb, i4 2, void %if.then92, i4 12, void %if.else93, i4 11, void %if.then87, i4 10, void %if.else85, i4 10, void %if.then84, i4 10, void %if.then79, i4 9, void %if.else77, i4 9, void %if.then76, i4 9, void %if.then71, i4 8, void %if.else69, i4 8, void %if.then68, i4 8, void %if.then46, i4 7, void %if.else44, i4 7, void %if.then43, i4 7, void %if.then38, i4 6, void %if.else36, i4 6, void %if.then35, i4 6, void %if.then30, i4 5, void %if.else28, i4 5, void %if.then27, i4 5, void %if.then22, i4 4, void %if.else20, i4 4, void %if.then19, i4 4, void %if.then14, i4 3, void %if.else, i4 3, void %if.then12, i4 3, void %sw.bb9, i4 2, void %if.then7, i4 1, void %sw.bb6, i4 12, void %if.then100, i4 0, void %if.then101, i4 12, void %if.else98, i4 12, void %if.then97, i4 0, void %if.end.thread, i4 8, void %if.end56, i4 8, void %if.then52, i4 8, void %if.end64, i4 8, void %if.then60

]]></Node>
<StgValue><ssdm name="storemerge52"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0">
<![CDATA[
cleanup:6 %empty = phi i32 %layer_idx_load, void %if.then4, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then92, i32 %layer_idx_load, void %if.else93, i32 %layer_idx_load, void %if.then87, i32 %layer_idx_load, void %if.else85, i32 %layer_idx_load, void %if.then84, i32 %layer_idx_load, void %if.then79, i32 %layer_idx_load, void %if.else77, i32 %layer_idx_load, void %if.then76, i32 %layer_idx_load, void %if.then71, i32 %layer_idx_load, void %if.else69, i32 %layer_idx_load, void %if.then68, i32 %layer_idx_load, void %if.then46, i32 %layer_idx_load, void %if.else44, i32 %layer_idx_load, void %if.then43, i32 %layer_idx_load, void %if.then38, i32 %layer_idx_load, void %if.else36, i32 %layer_idx_load, void %if.then35, i32 %layer_idx_load, void %if.then30, i32 %layer_idx_load, void %if.else28, i32 %layer_idx_load, void %if.then27, i32 %layer_idx_load, void %if.then22, i32 %layer_idx_load, void %if.else20, i32 %layer_idx_load, void %if.then19, i32 %layer_idx_load, void %if.then14, i32 %layer_idx_load, void %if.else, i32 %layer_idx_load, void %if.then12, i32 %layer_idx_load, void %sw.bb9, i32 %layer_idx_load, void %if.then7, i32 %layer_idx_load, void %sw.bb6, i32 %layer_idx_load, void %if.then100, i32 %layer_idx_load, void %if.then101, i32 %layer_idx_load, void %if.else98, i32 %layer_idx_load, void %if.then97, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.end56, i32 %layer_idx_load, void %if.then52, i32 %layer_idx_load, void %if.end64, i32 %layer_idx_load, void %if.then60

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:7 %phi_ln135 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 1, void %if.then92, i1 1, void %if.else93, i1 1, void %if.then87, i1 1, void %if.else85, i1 1, void %if.then84, i1 1, void %if.then79, i1 1, void %if.else77, i1 1, void %if.then76, i1 1, void %if.then71, i1 1, void %if.else69, i1 1, void %if.then68, i1 1, void %if.then46, i1 1, void %if.else44, i1 1, void %if.then43, i1 1, void %if.then38, i1 1, void %if.else36, i1 1, void %if.then35, i1 1, void %if.then30, i1 1, void %if.else28, i1 1, void %if.then27, i1 1, void %if.then22, i1 1, void %if.else20, i1 1, void %if.then19, i1 1, void %if.then14, i1 1, void %if.else, i1 1, void %if.then12, i1 1, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 1, void %if.then100, i1 1, void %if.then101, i1 1, void %if.else98, i1 1, void %if.then97, i1 0, void %if.end.thread, i1 1, void %if.end56, i1 1, void %if.then52, i1 1, void %if.end64, i1 1, void %if.then60

]]></Node>
<StgValue><ssdm name="phi_ln135"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0">
<![CDATA[
cleanup:8 %empty_6 = phi i1 1, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then92, i1 0, void %if.else93, i1 0, void %if.then87, i1 0, void %if.else85, i1 0, void %if.then84, i1 0, void %if.then79, i1 0, void %if.else77, i1 0, void %if.then76, i1 0, void %if.then71, i1 0, void %if.else69, i1 0, void %if.then68, i1 0, void %if.then46, i1 0, void %if.else44, i1 0, void %if.then43, i1 0, void %if.then38, i1 0, void %if.else36, i1 0, void %if.then35, i1 0, void %if.then30, i1 0, void %if.else28, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then100, i1 0, void %if.then101, i1 0, void %if.else98, i1 0, void %if.then97, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.end56, i1 0, void %if.then52, i1 0, void %if.end64, i1 0, void %if.then60

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
cleanup:9 %zext_ln122 = zext i4 %storemerge52

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="5">
<![CDATA[
cleanup:10 %zext_ln122_1 = zext i5 %compute_op_new_2

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:11 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:12 %write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:13 %write_ln135 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln135

]]></Node>
<StgValue><ssdm name="write_ln135"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:14 %write_ln137 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6

]]></Node>
<StgValue><ssdm name="write_ln137"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:15 %write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln122

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:16 %write_ln134 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:17 %write_ln133 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:18 %write_ln130 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:19 %write_ln129 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_2

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:20 %write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0">
<![CDATA[
cleanup:21 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
