ila_5.v,verilog,xil_defaultlib,../../../../SPI.gen/sources_1/ip/ila_5/sim/ila_5.v,incdir="../../../../SPI.gen/sources_1/ip/ila_5/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
