 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:28:11 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top
No paths.

1
