Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 13 13:52:33 2022
| Host         : leo-MacBookPro running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.376        0.000                      0                  137        0.164        0.000                      0                  137        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.376        0.000                      0                  135        0.164        0.000                      0                  135        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   97.737        0.000                      0                    2        0.666        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.828ns (18.485%)  route 3.651ns (81.515%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.579     7.119    DATAPATH0/Q[12]
    SLICE_X4Y133         LUT5 (Prop_lut5_I1_O)        0.124     7.243 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5/O
                         net (fo=2, routed)           0.588     7.831    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4/O
                         net (fo=3, routed)           0.986     8.940    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.124     9.064 r  DATAPATH0/o_reg3[1]_i_1/O
                         net (fo=2, routed)           0.499     9.563    DATAPATH0/L[1]
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724   104.715    DATAPATH0/CLK
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[1]_lopt_replica/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X0Y132         FDCE (Setup_fdce_C_D)       -0.081   104.939    DATAPATH0/o_reg3_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                 95.376    

Slack (MET) :             95.392ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.828ns (18.546%)  route 3.637ns (81.454%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.579     7.119    DATAPATH0/Q[12]
    SLICE_X4Y133         LUT5 (Prop_lut5_I1_O)        0.124     7.243 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5/O
                         net (fo=2, routed)           0.588     7.831    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4/O
                         net (fo=3, routed)           0.986     8.940    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.124     9.064 r  DATAPATH0/o_reg3[1]_i_1/O
                         net (fo=2, routed)           0.484     9.548    DATAPATH0/L[1]
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[1]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_D)       -0.081   104.940    DATAPATH0/o_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 95.392    

Slack (MET) :             95.761ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.828ns (20.146%)  route 3.282ns (79.854%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.579     7.119    DATAPATH0/Q[12]
    SLICE_X4Y133         LUT5 (Prop_lut5_I1_O)        0.124     7.243 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5/O
                         net (fo=2, routed)           0.588     7.831    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4/O
                         net (fo=3, routed)           0.481     8.435    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.124     8.559 r  DATAPATH0/o_reg3[0]_i_1/O
                         net (fo=2, routed)           0.634     9.194    DATAPATH0/L[0]
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[0]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_D)       -0.067   104.954    DATAPATH0/o_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                        104.954    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 95.761    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.140%)  route 3.283ns (79.860%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.579     7.119    DATAPATH0/Q[12]
    SLICE_X4Y133         LUT5 (Prop_lut5_I1_O)        0.124     7.243 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5/O
                         net (fo=2, routed)           0.588     7.831    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4/O
                         net (fo=3, routed)           1.116     9.071    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4_n_0
    SLICE_X6Y133         LUT5 (Prop_lut5_I2_O)        0.124     9.195 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.195    DATAPATH0/conv_next_state[0]
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724   104.715    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/C
                         clock pessimism              0.326   105.042    
                         clock uncertainty           -0.035   105.006    
    SLICE_X6Y133         FDCE (Setup_fdce_C_D)        0.077   105.083    DATAPATH0/FSM_sequential_conv_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.893ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.828ns (20.820%)  route 3.149ns (79.180%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.579     7.119    DATAPATH0/Q[12]
    SLICE_X4Y133         LUT5 (Prop_lut5_I1_O)        0.124     7.243 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5/O
                         net (fo=2, routed)           0.588     7.831    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4/O
                         net (fo=3, routed)           0.481     8.435    DATAPATH0/FSM_sequential_conv_cur_state[0]_i_4_n_0
    SLICE_X4Y133         LUT6 (Prop_lut6_I5_O)        0.124     8.559 r  DATAPATH0/o_reg3[0]_i_1/O
                         net (fo=2, routed)           0.501     9.061    DATAPATH0/L[0]
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724   104.715    DATAPATH0/CLK
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[0]_lopt_replica/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X0Y132         FDCE (Setup_fdce_C_D)       -0.067   104.953    DATAPATH0/o_reg3_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 95.893    

Slack (MET) :             96.080ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.868ns (24.116%)  route 2.731ns (75.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           1.035     6.535    DATAPATH0/Q[5]
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.299     6.834 f  DATAPATH0/o_reg3[7]_i_4/O
                         net (fo=7, routed)           0.741     7.575    DATAPATH0/o_reg3[7]_i_4_n_0
    SLICE_X1Y133         LUT2 (Prop_lut2_I1_O)        0.150     7.725 r  DATAPATH0/o_reg3[2]_i_1/O
                         net (fo=2, routed)           0.956     8.681    DATAPATH0/plusOp[2]
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[2]_lopt_replica/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_D)       -0.260   104.761    DATAPATH0/o_reg3_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                        104.761    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 96.080    

Slack (MET) :             96.160ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.868ns (24.558%)  route 2.666ns (75.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           1.035     6.535    DATAPATH0/Q[5]
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.299     6.834 f  DATAPATH0/o_reg3[7]_i_4/O
                         net (fo=7, routed)           0.769     7.603    DATAPATH0/o_reg3[7]_i_4_n_0
    SLICE_X0Y133         LUT2 (Prop_lut2_I1_O)        0.150     7.753 r  DATAPATH0/o_reg3[5]_i_1/O
                         net (fo=2, routed)           0.863     8.616    DATAPATH0/plusOp[5]
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[5]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X0Y133         FDCE (Setup_fdce_C_D)       -0.245   104.776    DATAPATH0/o_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        104.776    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.160    

Slack (MET) :             96.267ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.868ns (25.454%)  route 2.542ns (74.546%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           1.035     6.535    DATAPATH0/Q[5]
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.299     6.834 f  DATAPATH0/o_reg3[7]_i_4/O
                         net (fo=7, routed)           0.741     7.575    DATAPATH0/o_reg3[7]_i_4_n_0
    SLICE_X1Y133         LUT2 (Prop_lut2_I1_O)        0.150     7.725 r  DATAPATH0/o_reg3[2]_i_1/O
                         net (fo=2, routed)           0.767     8.492    DATAPATH0/plusOp[2]
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[2]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_D)       -0.263   104.758    DATAPATH0/o_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        104.758    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 96.267    

Slack (MET) :             96.298ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.842ns (24.504%)  route 2.594ns (75.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           1.035     6.535    DATAPATH0/Q[5]
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.299     6.834 f  DATAPATH0/o_reg3[7]_i_4/O
                         net (fo=7, routed)           0.979     7.814    DATAPATH0/o_reg3[7]_i_4_n_0
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  DATAPATH0/o_reg3[7]_i_1/O
                         net (fo=14, routed)          0.580     8.518    DATAPATH0/r3_load
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[0]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_CE)      -0.205   104.816    DATAPATH0/o_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                 96.298    

Slack (MET) :             96.298ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.842ns (24.504%)  route 2.594ns (75.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           1.035     6.535    DATAPATH0/Q[5]
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.299     6.834 f  DATAPATH0/o_reg3[7]_i_4/O
                         net (fo=7, routed)           0.979     7.814    DATAPATH0/o_reg3[7]_i_4_n_0
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  DATAPATH0/o_reg3[7]_i_1/O
                         net (fo=14, routed)          0.580     8.518    DATAPATH0/r3_load
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.725   104.716    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[1]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Setup_fdce_C_CE)      -0.205   104.816    DATAPATH0/o_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                 96.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  DATAPATH0/o_reg1_reg[7]/Q
                         net (fo=5, routed)           0.082     1.811    DATAPATH0/o_reg1_reg[7]
    SLICE_X0Y134         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  DATAPATH0/FSM_onehot_cur_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    DATAPATH0_n_19
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.923     2.112    i_clk_IBUF_BUFG
    SLICE_X0Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
                         clock pessimism             -0.511     1.601    
    SLICE_X0Y134         FDCE (Hold_fdce_C_D)         0.091     1.692    FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 r  DATAPATH0/o_reg1_reg[1]/Q
                         net (fo=5, routed)           0.088     1.825    DATAPATH0/o_reg1_reg[1]
    SLICE_X2Y134         LUT5 (Prop_lut5_I0_O)        0.098     1.923 r  DATAPATH0/o_reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    DATAPATH0/mux_reg1[2]
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.923     2.112    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[2]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X2Y134         FDCE (Hold_fdce_C_D)         0.121     1.709    DATAPATH0/o_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128     1.715 r  DATAPATH0/o_reg3_reg[5]/Q
                         net (fo=1, routed)           0.101     1.816    DATAPATH0/o_reg3_reg[7]_0[5]
    SLICE_X0Y133         LUT2 (Prop_lut2_I0_O)        0.102     1.918 r  DATAPATH0/o_reg3[7]_i_2/O
                         net (fo=1, routed)           0.000     1.918    DATAPATH0/plusOp[7]
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[7]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.107     1.694    DATAPATH0/o_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.221%)  route 0.153ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 r  FSM_onehot_cur_state_reg[10]/Q
                         net (fo=3, routed)           0.153     1.888    FSM_onehot_cur_state_reg_n_0_[10]
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[11]/C
                         clock pessimism             -0.486     1.625    
    SLICE_X4Y134         FDCE (Hold_fdce_C_D)         0.016     1.641    FSM_onehot_cur_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.820%)  route 0.146ns (41.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164     1.752 f  DATAPATH0/o_reg1_reg[4]/Q
                         net (fo=8, routed)           0.146     1.898    DATAPATH0/o_reg1_reg[4]
    SLICE_X0Y135         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  DATAPATH0/FSM_onehot_cur_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.943    DATAPATH0_n_17
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[14]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X0Y135         FDCE (Hold_fdce_C_D)         0.091     1.694    FSM_onehot_cur_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.164     1.751 r  FSM_onehot_cur_state_reg[16]/Q
                         net (fo=1, routed)           0.163     1.914    FSM_onehot_cur_state_reg_n_0_[16]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X2Y133         FDPE (Hold_fdpe_C_D)         0.121     1.708    FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.649     1.586    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDCE (Prop_fdce_C_Q)         0.164     1.750 r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.175     1.925    DATAPATH0/conv_cur_state[0]
    SLICE_X6Y133         LUT2 (Prop_lut2_I1_O)        0.043     1.968 r  DATAPATH0/FSM_sequential_conv_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    DATAPATH0/conv_next_state[1]
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X6Y133         FDCE (Hold_fdce_C_D)         0.131     1.717    DATAPATH0/FSM_sequential_conv_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.735%)  route 0.189ns (57.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X1Y135         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=20, routed)          0.189     1.918    FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X2Y136         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X2Y136         FDCE (Hold_fdce_C_D)         0.059     1.662    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.254%)  route 0.183ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  DATAPATH0/o_reg1_reg[0]/Q
                         net (fo=6, routed)           0.183     1.936    DATAPATH0/o_reg1_reg[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I1_O)        0.045     1.981 r  DATAPATH0/o_reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.981    DATAPATH0/mux_reg1[3]
    SLICE_X2Y135         FDCE                                         r  DATAPATH0/o_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.924     2.113    DATAPATH0/CLK
    SLICE_X2Y135         FDCE                                         r  DATAPATH0/o_reg1_reg[3]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X2Y135         FDCE (Hold_fdce_C_D)         0.120     1.723    DATAPATH0/o_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DATAPATH0/o_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/o_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  DATAPATH0/o_reg1_reg[0]/Q
                         net (fo=6, routed)           0.186     1.938    DATAPATH0/o_reg1_reg[0]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.043     1.981 r  DATAPATH0/o_reg1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    DATAPATH0/mux_reg1[1]
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.923     2.112    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[1]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X2Y134         FDCE (Hold_fdce_C_D)         0.131     1.719    DATAPATH0/o_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y134   FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y135   FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y135   FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y135   FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y135   FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y133   FSM_onehot_cur_state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y133   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         95.000      94.500     SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         95.000      94.500     SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X4Y134   FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X4Y134   FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X1Y135   FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X1Y135   FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X0Y135   FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         95.000      94.500     SLICE_X0Y135   FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y134   FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y134   FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135   FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135   FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.737ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.478ns (28.854%)  route 1.179ns (71.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=5, routed)           1.179     6.737    DATAPATH0/Q[0]
    SLICE_X6Y133         FDCE                                         f  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724   104.715    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/C
                         clock pessimism              0.326   105.042    
                         clock uncertainty           -0.035   105.006    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.532   104.474    DATAPATH0/FSM_sequential_conv_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                        104.474    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                 97.737    

Slack (MET) :             97.779ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.478ns (28.854%)  route 1.179ns (71.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=5, routed)           1.179     6.737    DATAPATH0/Q[0]
    SLICE_X6Y133         FDCE                                         f  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.724   104.715    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/C
                         clock pessimism              0.326   105.042    
                         clock uncertainty           -0.035   105.006    
    SLICE_X6Y133         FDCE (Recov_fdce_C_CLR)     -0.490   104.516    DATAPATH0/FSM_sequential_conv_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                        104.516    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                 97.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.148ns (25.403%)  route 0.435ns (74.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=5, routed)           0.435     2.170    DATAPATH0/Q[0]
    SLICE_X6Y133         FDCE                                         f  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[0]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X6Y133         FDCE (Remov_fdce_C_CLR)     -0.120     1.504    DATAPATH0/FSM_sequential_conv_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.148ns (25.403%)  route 0.435ns (74.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDCE (Prop_fdce_C_Q)         0.148     1.735 f  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=5, routed)           0.435     2.170    DATAPATH0/Q[0]
    SLICE_X6Y133         FDCE                                         f  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/FSM_sequential_conv_cur_state_reg[1]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X6Y133         FDCE (Remov_fdce_C_CLR)     -0.120     1.504    DATAPATH0/FSM_sequential_conv_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.666    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 3.227ns (43.406%)  route 4.207ns (56.594%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  FSM_onehot_cur_state_reg[9]/Q
                         net (fo=40, routed)          1.752     7.289    DATAPATH0/Q[8]
    SLICE_X1Y134         LUT5 (Prop_lut5_I3_O)        0.124     7.413 r  DATAPATH0/o_address_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.455     9.868    o_address_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.647    12.515 r  o_address_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.515    o_address[4]
    U17                                                               r  o_address[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 3.248ns (45.809%)  route 3.843ns (54.191%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  FSM_onehot_cur_state_reg[9]/Q
                         net (fo=40, routed)          1.532     7.069    DATAPATH0/Q[8]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.124     7.193 r  DATAPATH0/o_address_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.311     9.503    o_address_OBUF[6]
    AA18                 OBUF (Prop_obuf_I_O)         2.668    12.172 r  o_address_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.172    o_address[6]
    AA18                                                              r  o_address[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 3.237ns (45.838%)  route 3.824ns (54.162%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  FSM_onehot_cur_state_reg[9]/Q
                         net (fo=40, routed)          1.527     7.064    DATAPATH0/Q[8]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.124     7.188 r  DATAPATH0/o_address_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.297     9.485    o_address_OBUF[7]
    W17                  OBUF (Prop_obuf_I_O)         2.657    12.142 r  o_address_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.142    o_address[7]
    W17                                                               r  o_address[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 3.188ns (45.844%)  route 3.766ns (54.156%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.843     5.081    i_clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  FSM_onehot_cur_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  FSM_onehot_cur_state_reg[9]/Q
                         net (fo=40, routed)          1.262     6.799    DATAPATH0/Q[8]
    SLICE_X1Y133         LUT5 (Prop_lut5_I3_O)        0.124     6.923 r  DATAPATH0/o_address_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.504     9.427    o_address_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         2.608    12.035 r  o_address_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.035    o_address[2]
    P14                                                               r  o_address[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 3.202ns (46.511%)  route 3.683ns (53.489%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.191     6.730    DATAPATH0/Q[12]
    SLICE_X2Y133         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  DATAPATH0/o_address_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.492     9.347    o_address_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         2.622    11.969 r  o_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.969    o_address[1]
    R14                                                               r  o_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 3.198ns (46.447%)  route 3.687ns (53.553%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.177     6.716    DATAPATH0/Q[12]
    SLICE_X2Y133         LUT5 (Prop_lut5_I2_O)        0.124     6.840 r  DATAPATH0/o_address_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.511     9.351    o_address_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.618    11.969 r  o_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.969    o_address[0]
    R18                                                               r  o_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 3.233ns (47.209%)  route 3.615ns (52.791%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.348     6.888    DATAPATH0/Q[12]
    SLICE_X4Y136         LUT5 (Prop_lut5_I2_O)        0.124     7.012 r  DATAPATH0/o_address_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.267     9.279    o_address_OBUF[12]
    V18                  OBUF (Prop_obuf_I_O)         2.653    11.932 r  o_address_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.932    o_address[12]
    V18                                                               r  o_address[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.250ns (47.794%)  route 3.550ns (52.206%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.450     6.990    DATAPATH0/Q[12]
    SLICE_X2Y136         LUT5 (Prop_lut5_I2_O)        0.124     7.114 r  DATAPATH0/o_address_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.100     9.214    o_address_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         2.670    11.884 r  o_address_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.884    o_address[14]
    Y18                                                               r  o_address[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 3.253ns (47.885%)  route 3.541ns (52.115%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[13]/Q
                         net (fo=43, routed)          1.239     6.779    DATAPATH0/Q[12]
    SLICE_X4Y135         LUT5 (Prop_lut5_I2_O)        0.124     6.903 r  DATAPATH0/o_address_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.302     9.204    o_address_OBUF[9]
    AB20                 OBUF (Prop_obuf_I_O)         2.673    11.877 r  o_address_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.877    o_address[9]
    AB20                                                              r  o_address[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 3.238ns (47.665%)  route 3.555ns (52.335%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.846     5.084    i_clk_IBUF_BUFG
    SLICE_X0Y135         FDCE                                         r  FSM_onehot_cur_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  FSM_onehot_cur_state_reg[14]/Q
                         net (fo=19, routed)          1.255     6.795    DATAPATH0/Q[13]
    SLICE_X2Y135         LUT5 (Prop_lut5_I1_O)        0.124     6.919 r  DATAPATH0/o_address_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.300     9.219    o_address_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.658    11.877 r  o_address_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.877    o_address[8]
    V17                                                               r  o_address[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.338ns (81.235%)  route 0.309ns (18.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X1Y135         FDCE                                         r  FSM_onehot_cur_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_onehot_cur_state_reg[15]/Q
                         net (fo=3, routed)           0.309     2.038    o_done_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.197     3.235 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.235    o_done
    W22                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.336ns (80.294%)  route 0.328ns (19.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.649     1.586    DATAPATH0/CLK
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  DATAPATH0/o_reg3_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.055    lopt_4
    Y22                  OBUF (Prop_obuf_I_O)         1.195     3.250 r  o_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.250    o_data[4]
    Y22                                                               r  o_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.314ns (78.522%)  route 0.359ns (21.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.649     1.586    DATAPATH0/CLK
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  DATAPATH0/o_reg3_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.359     2.087    lopt_1
    V20                  OBUF (Prop_obuf_I_O)         1.173     3.260 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.260    o_data[1]
    V20                                                               r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.315ns (77.953%)  route 0.372ns (22.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.649     1.586    DATAPATH0/CLK
    SLICE_X0Y132         FDCE                                         r  DATAPATH0/o_reg3_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  DATAPATH0/o_reg3_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.372     2.099    lopt
    W19                  OBUF (Prop_obuf_I_O)         1.174     3.273 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.273    o_data[0]
    W19                                                               r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.337ns (79.095%)  route 0.353ns (20.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  DATAPATH0/o_reg3_reg[6]/Q
                         net (fo=1, routed)           0.353     2.082    o_data_OBUF[6]
    AA21                 OBUF (Prop_obuf_I_O)         1.196     3.278 r  o_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.278    o_data[6]
    AA21                                                              r  o_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.348ns (78.899%)  route 0.361ns (21.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  DATAPATH0/o_reg3_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.361     2.089    lopt_2
    AB22                 OBUF (Prop_obuf_I_O)         1.207     3.296 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.296    o_data[2]
    AB22                                                              r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.373ns (80.294%)  route 0.337ns (19.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128     1.715 r  DATAPATH0/o_reg3_reg[7]/Q
                         net (fo=1, routed)           0.337     2.052    o_data_OBUF[7]
    AA20                 OBUF (Prop_obuf_I_O)         1.245     3.297 r  o_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.297    o_data[7]
    AA20                                                              r  o_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.372ns (79.756%)  route 0.348ns (20.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128     1.715 r  DATAPATH0/o_reg3_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.348     2.063    lopt_5
    Y21                  OBUF (Prop_obuf_I_O)         1.244     3.307 r  o_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.307    o_data[5]
    Y21                                                               r  o_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAPATH0/o_reg3_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.341ns (76.451%)  route 0.413ns (23.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.650     1.587    DATAPATH0/CLK
    SLICE_X0Y133         FDCE                                         r  DATAPATH0/o_reg3_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  DATAPATH0/o_reg3_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.141    lopt_3
    AB21                 OBUF (Prop_obuf_I_O)         1.200     3.341 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.341    o_data[3]
    AB21                                                              r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.394ns (73.115%)  route 0.513ns (26.885%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y136         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDCE (Prop_fdce_C_Q)         0.164     1.752 r  FSM_onehot_cur_state_reg[3]/Q
                         net (fo=3, routed)           0.186     1.938    FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.045     1.983 r  o_en_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.326     2.310    o_en_OBUF
    W21                  OBUF (Prop_obuf_I_O)         1.185     3.495 r  o_en_OBUF_inst/O
                         net (fo=0)                   0.000     3.495    o_en
    W21                                                               r  o_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.063ns (21.783%)  route 3.816ns (78.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.920     4.879    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y136         FDCE                                         f  DATAPATH0/o_reg4_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X3Y136         FDCE                                         r  DATAPATH0/o_reg4_reg[10]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.063ns (21.783%)  route 3.816ns (78.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.920     4.879    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y136         FDCE                                         f  DATAPATH0/o_reg4_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X3Y136         FDCE                                         r  DATAPATH0/o_reg4_reg[11]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.063ns (21.783%)  route 3.816ns (78.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.920     4.879    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y136         FDCE                                         f  DATAPATH0/o_reg4_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X3Y136         FDCE                                         r  DATAPATH0/o_reg4_reg[8]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.063ns (21.783%)  route 3.816ns (78.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.920     4.879    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y136         FDCE                                         f  DATAPATH0/o_reg4_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X3Y136         FDCE                                         r  DATAPATH0/o_reg4_reg[9]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.063ns (21.842%)  route 3.803ns (78.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.907     4.866    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y137         FDCE                                         f  DATAPATH0/o_reg4_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.728     4.719    DATAPATH0/CLK
    SLICE_X3Y137         FDCE                                         r  DATAPATH0/o_reg4_reg[12]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.063ns (21.842%)  route 3.803ns (78.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.907     4.866    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y137         FDCE                                         f  DATAPATH0/o_reg4_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.728     4.719    DATAPATH0/CLK
    SLICE_X3Y137         FDCE                                         r  DATAPATH0/o_reg4_reg[13]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[14]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.063ns (21.842%)  route 3.803ns (78.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.907     4.866    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y137         FDCE                                         f  DATAPATH0/o_reg4_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.728     4.719    DATAPATH0/CLK
    SLICE_X3Y137         FDCE                                         r  DATAPATH0/o_reg4_reg[14]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[15]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 1.063ns (21.842%)  route 3.803ns (78.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.907     4.866    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y137         FDCE                                         f  DATAPATH0/o_reg4_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.728     4.719    DATAPATH0/CLK
    SLICE_X3Y137         FDCE                                         r  DATAPATH0/o_reg4_reg[15]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.063ns (23.162%)  route 3.525ns (76.838%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.630     4.588    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X2Y135         FDCE                                         f  DATAPATH0/o_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X2Y135         FDCE                                         r  DATAPATH0/o_reg1_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DATAPATH0/o_reg4_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.063ns (23.162%)  route 3.525ns (76.838%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=18, routed)          1.896     2.835    DATAPATH0/AS[0]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.124     2.959 f  DATAPATH0/o_reg3[7]_i_3/O
                         net (fo=62, routed)          1.630     4.588    DATAPATH0/o_reg3[7]_i_3_n_0
    SLICE_X3Y135         FDCE                                         f  DATAPATH0/o_reg4_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.727     4.718    DATAPATH0/CLK
    SLICE_X3Y135         FDCE                                         r  DATAPATH0/o_reg4_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data[2]
                            (input port)
  Destination:            DATAPATH0/o_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.171ns (19.259%)  route 0.715ns (80.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  i_data[2] (IN)
                         net (fo=0)                   0.000     0.000    i_data[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_data_IBUF[2]_inst/O
                         net (fo=2, routed)           0.715     0.886    DATAPATH0/D[2]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    DATAPATH0/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[2]/C

Slack:                    inf
  Source:                 i_data[1]
                            (input port)
  Destination:            DATAPATH0/o_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.171ns (18.995%)  route 0.730ns (81.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_data[1] (IN)
                         net (fo=0)                   0.000     0.000    i_data[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_data_IBUF[1]_inst/O
                         net (fo=2, routed)           0.730     0.901    DATAPATH0/D[1]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    DATAPATH0/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[1]/C

Slack:                    inf
  Source:                 i_data[5]
                            (input port)
  Destination:            DATAPATH0/o_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.187ns (19.876%)  route 0.753ns (80.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_data[5] (IN)
                         net (fo=0)                   0.000     0.000    i_data[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_data_IBUF[5]_inst/O
                         net (fo=2, routed)           0.753     0.940    DATAPATH0/D[5]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    DATAPATH0/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[5]/C

Slack:                    inf
  Source:                 i_data[4]
                            (input port)
  Destination:            DATAPATH0/o_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.176ns (17.974%)  route 0.804ns (82.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  i_data[4] (IN)
                         net (fo=0)                   0.000     0.000    i_data[4]
    N13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  i_data_IBUF[4]_inst/O
                         net (fo=2, routed)           0.804     0.981    DATAPATH0/D[4]
    SLICE_X4Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X4Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[4]/C

Slack:                    inf
  Source:                 i_data[5]
                            (input port)
  Destination:            DATAPATH0/o_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.232ns (23.083%)  route 0.773ns (76.917%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_data[5] (IN)
                         net (fo=0)                   0.000     0.000    i_data[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_data_IBUF[5]_inst/O
                         net (fo=2, routed)           0.773     0.959    DATAPATH0/D[5]
    SLICE_X1Y134         LUT5 (Prop_lut5_I4_O)        0.045     1.004 r  DATAPATH0/o_reg1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.004    DATAPATH0/mux_reg1[5]
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.923     2.112    DATAPATH0/CLK
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[5]/C

Slack:                    inf
  Source:                 i_data[2]
                            (input port)
  Destination:            DATAPATH0/o_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.216ns (21.419%)  route 0.791ns (78.581%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  i_data[2] (IN)
                         net (fo=0)                   0.000     0.000    i_data[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_data_IBUF[2]_inst/O
                         net (fo=2, routed)           0.791     0.961    DATAPATH0/D[2]
    SLICE_X2Y134         LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  DATAPATH0/o_reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.006    DATAPATH0/mux_reg1[2]
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.923     2.112    DATAPATH0/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/o_reg1_reg[2]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.232ns (22.955%)  route 0.780ns (77.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.780     0.967    i_start_IBUF
    SLICE_X2Y133         LUT2 (Prop_lut2_I1_O)        0.045     1.012 r  FSM_onehot_cur_state[16]_i_1/O
                         net (fo=1, routed)           0.000     1.012    FSM_onehot_cur_state[16]_i_1_n_0
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[16]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.235ns (23.182%)  route 0.780ns (76.818%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.780     0.967    i_start_IBUF
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.048     1.015 r  FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.015    FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.232ns (22.864%)  route 0.784ns (77.136%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.784     0.971    i_start_IBUF
    SLICE_X2Y133         LUT3 (Prop_lut3_I1_O)        0.045     1.016 r  FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.016    FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X2Y133         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 i_data[3]
                            (input port)
  Destination:            DATAPATH0/o_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.170ns (16.724%)  route 0.848ns (83.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_data[3] (IN)
                         net (fo=0)                   0.000     0.000    i_data[3]
    N14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_data_IBUF[3]_inst/O
                         net (fo=2, routed)           0.848     1.019    DATAPATH0/D[3]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.922     2.111    DATAPATH0/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/o_reg2_reg[3]/C





