Classic Timing Analyzer report for counter_with_set_8_advanced
Thu May 19 00:20:52 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.810 ns                         ; I1                         ; 74163:inst1|f74163:sub|111 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.507 ns                         ; 74163:inst1|f74163:sub|111 ; O1                         ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.637 ns                        ; SET                        ; 74163:inst|f74163:sub|34   ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; 241.14 MHz ( period = 4.147 ns ) ; 74163:inst1|f74163:sub|111 ; 74163:inst1|f74163:sub|122 ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 241.14 MHz ( period = 4.147 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst1|f74163:sub|122 ; CP         ; CP       ; None                        ; None                      ; 3.883 ns                ;
; N/A   ; 256.21 MHz ( period = 3.903 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst1|f74163:sub|111 ; CP         ; CP       ; None                        ; None                      ; 3.639 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; 74163:inst1|f74163:sub|122 ; 74163:inst1|f74163:sub|122 ; CP         ; CP       ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 270.20 MHz ( period = 3.701 ns )               ; 74163:inst1|f74163:sub|34  ; 74163:inst1|f74163:sub|111 ; CP         ; CP       ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 271.15 MHz ( period = 3.688 ns )               ; 74163:inst1|f74163:sub|34  ; 74163:inst1|f74163:sub|122 ; CP         ; CP       ; None                        ; None                      ; 3.424 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns )               ; 74163:inst|f74163:sub|34   ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; 280.35 MHz ( period = 3.567 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 3.303 ns                ;
; N/A   ; 284.74 MHz ( period = 3.512 ns )               ; 74163:inst|f74163:sub|111  ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 3.248 ns                ;
; N/A   ; 299.58 MHz ( period = 3.338 ns )               ; 74163:inst1|f74163:sub|34  ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 306.56 MHz ( period = 3.262 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst|f74163:sub|34   ; CP         ; CP       ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; 74163:inst1|f74163:sub|134 ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 314.96 MHz ( period = 3.175 ns )               ; 74163:inst1|f74163:sub|122 ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; 74163:inst1|f74163:sub|134 ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 329.16 MHz ( period = 3.038 ns )               ; 74163:inst1|f74163:sub|34  ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 2.774 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; 74163:inst1|f74163:sub|34  ; 74163:inst|f74163:sub|34   ; CP         ; CP       ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 337.95 MHz ( period = 2.959 ns )               ; 74163:inst1|f74163:sub|111 ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|122 ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 2.611 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|122 ; 74163:inst|f74163:sub|34   ; CP         ; CP       ; None                        ; None                      ; 2.606 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|34   ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.506 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|34  ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.466 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|34   ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 2.318 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|122 ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|111  ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 2.286 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|134 ; 74163:inst|f74163:sub|34   ; CP         ; CP       ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|111  ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|34  ; 74163:inst1|f74163:sub|134 ; CP         ; CP       ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|134  ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|34   ; 74163:inst|f74163:sub|34   ; CP         ; CP       ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|134 ; 74163:inst|f74163:sub|111  ; CP         ; CP       ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|122  ; 74163:inst|f74163:sub|134  ; CP         ; CP       ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|122 ; 74163:inst1|f74163:sub|134 ; CP         ; CP       ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|111 ; 74163:inst1|f74163:sub|134 ; CP         ; CP       ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst|f74163:sub|122  ; 74163:inst|f74163:sub|122  ; CP         ; CP       ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|134 ; 74163:inst1|f74163:sub|134 ; CP         ; CP       ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74163:inst1|f74163:sub|34  ; 74163:inst1|f74163:sub|34  ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 5.810 ns   ; I1   ; 74163:inst1|f74163:sub|111 ; CP       ;
; N/A   ; None         ; 5.660 ns   ; I2   ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A   ; None         ; 5.402 ns   ; I4   ; 74163:inst|f74163:sub|34   ; CP       ;
; N/A   ; None         ; 5.383 ns   ; SET  ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A   ; None         ; 5.377 ns   ; SET  ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A   ; None         ; 5.344 ns   ; SET  ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A   ; None         ; 5.343 ns   ; SET  ; 74163:inst1|f74163:sub|111 ; CP       ;
; N/A   ; None         ; 5.343 ns   ; SET  ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A   ; None         ; 5.335 ns   ; I3   ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A   ; None         ; 5.316 ns   ; I6   ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A   ; None         ; 5.232 ns   ; I7   ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A   ; None         ; 5.209 ns   ; I0   ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A   ; None         ; 5.139 ns   ; I5   ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A   ; None         ; 5.069 ns   ; CLR  ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A   ; None         ; 5.040 ns   ; SET  ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A   ; None         ; 5.038 ns   ; SET  ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A   ; None         ; 4.969 ns   ; CLR  ; 74163:inst|f74163:sub|34   ; CP       ;
; N/A   ; None         ; 4.968 ns   ; CLR  ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A   ; None         ; 4.966 ns   ; CLR  ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A   ; None         ; 4.965 ns   ; CLR  ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A   ; None         ; 4.965 ns   ; CLR  ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A   ; None         ; 4.961 ns   ; CLR  ; 74163:inst1|f74163:sub|111 ; CP       ;
; N/A   ; None         ; 4.961 ns   ; CLR  ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A   ; None         ; 4.903 ns   ; SET  ; 74163:inst|f74163:sub|34   ; CP       ;
+-------+--------------+------------+------+----------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 8.507 ns   ; 74163:inst1|f74163:sub|111 ; O1 ; CP         ;
; N/A   ; None         ; 8.498 ns   ; 74163:inst1|f74163:sub|34  ; O0 ; CP         ;
; N/A   ; None         ; 8.089 ns   ; 74163:inst|f74163:sub|111  ; O5 ; CP         ;
; N/A   ; None         ; 8.088 ns   ; 74163:inst1|f74163:sub|122 ; O2 ; CP         ;
; N/A   ; None         ; 8.073 ns   ; 74163:inst|f74163:sub|134  ; O7 ; CP         ;
; N/A   ; None         ; 8.070 ns   ; 74163:inst|f74163:sub|34   ; O4 ; CP         ;
; N/A   ; None         ; 8.064 ns   ; 74163:inst|f74163:sub|122  ; O6 ; CP         ;
; N/A   ; None         ; 8.045 ns   ; 74163:inst1|f74163:sub|134 ; O3 ; CP         ;
+-------+--------------+------------+----------------------------+----+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -4.637 ns ; SET  ; 74163:inst|f74163:sub|34   ; CP       ;
; N/A           ; None        ; -4.695 ns ; CLR  ; 74163:inst1|f74163:sub|111 ; CP       ;
; N/A           ; None        ; -4.695 ns ; CLR  ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A           ; None        ; -4.699 ns ; CLR  ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A           ; None        ; -4.699 ns ; CLR  ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A           ; None        ; -4.700 ns ; CLR  ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A           ; None        ; -4.702 ns ; CLR  ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A           ; None        ; -4.703 ns ; CLR  ; 74163:inst|f74163:sub|34   ; CP       ;
; N/A           ; None        ; -4.772 ns ; SET  ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A           ; None        ; -4.774 ns ; SET  ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A           ; None        ; -4.803 ns ; CLR  ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A           ; None        ; -4.873 ns ; I5   ; 74163:inst|f74163:sub|111  ; CP       ;
; N/A           ; None        ; -4.943 ns ; I0   ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A           ; None        ; -4.966 ns ; I7   ; 74163:inst|f74163:sub|134  ; CP       ;
; N/A           ; None        ; -5.050 ns ; I6   ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A           ; None        ; -5.069 ns ; I3   ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A           ; None        ; -5.077 ns ; SET  ; 74163:inst1|f74163:sub|111 ; CP       ;
; N/A           ; None        ; -5.077 ns ; SET  ; 74163:inst1|f74163:sub|134 ; CP       ;
; N/A           ; None        ; -5.078 ns ; SET  ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A           ; None        ; -5.111 ns ; SET  ; 74163:inst1|f74163:sub|34  ; CP       ;
; N/A           ; None        ; -5.117 ns ; SET  ; 74163:inst|f74163:sub|122  ; CP       ;
; N/A           ; None        ; -5.136 ns ; I4   ; 74163:inst|f74163:sub|34   ; CP       ;
; N/A           ; None        ; -5.394 ns ; I2   ; 74163:inst1|f74163:sub|122 ; CP       ;
; N/A           ; None        ; -5.544 ns ; I1   ; 74163:inst1|f74163:sub|111 ; CP       ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 19 00:20:51 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_8_advanced -c counter_with_set_8_advanced --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" has Internal fmax of 241.14 MHz between source register "74163:inst1|f74163:sub|111" and destination register "74163:inst1|f74163:sub|122" (period= 4.147 ns)
    Info: + Longest register to register delay is 3.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
        Info: 2: + IC(1.521 ns) + CELL(0.624 ns) = 2.145 ns; Loc. = LCCOMB_X3_Y6_N16; Fanout = 1; COMB Node = '74163:inst1|f74163:sub|120'
        Info: 3: + IC(1.424 ns) + CELL(0.206 ns) = 3.775 ns; Loc. = LCCOMB_X6_Y2_N2; Fanout = 1; COMB Node = '74163:inst1|f74163:sub|126~106'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.883 ns; Loc. = LCFF_X6_Y2_N3; Fanout = 4; REG Node = '74163:inst1|f74163:sub|122'
        Info: Total cell delay = 0.938 ns ( 24.16 % )
        Info: Total interconnect delay = 2.945 ns ( 75.84 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 2.879 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
            Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X6_Y2_N3; Fanout = 4; REG Node = '74163:inst1|f74163:sub|122'
            Info: Total cell delay = 1.816 ns ( 63.08 % )
            Info: Total interconnect delay = 1.063 ns ( 36.92 % )
        Info: - Longest clock path from clock "CP" to source register is 2.879 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
            Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
            Info: Total cell delay = 1.816 ns ( 63.08 % )
            Info: Total interconnect delay = 1.063 ns ( 36.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74163:inst1|f74163:sub|111" (data pin = "I1", clock pin = "CP") is 5.810 ns
    Info: + Longest pin to register delay is 8.729 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'I1'
        Info: 2: + IC(7.267 ns) + CELL(0.370 ns) = 8.621 ns; Loc. = LCCOMB_X6_Y2_N4; Fanout = 1; COMB Node = '74163:inst1|f74163:sub|115~52'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.729 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
        Info: Total cell delay = 1.462 ns ( 16.75 % )
        Info: Total interconnect delay = 7.267 ns ( 83.25 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.879 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
        Info: Total cell delay = 1.816 ns ( 63.08 % )
        Info: Total interconnect delay = 1.063 ns ( 36.92 % )
Info: tco from clock "CP" to destination pin "O1" through register "74163:inst1|f74163:sub|111" is 8.507 ns
    Info: + Longest clock path from clock "CP" to source register is 2.879 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
        Info: Total cell delay = 1.816 ns ( 63.08 % )
        Info: Total interconnect delay = 1.063 ns ( 36.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N5; Fanout = 5; REG Node = '74163:inst1|f74163:sub|111'
        Info: 2: + IC(2.228 ns) + CELL(3.096 ns) = 5.324 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'O1'
        Info: Total cell delay = 3.096 ns ( 58.15 % )
        Info: Total interconnect delay = 2.228 ns ( 41.85 % )
Info: th for register "74163:inst|f74163:sub|34" (data pin = "SET", clock pin = "CP") is -4.637 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.879 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X6_Y2_N7; Fanout = 5; REG Node = '74163:inst|f74163:sub|34'
        Info: Total cell delay = 1.816 ns ( 63.08 % )
        Info: Total interconnect delay = 1.063 ns ( 36.92 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; PIN Node = 'SET'
        Info: 2: + IC(6.514 ns) + CELL(0.206 ns) = 7.714 ns; Loc. = LCCOMB_X6_Y2_N6; Fanout = 1; COMB Node = '74163:inst|f74163:sub|68~142'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.822 ns; Loc. = LCFF_X6_Y2_N7; Fanout = 5; REG Node = '74163:inst|f74163:sub|34'
        Info: Total cell delay = 1.308 ns ( 16.72 % )
        Info: Total interconnect delay = 6.514 ns ( 83.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu May 19 00:20:52 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


