

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Mar  1 05:43:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       63|       63|  0.210 us|  0.210 us|   26|   26|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0  |zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s  |       25|       25|  83.325 ns|  83.325 ns|   25|   25|       no|
        |conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |       19|       19|  63.327 ns|  63.327 ns|   19|   19|       no|
        |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
        |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
        |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0             |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s             |       17|       17|  56.661 ns|  56.661 ns|   17|   17|       no|
        |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0   |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s   |       16|       16|  53.328 ns|  53.328 ns|   16|   16|       no|
        |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s    |        7|        7|  23.331 ns|  23.331 ns|    7|    7|       no|
        |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0              |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s              |        7|        7|  23.331 ns|  23.331 ns|    7|    7|       no|
        |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0             |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s             |       13|       13|  43.329 ns|  43.329 ns|   13|   13|       no|
        |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0  |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s  |       14|       14|  46.662 ns|  46.662 ns|   14|   14|       no|
        |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0   |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s   |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
        |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0             |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s             |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
        |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0       |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s       |        2|        2|   6.666 ns|   6.666 ns|    2|    2|       no|
        |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0   |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|       no|
        |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0   |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|       no|
        |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0      |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s      |        3|        3|   9.999 ns|   9.999 ns|    3|    3|       no|
        |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0   |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|       no|
        |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0   |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|       no|
        |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0       |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s       |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        0|     -|    15242|     8214|    -|
|Instance             |        -|     3|    14841|    37071|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|    30083|    45287|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        3|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0   |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s   |        0|   0|  2946|  6285|    0|
    |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0  |conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s  |        0|   0|  2946|  6285|    0|
    |conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |        0|   3|   586|  1559|    0|
    |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0       |dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s       |        0|   0|   437|  1119|    0|
    |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0      |dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s      |        0|   0|   397|  1641|    0|
    |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0       |dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s       |        0|   0|   363|  1216|    0|
    |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0   |normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s   |        0|   0|   676|  1438|    0|
    |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0   |normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s   |        0|   0|  1028|  2164|    0|
    |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |        0|   0|   400|   785|    0|
    |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0              |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s              |        0|   0|   399|   783|    0|
    |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0             |pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s             |        0|   0|   542|  1029|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s    |        0|   0|   410|  1274|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s    |        0|   0|   409|  1272|    0|
    |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0   |relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s   |        0|   0|   608|  1862|    0|
    |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0   |relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s   |        0|   0|  1054|  3160|    0|
    |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0   |relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s   |        0|   0|  1604|  4788|    0|
    |zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0  |zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s  |        0|   0|    13|   139|    0|
    |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0             |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s             |        0|   0|    12|   137|    0|
    |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0             |zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s             |        0|   0|    11|   135|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                                        |        0|   3| 14841| 37071|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+------+----+-----+------+------+---------+
    |      Name     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +---------------+---------+------+----+-----+------+------+---------+
    |layer10_out_U  |        0|  1028|   0|    -|     2|   384|      768|
    |layer12_out_U  |        0|   516|   0|    -|     2|   144|      288|
    |layer13_out_U  |        0|  1028|   0|    -|     1|   384|      384|
    |layer15_out_U  |        0|  2058|   0|    -|     1|   672|      672|
    |layer17_out_U  |        0|  2058|   0|    -|     1|   672|      672|
    |layer18_out_U  |        0|   516|   0|    -|     1|   252|      252|
    |layer19_out_U  |        0|  2058|   0|    -|     1|  1024|     1024|
    |layer21_out_U  |        0|  2058|   0|    -|     1|  1024|     1024|
    |layer22_out_U  |        0|  1028|   0|    -|     1|   384|      384|
    |layer25_out_U  |        0|     7|   0|    -|    15|    16|      240|
    |layer26_out_U  |        0|   784|   0|    -|    11|   256|     2816|
    |layer27_out_U  |        0|   784|   0|    -|     9|   256|     2304|
    |layer2_out_U   |        0|   781|   0|    -|     8|   256|     2048|
    |layer4_out_U   |        0|     7|   0|    -|     8|    96|      768|
    |layer5_out_U   |        0|     5|   0|    -|     4|   256|     1024|
    |layer6_out_U   |        0|     5|   0|    -|     4|   256|     1024|
    |layer8_out_U   |        0|     5|   0|    -|     4|    96|      384|
    |layer9_out_U   |        0|   516|   0|    -|     2|   256|      512|
    +---------------+---------+------+----+-----+------+------+---------+
    |Total          |        0| 15242|   0|    0|    76|  6684|    16588|
    +---------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|input_r_dout     |   in|   16|     ap_fifo|       input_r|       pointer|
|input_r_empty_n  |   in|    1|     ap_fifo|       input_r|       pointer|
|input_r_read     |  out|    1|     ap_fifo|       input_r|       pointer|
|output_r_din     |  out|   16|     ap_fifo|      output_r|       pointer|
|output_r_full_n  |   in|    1|     ap_fifo|      output_r|       pointer|
|output_r_write   |  out|    1|     ap_fifo|      output_r|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
+-----------------+-----+-----+------------+--------------+--------------+

