Design of 4 bit adder with carry look ahead logic in verilog
