{
  "module_name": "atl1.h",
  "hash_id": "d2df2e11793a2d628e0a4b8845c45fef5d13f86f1f2ede8b01f926e18cf2010c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/atlx/atl1.h",
  "human_readable_source": " \n \n\n#ifndef ATL1_H\n#define ATL1_H\n\n#include <linux/compiler.h>\n#include <linux/ethtool.h>\n#include <linux/if_vlan.h>\n#include <linux/mii.h>\n#include <linux/module.h>\n#include <linux/skbuff.h>\n#include <linux/spinlock.h>\n#include <linux/timer.h>\n#include <linux/types.h>\n#include <linux/workqueue.h>\n\n#include \"atlx.h\"\n\n#define ATLX_DRIVER_NAME \"atl1\"\n\nMODULE_DESCRIPTION(\"Atheros L1 Gigabit Ethernet Driver\");\n\n#define atlx_adapter\t\tatl1_adapter\n#define atlx_check_for_link\tatl1_check_for_link\n#define atlx_check_link\t\tatl1_check_link\n#define atlx_hash_mc_addr\tatl1_hash_mc_addr\n#define atlx_hash_set\t\tatl1_hash_set\n#define atlx_hw\t\t\tatl1_hw\n#define atlx_mii_ioctl\t\tatl1_mii_ioctl\n#define atlx_read_phy_reg\tatl1_read_phy_reg\n#define atlx_set_mac\t\tatl1_set_mac\n#define atlx_set_mac_addr\tatl1_set_mac_addr\n\nstruct atl1_adapter;\nstruct atl1_hw;\n\n \nstatic u32 atl1_hash_mc_addr(struct atl1_hw *hw, u8 *mc_addr);\nstatic void atl1_hash_set(struct atl1_hw *hw, u32 hash_value);\nstatic void atl1_set_mac_addr(struct atl1_hw *hw);\nstatic int atl1_mii_ioctl(struct net_device *netdev, struct ifreq *ifr,\n\tint cmd);\nstatic u32 atl1_check_link(struct atl1_adapter *adapter);\n\n \n\n \n#define IDLE_STATUS_RXMAC\t\t\t0x1\n#define IDLE_STATUS_TXMAC\t\t\t0x2\n#define IDLE_STATUS_RXQ\t\t\t\t0x4\n#define IDLE_STATUS_TXQ\t\t\t\t0x8\n#define IDLE_STATUS_DMAR\t\t\t0x10\n#define IDLE_STATUS_DMAW\t\t\t0x20\n#define IDLE_STATUS_SMB\t\t\t\t0x40\n#define IDLE_STATUS_CMB\t\t\t\t0x80\n\n \n#define MDIO_WAIT_TIMES\t\t\t\t30\n\n \n#define MAC_CTRL_TX_PAUSE\t\t\t0x10000\n#define MAC_CTRL_SCNT\t\t\t\t0x20000\n#define MAC_CTRL_SRST_TX\t\t\t0x40000\n#define MAC_CTRL_TX_SIMURST\t\t\t0x80000\n#define MAC_CTRL_SPEED_SHIFT\t\t\t20\n#define MAC_CTRL_SPEED_MASK\t\t\t0x300000\n#define MAC_CTRL_SPEED_1000\t\t\t0x2\n#define MAC_CTRL_SPEED_10_100\t\t\t0x1\n#define MAC_CTRL_DBG_TX_BKPRESURE\t\t0x400000\n#define MAC_CTRL_TX_HUGE\t\t\t0x800000\n#define MAC_CTRL_RX_CHKSUM_EN\t\t\t0x1000000\n#define MAC_CTRL_DBG\t\t\t\t0x8000000\n\n \n#define WOL_CLK_SWITCH_EN\t\t\t0x8000\n#define WOL_PT5_EN\t\t\t\t0x200000\n#define WOL_PT6_EN\t\t\t\t0x400000\n#define WOL_PT5_MATCH\t\t\t\t0x8000000\n#define WOL_PT6_MATCH\t\t\t\t0x10000000\n\n \n#define REG_WOL_PATTERN_LEN\t\t\t0x14A4\n#define WOL_PT_LEN_MASK\t\t\t\t0x7F\n#define WOL_PT0_LEN_SHIFT\t\t\t0\n#define WOL_PT1_LEN_SHIFT\t\t\t8\n#define WOL_PT2_LEN_SHIFT\t\t\t16\n#define WOL_PT3_LEN_SHIFT\t\t\t24\n#define WOL_PT4_LEN_SHIFT\t\t\t0\n#define WOL_PT5_LEN_SHIFT\t\t\t8\n#define WOL_PT6_LEN_SHIFT\t\t\t16\n\n \n#define REG_SRAM_RFD_LEN\t\t\t0x1504\n#define REG_SRAM_RRD_ADDR\t\t\t0x1508\n#define REG_SRAM_RRD_LEN\t\t\t0x150C\n#define REG_SRAM_TPD_ADDR\t\t\t0x1510\n#define REG_SRAM_TPD_LEN\t\t\t0x1514\n#define REG_SRAM_TRD_ADDR\t\t\t0x1518\n#define REG_SRAM_TRD_LEN\t\t\t0x151C\n#define REG_SRAM_RXF_ADDR\t\t\t0x1520\n#define REG_SRAM_RXF_LEN\t\t\t0x1524\n#define REG_SRAM_TXF_ADDR\t\t\t0x1528\n#define REG_SRAM_TXF_LEN\t\t\t0x152C\n#define REG_SRAM_TCPH_PATH_ADDR\t\t\t0x1530\n#define SRAM_TCPH_ADDR_MASK\t\t\t0xFFF\n#define SRAM_TCPH_ADDR_SHIFT\t\t\t0\n#define SRAM_PATH_ADDR_MASK\t\t\t0xFFF\n#define SRAM_PATH_ADDR_SHIFT\t\t\t16\n\n \n#define REG_LOAD_PTR\t\t\t\t0x1534\n\n \n#define REG_DESC_RFD_ADDR_LO\t\t\t0x1544\n#define REG_DESC_RRD_ADDR_LO\t\t\t0x1548\n#define REG_DESC_TPD_ADDR_LO\t\t\t0x154C\n#define REG_DESC_CMB_ADDR_LO\t\t\t0x1550\n#define REG_DESC_SMB_ADDR_LO\t\t\t0x1554\n#define REG_DESC_RFD_RRD_RING_SIZE\t\t0x1558\n#define DESC_RFD_RING_SIZE_MASK\t\t\t0x7FF\n#define DESC_RFD_RING_SIZE_SHIFT\t\t0\n#define DESC_RRD_RING_SIZE_MASK\t\t\t0x7FF\n#define DESC_RRD_RING_SIZE_SHIFT\t\t16\n#define REG_DESC_TPD_RING_SIZE\t\t\t0x155C\n#define DESC_TPD_RING_SIZE_MASK\t\t\t0x3FF\n#define DESC_TPD_RING_SIZE_SHIFT\t\t0\n\n \n#define REG_TXQ_CTRL\t\t\t\t0x1580\n#define TXQ_CTRL_TPD_BURST_NUM_SHIFT\t\t0\n#define TXQ_CTRL_TPD_BURST_NUM_MASK\t\t0x1F\n#define TXQ_CTRL_EN\t\t\t\t0x20\n#define TXQ_CTRL_ENH_MODE\t\t\t0x40\n#define TXQ_CTRL_TPD_FETCH_TH_SHIFT\t\t8\n#define TXQ_CTRL_TPD_FETCH_TH_MASK\t\t0x3F\n#define TXQ_CTRL_TXF_BURST_NUM_SHIFT\t\t16\n#define TXQ_CTRL_TXF_BURST_NUM_MASK\t\t0xFFFF\n\n \n#define REG_TX_JUMBO_TASK_TH_TPD_IPG\t\t0x1584\n#define TX_JUMBO_TASK_TH_MASK\t\t\t0x7FF\n#define TX_JUMBO_TASK_TH_SHIFT\t\t\t0\n#define TX_TPD_MIN_IPG_MASK\t\t\t0x1F\n#define TX_TPD_MIN_IPG_SHIFT\t\t\t16\n\n \n#define REG_RXQ_CTRL\t\t\t\t0x15A0\n#define RXQ_CTRL_RFD_BURST_NUM_SHIFT\t\t0\n#define RXQ_CTRL_RFD_BURST_NUM_MASK\t\t0xFF\n#define RXQ_CTRL_RRD_BURST_THRESH_SHIFT\t\t8\n#define RXQ_CTRL_RRD_BURST_THRESH_MASK\t\t0xFF\n#define RXQ_CTRL_RFD_PREF_MIN_IPG_SHIFT\t\t16\n#define RXQ_CTRL_RFD_PREF_MIN_IPG_MASK\t\t0x1F\n#define RXQ_CTRL_CUT_THRU_EN\t\t\t0x40000000\n#define RXQ_CTRL_EN\t\t\t\t0x80000000\n\n \n#define REG_RXQ_JMBOSZ_RRDTIM\t\t\t0x15A4\n#define RXQ_JMBOSZ_TH_MASK\t\t\t0x7FF\n#define RXQ_JMBOSZ_TH_SHIFT\t\t\t0\n#define RXQ_JMBO_LKAH_MASK\t\t\t0xF\n#define RXQ_JMBO_LKAH_SHIFT\t\t\t11\n#define RXQ_RRD_TIMER_MASK\t\t\t0xFFFF\n#define RXQ_RRD_TIMER_SHIFT\t\t\t16\n\n \n#define REG_RXQ_RXF_PAUSE_THRESH\t\t0x15A8\n#define RXQ_RXF_PAUSE_TH_HI_SHIFT\t\t16\n#define RXQ_RXF_PAUSE_TH_HI_MASK\t\t0xFFF\n#define RXQ_RXF_PAUSE_TH_LO_SHIFT\t\t0\n#define RXQ_RXF_PAUSE_TH_LO_MASK\t\t0xFFF\n\n \n#define REG_RXQ_RRD_PAUSE_THRESH\t\t0x15AC\n#define RXQ_RRD_PAUSE_TH_HI_SHIFT\t\t0\n#define RXQ_RRD_PAUSE_TH_HI_MASK\t\t0xFFF\n#define RXQ_RRD_PAUSE_TH_LO_SHIFT\t\t16\n#define RXQ_RRD_PAUSE_TH_LO_MASK\t\t0xFFF\n\n \n#define REG_DMA_CTRL\t\t\t\t0x15C0\n#define DMA_CTRL_DMAR_IN_ORDER\t\t\t0x1\n#define DMA_CTRL_DMAR_ENH_ORDER\t\t\t0x2\n#define DMA_CTRL_DMAR_OUT_ORDER\t\t\t0x4\n#define DMA_CTRL_RCB_VALUE\t\t\t0x8\n#define DMA_CTRL_DMAR_BURST_LEN_SHIFT\t\t4\n#define DMA_CTRL_DMAR_BURST_LEN_MASK\t\t7\n#define DMA_CTRL_DMAW_BURST_LEN_SHIFT\t\t7\n#define DMA_CTRL_DMAW_BURST_LEN_MASK\t\t7\n#define DMA_CTRL_DMAR_EN\t\t\t0x400\n#define DMA_CTRL_DMAW_EN\t\t\t0x800\n\n \n#define REG_CSMB_CTRL\t\t\t\t0x15D0\n#define CSMB_CTRL_CMB_NOW\t\t\t1\n#define CSMB_CTRL_SMB_NOW\t\t\t2\n#define CSMB_CTRL_CMB_EN\t\t\t4\n#define CSMB_CTRL_SMB_EN\t\t\t8\n\n \n#define REG_CMB_WRITE_TH\t\t\t0x15D4\n#define CMB_RRD_TH_SHIFT\t\t\t0\n#define CMB_RRD_TH_MASK\t\t\t\t0x7FF\n#define CMB_TPD_TH_SHIFT\t\t\t16\n#define CMB_TPD_TH_MASK\t\t\t\t0x7FF\n\n \n#define REG_CMB_WRITE_TIMER\t\t\t0x15D8\n#define CMB_RX_TM_SHIFT\t\t\t\t0\n#define CMB_RX_TM_MASK\t\t\t\t0xFFFF\n#define CMB_TX_TM_SHIFT\t\t\t\t16\n#define CMB_TX_TM_MASK\t\t\t\t0xFFFF\n\n \n#define REG_CMB_RX_PKT_CNT\t\t\t0x15DC\n\n \n#define REG_CMB_TX_PKT_CNT\t\t\t0x15E0\n\n \n#define REG_SMB_TIMER\t\t\t\t0x15E4\n\n \n#define REG_MAILBOX\t\t\t\t0x15F0\n#define MB_RFD_PROD_INDX_SHIFT\t\t\t0\n#define MB_RFD_PROD_INDX_MASK\t\t\t0x7FF\n#define MB_RRD_CONS_INDX_SHIFT\t\t\t11\n#define MB_RRD_CONS_INDX_MASK\t\t\t0x7FF\n#define MB_TPD_PROD_INDX_SHIFT\t\t\t22\n#define MB_TPD_PROD_INDX_MASK\t\t\t0x3FF\n\n \n#define ISR_SMB\t\t\t\t\t0x1\n#define ISR_TIMER\t\t\t\t0x2\n#define ISR_MANUAL\t\t\t\t0x4\n#define ISR_RXF_OV\t\t\t\t0x8\n#define ISR_RFD_UNRUN\t\t\t\t0x10\n#define ISR_RRD_OV\t\t\t\t0x20\n#define ISR_TXF_UNRUN\t\t\t\t0x40\n#define ISR_LINK\t\t\t\t0x80\n#define ISR_HOST_RFD_UNRUN\t\t\t0x100\n#define ISR_HOST_RRD_OV\t\t\t\t0x200\n#define ISR_DMAR_TO_RST\t\t\t\t0x400\n#define ISR_DMAW_TO_RST\t\t\t\t0x800\n#define ISR_GPHY\t\t\t\t0x1000\n#define ISR_RX_PKT\t\t\t\t0x10000\n#define ISR_TX_PKT\t\t\t\t0x20000\n#define ISR_TX_DMA\t\t\t\t0x40000\n#define ISR_RX_DMA\t\t\t\t0x80000\n#define ISR_CMB_RX\t\t\t\t0x100000\n#define ISR_CMB_TX\t\t\t\t0x200000\n#define ISR_MAC_RX\t\t\t\t0x400000\n#define ISR_MAC_TX\t\t\t\t0x800000\n#define ISR_DIS_SMB\t\t\t\t0x20000000\n#define ISR_DIS_DMA\t\t\t\t0x40000000\n\n \n#define IMR_NORXTX_MASK\t(\\\n\tISR_SMB\t\t|\\\n\tISR_GPHY\t|\\\n\tISR_PHY_LINKDOWN|\\\n\tISR_DMAR_TO_RST\t|\\\n\tISR_DMAW_TO_RST)\n\n \n#define IMR_NORMAL_MASK\t(\\\n\tIMR_NORXTX_MASK\t|\\\n\tISR_CMB_TX\t|\\\n\tISR_CMB_RX)\n\n \n#define IMR_DEBUG_MASK\t(\\\n\tISR_SMB\t\t|\\\n\tISR_TIMER\t|\\\n\tISR_MANUAL\t|\\\n\tISR_RXF_OV\t|\\\n\tISR_RFD_UNRUN\t|\\\n\tISR_RRD_OV\t|\\\n\tISR_TXF_UNRUN\t|\\\n\tISR_LINK\t|\\\n\tISR_CMB_TX\t|\\\n\tISR_CMB_RX\t|\\\n\tISR_RX_PKT\t|\\\n\tISR_TX_PKT\t|\\\n\tISR_MAC_RX\t|\\\n\tISR_MAC_TX)\n\n#define MEDIA_TYPE_1000M_FULL\t\t\t1\n#define MEDIA_TYPE_100M_FULL\t\t\t2\n#define MEDIA_TYPE_100M_HALF\t\t\t3\n#define MEDIA_TYPE_10M_FULL\t\t\t4\n#define MEDIA_TYPE_10M_HALF\t\t\t5\n\n#define AUTONEG_ADVERTISE_SPEED_DEFAULT\t\t0x002F\t \n\n#define MAX_JUMBO_FRAME_SIZE\t\t\t10240\n\n#define ATL1_EEDUMP_LEN\t\t\t\t48\n\n \nstruct stats_msg_block {\n\t \n\tu32 rx_ok;\t\t \n\tu32 rx_bcast;\t\t \n\tu32 rx_mcast;\t\t \n\tu32 rx_pause;\t\t \n\tu32 rx_ctrl;\t\t \n\tu32 rx_fcs_err;\t\t \n\tu32 rx_len_err;\t\t \n\tu32 rx_byte_cnt;\t \n\tu32 rx_runt;\t\t \n\tu32 rx_frag;\t\t \n\tu32 rx_sz_64;\t\t \n\tu32 rx_sz_65_127;\n\tu32 rx_sz_128_255;\n\tu32 rx_sz_256_511;\n\tu32 rx_sz_512_1023;\n\tu32 rx_sz_1024_1518;\n\tu32 rx_sz_1519_max;\t \n\tu32 rx_sz_ov;\t\t \n\tu32 rx_rxf_ov;\t\t \n\tu32 rx_rrd_ov;\t\t \n\tu32 rx_align_err;\t \n\tu32 rx_bcast_byte_cnt;\t \n\tu32 rx_mcast_byte_cnt;\t \n\tu32 rx_err_addr;\t \n\n\t \n\tu32 tx_ok;\t\t \n\tu32 tx_bcast;\t\t \n\tu32 tx_mcast;\t\t \n\tu32 tx_pause;\t\t \n\tu32 tx_exc_defer;\t \n\tu32 tx_ctrl;\t\t \n\tu32 tx_defer;\t\t \n\tu32 tx_byte_cnt;\t \n\tu32 tx_sz_64;\t\t \n\tu32 tx_sz_65_127;\n\tu32 tx_sz_128_255;\n\tu32 tx_sz_256_511;\n\tu32 tx_sz_512_1023;\n\tu32 tx_sz_1024_1518;\n\tu32 tx_sz_1519_max;\t \n\tu32 tx_1_col;\t\t \n\tu32 tx_2_col;\t\t \n\tu32 tx_late_col;\t \n\tu32 tx_abort_col;\t \n\tu32 tx_underrun;\t \n\tu32 tx_rd_eop;\t\t \n\tu32 tx_len_err;\t\t \n\tu32 tx_trunc;\t\t \n\tu32 tx_bcast_byte;\t \n\tu32 tx_mcast_byte;\t \n\tu32 smb_updated;\t \n};\n\n \nstruct coals_msg_block {\n\tu32 int_stats;\t\t \n\tu16 rrd_prod_idx;\t \n\tu16 rfd_cons_idx;\t \n\tu16 update;\t\t \n\tu16 tpd_cons_idx;\t \n};\n\n \nstruct rx_return_desc {\n\tu8 num_buf;\t \n\tu8 resved;\n\tu16 buf_indx;\t \n\tunion {\n\t\tu32 valid;\n\t\tstruct {\n\t\t\tu16 rx_chksum;\n\t\t\tu16 pkt_size;\n\t\t} xsum_sz;\n\t} xsz;\n\n\tu16 pkt_flg;\t \n\tu16 err_flg;\t \n\tu16 resved2;\n\tu16 vlan_tag;\t \n};\n\n#define PACKET_FLAG_ETH_TYPE\t0x0080\n#define PACKET_FLAG_VLAN_INS\t0x0100\n#define PACKET_FLAG_ERR\t\t0x0200\n#define PACKET_FLAG_IPV4\t0x0400\n#define PACKET_FLAG_UDP\t\t0x0800\n#define PACKET_FLAG_TCP\t\t0x1000\n#define PACKET_FLAG_BCAST\t0x2000\n#define PACKET_FLAG_MCAST\t0x4000\n#define PACKET_FLAG_PAUSE\t0x8000\n\n#define ERR_FLAG_CRC\t\t0x0001\n#define ERR_FLAG_CODE\t\t0x0002\n#define ERR_FLAG_DRIBBLE\t0x0004\n#define ERR_FLAG_RUNT\t\t0x0008\n#define ERR_FLAG_OV\t\t0x0010\n#define ERR_FLAG_TRUNC\t\t0x0020\n#define ERR_FLAG_IP_CHKSUM\t0x0040\n#define ERR_FLAG_L4_CHKSUM\t0x0080\n#define ERR_FLAG_LEN\t\t0x0100\n#define ERR_FLAG_DES_ADDR\t0x0200\n\n \nstruct rx_free_desc {\n\t__le64 buffer_addr;\t \n\t__le16 buf_len;\t\t \n\tu16 coalese;\t\t \n\t \n} __packed;\n\n \n\n \n#define TPD_BUFLEN_MASK\t\t0x3FFF\n#define TPD_BUFLEN_SHIFT\t0\n#define TPD_DMAINT_MASK\t\t0x0001\n#define TPD_DMAINT_SHIFT\t14\n#define TPD_PKTNT_MASK\t\t0x0001\n#define TPD_PKTINT_SHIFT\t15\n#define TPD_VLANTAG_MASK\t0xFFFF\n#define TPD_VLANTAG_SHIFT\t16\n\n \n#define TPD_EOP_MASK\t\t0x0001\n#define TPD_EOP_SHIFT\t\t0\n#define TPD_COALESCE_MASK\t0x0001\n#define TPD_COALESCE_SHIFT\t1\n#define TPD_INS_VL_TAG_MASK\t0x0001\n#define TPD_INS_VL_TAG_SHIFT\t2\n#define TPD_CUST_CSUM_EN_MASK\t0x0001\n#define TPD_CUST_CSUM_EN_SHIFT\t3\n#define TPD_SEGMENT_EN_MASK\t0x0001\n#define TPD_SEGMENT_EN_SHIFT\t4\n#define TPD_IP_CSUM_MASK\t0x0001\n#define TPD_IP_CSUM_SHIFT\t5\n#define TPD_TCP_CSUM_MASK\t0x0001\n#define TPD_TCP_CSUM_SHIFT\t6\n#define TPD_UDP_CSUM_MASK\t0x0001\n#define TPD_UDP_CSUM_SHIFT\t7\n#define TPD_VL_TAGGED_MASK\t0x0001\n#define TPD_VL_TAGGED_SHIFT\t8\n#define TPD_ETHTYPE_MASK\t0x0001\n#define TPD_ETHTYPE_SHIFT\t9\n#define TPD_IPHL_MASK\t\t0x000F\n#define TPD_IPHL_SHIFT\t\t10\n\n \n#define TPD_TCPHDRLEN_MASK\t0x000F\n#define TPD_TCPHDRLEN_SHIFT\t14\n#define TPD_HDRFLAG_MASK\t0x0001\n#define TPD_HDRFLAG_SHIFT\t18\n#define TPD_MSS_MASK\t\t0x1FFF\n#define TPD_MSS_SHIFT\t\t19\n\n \n#define TPD_PLOADOFFSET_MASK\t0x00FF\n#define TPD_PLOADOFFSET_SHIFT\t16\n#define TPD_CCSUMOFFSET_MASK\t0x00FF\n#define TPD_CCSUMOFFSET_SHIFT\t24\n\nstruct tx_packet_desc {\n\t__le64 buffer_addr;\n\t__le32 word2;\n\t__le32 word3;\n};\n\n \nenum atl1_dma_order {\n\tatl1_dma_ord_in = 1,\n\tatl1_dma_ord_enh = 2,\n\tatl1_dma_ord_out = 4\n};\n\nenum atl1_dma_rcb {\n\tatl1_rcb_64 = 0,\n\tatl1_rcb_128 = 1\n};\n\nenum atl1_dma_req_block {\n\tatl1_dma_req_128 = 0,\n\tatl1_dma_req_256 = 1,\n\tatl1_dma_req_512 = 2,\n\tatl1_dma_req_1024 = 3,\n\tatl1_dma_req_2048 = 4,\n\tatl1_dma_req_4096 = 5\n};\n\n#define ATL1_MAX_INTR\t\t3\n#define ATL1_MAX_TX_BUF_LEN\t0x3000\t \n\n#define ATL1_DEFAULT_TPD\t256\n#define ATL1_MAX_TPD\t\t1024\n#define ATL1_MIN_TPD\t\t64\n#define ATL1_DEFAULT_RFD\t512\n#define ATL1_MIN_RFD\t\t128\n#define ATL1_MAX_RFD\t\t2048\n#define ATL1_REG_COUNT\t\t1538\n\n#define ATL1_GET_DESC(R, i, type)\t(&(((type *)((R)->desc))[i]))\n#define ATL1_RFD_DESC(R, i)\tATL1_GET_DESC(R, i, struct rx_free_desc)\n#define ATL1_TPD_DESC(R, i)\tATL1_GET_DESC(R, i, struct tx_packet_desc)\n#define ATL1_RRD_DESC(R, i)\tATL1_GET_DESC(R, i, struct rx_return_desc)\n\n \nstruct atl1_ring_header {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tunsigned int size;\t \n};\n\n \nstruct atl1_buffer {\n\tstruct sk_buff *skb;\t \n\tu16 length;\t\t \n\tu16 alloced;\t\t \n\tdma_addr_t dma;\n};\n\n \nstruct atl1_tpd_ring {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tu16 size;\t\t \n\tu16 count;\t\t \n\tu16 hw_idx;\t\t \n\tatomic_t next_to_clean;\n\tatomic_t next_to_use;\n\tstruct atl1_buffer *buffer_info;\n};\n\n \nstruct atl1_rfd_ring {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tu16 size;\t\t \n\tu16 count;\t\t \n\tatomic_t next_to_use;\n\tu16 next_to_clean;\n\tstruct atl1_buffer *buffer_info;\n};\n\n \nstruct atl1_rrd_ring {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tunsigned int size;\t \n\tu16 count;\t\t \n\tu16 next_to_use;\n\tatomic_t next_to_clean;\n};\n\n \nstruct atl1_cmb {\n\tstruct coals_msg_block *cmb;\n\tdma_addr_t dma;\n};\n\n \nstruct atl1_smb {\n\tstruct stats_msg_block *smb;\n\tdma_addr_t dma;\n};\n\n \nstruct atl1_sft_stats {\n\tu64 rx_packets;\n\tu64 tx_packets;\n\tu64 rx_bytes;\n\tu64 tx_bytes;\n\tu64 multicast;\n\tu64 collisions;\n\tu64 rx_errors;\n\tu64 rx_length_errors;\n\tu64 rx_crc_errors;\n\tu64 rx_dropped;\n\tu64 rx_frame_errors;\n\tu64 rx_fifo_errors;\n\tu64 rx_missed_errors;\n\tu64 tx_errors;\n\tu64 tx_fifo_errors;\n\tu64 tx_aborted_errors;\n\tu64 tx_window_errors;\n\tu64 tx_carrier_errors;\n\tu64 tx_pause;\t\t \n\tu64 excecol;\t\t \n\tu64 deffer;\t\t \n\tu64 scc;\t\t \n\tu64 mcc;\t\t \n\tu64 latecol;\t\t \n\tu64 tx_underrun;\t \n\tu64 tx_trunc;\t\t \n\tu64 rx_pause;\t\t \n\tu64 rx_rrd_ov;\n\tu64 rx_trunc;\n};\n\n \nstruct atl1_hw {\n\tu8 __iomem *hw_addr;\n\tstruct atl1_adapter *back;\n\tenum atl1_dma_order dma_ord;\n\tenum atl1_dma_rcb rcb_value;\n\tenum atl1_dma_req_block dmar_block;\n\tenum atl1_dma_req_block dmaw_block;\n\tu8 preamble_len;\n\tu8 max_retry;\n\tu8 jam_ipg;\t\t \n\tu8 ipgt;\t\t \n\tu8 min_ifg;\t\t \n\tu8 ipgr1;\t\t \n\tu8 ipgr2;\t\t \n\tu8 tpd_burst;\t\t \n\tu8 rfd_burst;\t\t \n\tu8 rfd_fetch_gap;\n\tu8 rrd_burst;\t\t \n\tu8 tpd_fetch_th;\n\tu8 tpd_fetch_gap;\n\tu16 tx_jumbo_task_th;\n\tu16 txf_burst;\t\t \n\tu16 rx_jumbo_th;\t \n\tu16 rx_jumbo_lkah;\n\tu16 rrd_ret_timer;\t \n\tu16 lcol;\t\t \n\n\tu16 cmb_tpd;\n\tu16 cmb_rrd;\n\tu16 cmb_rx_timer;\n\tu16 cmb_tx_timer;\n\tu32 smb_timer;\n\tu16 media_type;\n\tu16 autoneg_advertised;\n\n\tu16 mii_autoneg_adv_reg;\n\tu16 mii_1000t_ctrl_reg;\n\n\tu32 max_frame_size;\n\tu32 min_frame_size;\n\n\tu16 dev_rev;\n\n\t \n\tu8 flash_vendor;\n\n\tu8 mac_addr[ETH_ALEN];\n\tu8 perm_mac_addr[ETH_ALEN];\n\n\tbool phy_configured;\n};\n\nstruct atl1_adapter {\n\tstruct net_device *netdev;\n\tstruct pci_dev *pdev;\n\n\tstruct atl1_sft_stats soft_stats;\n\tu32 rx_buffer_len;\n\tu32 wol;\n\tu16 link_speed;\n\tu16 link_duplex;\n\tspinlock_t lock;\n\tstruct napi_struct napi;\n\tstruct work_struct reset_dev_task;\n\tstruct work_struct link_chg_task;\n\n\tstruct timer_list phy_config_timer;\n\tbool phy_timer_pending;\n\n\t \n\tstruct atl1_ring_header ring_header;\n\n\t \n\tstruct atl1_tpd_ring tpd_ring;\n\tspinlock_t mb_lock;\n\n\t \n\tstruct atl1_rfd_ring rfd_ring;\n\tstruct atl1_rrd_ring rrd_ring;\n\tu64 hw_csum_err;\n\tu64 hw_csum_good;\n\tu32 msg_enable;\n\tu16 imt;\t\t \n\tu16 ict;\t\t \n\tstruct mii_if_info mii;\t \n\n\t \n\tbool int_enabled;\n\n\tu32 bd_number;\t\t \n\tbool pci_using_64;\n\tstruct atl1_hw hw;\n\tstruct atl1_smb smb;\n\tstruct atl1_cmb cmb;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}