
*** Running vivado
    with args -log Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 286.945 ; gain = 79.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TBT' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:23]
	Parameter W bound to: 8 - type: integer 
	Parameter l bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TBT' (1#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:23]
INFO: [Synth 8-638] synthesizing module 'IBP' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:23]
	Parameter W bound to: 8 - type: integer 
	Parameter Length bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Intra_mode' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Intra_mode' (2#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut1' does not match port width (8) of module 'Intra_mode' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut2' does not match port width (8) of module 'Intra_mode' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut3' does not match port width (8) of module 'Intra_mode' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [Synth 8-256] done synthesizing module 'IBP' (3#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:23]
INFO: [Synth 8-638] synthesizing module 'VLC' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VLC' (4#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [Synth 8-638] synthesizing module 'Residual_BRAM' [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/realtime/Residual_BRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Residual_BRAM' (5#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/realtime/Residual_BRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1) [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 325.129 ; gain = 117.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 325.129 ; gain = 117.973
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Residual_BRAM' instantiated as 'b1'. 3 instances of this cell are unresolved black boxes. [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:160]
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b1'
Finished Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b1'
Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b2'
Finished Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b2'
Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b3'
Finished Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/.Xil/Vivado-3352-d4-211/dcp/Residual_BRAM_in_context.xdc] for cell 'b3'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 795.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:83]
INFO: [Synth 8-5544] ROM "BP_mode4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     25346|
|2     |Top__GC0      |           1|      1406|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 15    
	   4 Input    512 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 24    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VLC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 5     
	   4 Input    512 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module TBT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Intra_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module IBP 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "t2/row" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 801.535 ; gain = 594.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 801.535 ; gain = 594.379

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     29924|
|2     |Top__GC0      |           1|      1545|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\t1/DataOut_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/t2/Mem_reg[0][7]' (FDRE) to 'i_0/t2/reset[1].Mem_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\t2/reset[1].Mem_reg[1][7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 851.750 ; gain = 644.594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 851.750 ; gain = 644.594

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     17464|
|2     |Top__GC0      |           1|       855|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 851.750 ; gain = 644.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 851.750 ; gain = 644.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     17464|
|2     |Top__GC0      |           1|       855|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:27 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:27 . Memory (MB): peak = 893.313 ; gain = 686.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:27 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:36 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:38 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:40 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:30 ; elapsed = 00:02:43 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top         | t2/reset[6].Mem_reg[6][2] | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|Top         | t2/reset[8].Mem_reg[8][6] | 7      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Residual_BRAM |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |Residual_BRAM    |     1|
|2     |Residual_BRAM__1 |     1|
|3     |Residual_BRAM__2 |     1|
|4     |BUFG             |     1|
|5     |CARRY4           |  1556|
|6     |LUT1             |    18|
|7     |LUT2             |  4651|
|8     |LUT3             |  3619|
|9     |LUT4             |   611|
|10    |LUT5             |  2593|
|11    |LUT6             | 10736|
|12    |SRL16E           |     7|
|13    |FDRE             |  1674|
|14    |FDSE             |     1|
|15    |IBUF             |    15|
|16    |OBUF             |    20|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           | 25550|
|2     |  t1     |TBT        |    13|
|3     |  t2     |IBP        |  5160|
|4     |    uut  |Intra_mode |  5049|
|5     |  t3     |VLC        |  6733|
|6     |  t4     |VLC_0      |  6734|
|7     |  t5     |VLC_1      |  6733|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 893.313 ; gain = 686.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 893.313 ; gain = 198.930
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:44 . Memory (MB): peak = 893.313 ; gain = 686.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 893.313 ; gain = 677.070
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 893.313 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 893.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 03:40:37 2018...
