<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="pat1464890252201" xml:lang="en-us">
  <title class="- topic/title ">EDRCR, External Debug Reserve Control Register</title>
  <titlealts class="- topic/titlealts "><navtitle class="- topic/navtitle ">EDRCR, External Debug Reserve Control Register</navtitle></titlealts>
  <abstract class="- topic/abstract ">
    <shortdesc class="- topic/shortdesc ">The EDRCR is part of the Debug registers functional group.</shortdesc>
    
  </abstract>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <fig class="- topic/fig ">
        <title class="- topic/title ">EDRCR bit assignments</title>
        <image class="- topic/image " href="pat1464890286560.svg" placement="inline">
          <alt class="- topic/alt ">EDRCR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:4]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CSPA, [3]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Clear Sticky Pipeline Advance. This bit is used to
            clear the EDSCR.PipeAdv bit to 0. The actions on writing to this bit are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">No action.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Clear the EDSCR.PipeAdv bit to 0.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CSE, [2]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Clear Sticky Error. Used to clear the EDSCR
            cumulative error bits to 0. The actions on writing to this bit are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">No action</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Clear the EDSCR.{TXU, RXO, ERR} bits, and, if the core is
                  in Debug state, the EDSCR.ITO bit, to 0.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [1:0]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">The EDRCR can be accessed through the internal memory-mapped interface and
        the external debug interface, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">090</ph></codeph>.</p>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Usage constraints</dt>
          <dd class="- topic/dd "><p class="- topic/p ">This register is accessible as follows:</p>
            <table class="- topic/table ">
              <tgroup class="- topic/tgroup " cols="5">
                <colspec class="- topic/colspec " colname="col1" colnum="1"/>
                <colspec class="- topic/colspec " colname="col2" colnum="2"/>
                <colspec class="- topic/colspec " colname="col3" colnum="3"/>
                <colspec class="- topic/colspec " colname="col4" colnum="4"/>
                <colspec class="- topic/colspec " colname="col5" colnum="5"/>
                <thead class="- topic/thead ">
                  <row class="- topic/row ">
                    <entry class="- topic/entry " colname="col1">Off</entry>
                    <entry class="- topic/entry " colname="col2">DLK</entry>
                    <entry class="- topic/entry " colname="col3">OSLK</entry>
                    <entry class="- topic/entry " colname="col4">SLK</entry>
                    <entry class="- topic/entry " colname="col5">Default</entry>
                  </row>
                </thead>
                <tbody class="- topic/tbody ">
                  <row class="- topic/row ">
                    <entry class="- topic/entry " colname="col1">Error</entry>
                    <entry class="- topic/entry " colname="col2">Error</entry>
                    <entry class="- topic/entry " colname="col3">Error</entry>
                    <entry class="- topic/entry " colname="col4">WI</entry>
                    <entry class="- topic/entry " colname="col5">WO</entry>
                  </row>
                </tbody>
              </tgroup>
            </table></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd "><p class="- topic/p ">EDRCR is in the Core power domain.</p></dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
</reference>