# chapter 5: Computer Architecture
An implementation of the top-level chips of the *Hack Computer*, which rely on the *combinational* and *sequential*
chips implemented in chapters 1, 2, and 3.
