<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p958" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_958{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_958{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_958{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_958{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_958{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.86px;}
#t6_958{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t7_958{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t8_958{left:96px;bottom:960px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_958{left:96px;bottom:924px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_958{left:330px;bottom:923px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tb_958{left:96px;bottom:902px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_958{left:96px;bottom:880px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_958{left:96px;bottom:859px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_958{left:96px;bottom:838px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tf_958{left:96px;bottom:816px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_958{left:96px;bottom:795px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_958{left:96px;bottom:764px;}
#ti_958{left:124px;bottom:764px;letter-spacing:-0.02px;word-spacing:-0.29px;}
#tj_958{left:96px;bottom:737px;}
#tk_958{left:124px;bottom:737px;letter-spacing:-0.03px;word-spacing:-0.33px;}
#tl_958{left:96px;bottom:709px;}
#tm_958{left:124px;bottom:709px;letter-spacing:0.03px;word-spacing:-0.38px;}
#tn_958{left:96px;bottom:682px;}
#to_958{left:124px;bottom:682px;letter-spacing:-0.02px;word-spacing:-0.35px;}
#tp_958{left:96px;bottom:654px;}
#tq_958{left:124px;bottom:654px;letter-spacing:0.02px;word-spacing:-0.42px;}
#tr_958{left:96px;bottom:619px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_958{left:96px;bottom:598px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_958{left:96px;bottom:563px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tu_958{left:96px;bottom:532px;}
#tv_958{left:124px;bottom:532px;letter-spacing:0.12px;word-spacing:0.12px;}
#tw_958{left:124px;bottom:511px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_958{left:96px;bottom:483px;}
#ty_958{left:124px;bottom:483px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tz_958{left:124px;bottom:462px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t10_958{left:96px;bottom:434px;}
#t11_958{left:124px;bottom:434px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t12_958{left:124px;bottom:413px;letter-spacing:0.07px;word-spacing:-0.41px;}
#t13_958{left:96px;bottom:378px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t14_958{left:96px;bottom:347px;}
#t15_958{left:124px;bottom:347px;letter-spacing:0.12px;word-spacing:0.4px;}
#t16_958{left:124px;bottom:326px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t17_958{left:96px;bottom:298px;}
#t18_958{left:124px;bottom:298px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t19_958{left:96px;bottom:262px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_958{left:447px;bottom:261px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t1b_958{left:96px;bottom:240px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_958{left:96px;bottom:218px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t1d_958{left:96px;bottom:197px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1e_958{left:96px;bottom:176px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1f_958{left:96px;bottom:145px;}
#t1g_958{left:124px;bottom:145px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1h_958{left:96px;bottom:118px;}
#t1i_958{left:124px;bottom:118px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t1j_958{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_958{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_958{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_958{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_958{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_958{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_958{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts958" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg958Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg958" style="-webkit-user-select: none;"><object width="935" height="1210" data="958/958.svg" type="image/svg+xml" id="pdf958" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_958" class="t s1_958">503 </span><span id="t2_958" class="t s2_958">Secure Virtual Machine </span>
<span id="t3_958" class="t s1_958">AMD64 Technology </span><span id="t4_958" class="t s1_958">24593—Rev. 3.41—June 2023 </span>
<span id="t5_958" class="t s3_958">The maximum ASID value supported by a processor is implementation specific. The value returned in </span>
<span id="t6_958" class="t s3_958">EBX after executing CPUID Fn8000_000A is the number of ASIDs supported by the processor. </span>
<span id="t7_958" class="t s3_958">See Section 3.3, “Processor Feature Identification,” on page 71 for more information on using the </span>
<span id="t8_958" class="t s3_958">CPUID instruction. </span>
<span id="t9_958" class="t s4_958">Segment State in the VMCB. </span><span id="ta_958" class="t s3_958">The segment registers are stored in the VMCB in a format similar to </span>
<span id="tb_958" class="t s3_958">that for SMM: both base and limit are fully expanded; segment attributes are stored as 12-bit values </span>
<span id="tc_958" class="t s3_958">formed by the concatenation of bits 55:52 and 47:40 from the original 64-bit (in-memory) segment </span>
<span id="td_958" class="t s3_958">descriptors; the descriptor “P” bit is used to signal NULL segments (P=0) where permissible and/or </span>
<span id="te_958" class="t s3_958">relevant. The loading of segment attributes from the VMCB (which may have been overwritten by </span>
<span id="tf_958" class="t s3_958">software) may result in attribute bit values that are otherwise not allowed. However, only some of the </span>
<span id="tg_958" class="t s3_958">attribute bits are actually observed by hardware, depending on the segment register in question: </span>
<span id="th_958" class="t s5_958">• </span><span id="ti_958" class="t s3_958">CS—D, L, P, and R. </span>
<span id="tj_958" class="t s5_958">• </span><span id="tk_958" class="t s3_958">SS—B, P, E, W, and Code/Data </span>
<span id="tl_958" class="t s5_958">• </span><span id="tm_958" class="t s3_958">DS, ES, FS, GS —D, P, DPL, E, W, and Code/Data. </span>
<span id="tn_958" class="t s5_958">• </span><span id="to_958" class="t s3_958">LDTR—P, S, and Type (LDT) </span>
<span id="tp_958" class="t s5_958">• </span><span id="tq_958" class="t s3_958">TR—P, S, and Type (32- or 16-bit TSS) </span>
<span id="tr_958" class="t s3_958">NOTE: For the Stack Segment attributes, P is observed in legacy and compatibility mode. In 64-bit </span>
<span id="ts_958" class="t s3_958">mode, P is ignored because all stack segments are treated as present. </span>
<span id="tt_958" class="t s3_958">The VMM should follow these rules when storing segment attributes into the VMCB: </span>
<span id="tu_958" class="t s5_958">• </span><span id="tv_958" class="t s3_958">For NULL segments, set all attribute bits to zero; otherwise, write the concatenation of bits 55:52 </span>
<span id="tw_958" class="t s3_958">and 47:40 from the original 64-bit (in-memory) segment descriptors. </span>
<span id="tx_958" class="t s5_958">• </span><span id="ty_958" class="t s3_958">The processor reads the current privilege level from the CPL field in the VMCB. The CS.DPL will </span>
<span id="tz_958" class="t s3_958">match the CPL field. </span>
<span id="t10_958" class="t s5_958">• </span><span id="t11_958" class="t s3_958">When in virtual x86 or real mode, the processor ignores the CPL field in the VMCB and forces the </span>
<span id="t12_958" class="t s3_958">values of 3 and 0, respectively. </span>
<span id="t13_958" class="t s3_958">When examining segment attributes after a #VMEXIT: </span>
<span id="t14_958" class="t s5_958">• </span><span id="t15_958" class="t s3_958">Test the Present (P) bit to check whether a segment is NULL; note that CS and TR never contain </span>
<span id="t16_958" class="t s3_958">NULL segments and so their P bit is ignored; </span>
<span id="t17_958" class="t s5_958">• </span><span id="t18_958" class="t s3_958">Retrieve the CPL from the CPL field in the VMCB, not from any segment DPL. </span>
<span id="t19_958" class="t s4_958">Canonicalization and Consistency Checks. </span><span id="t1a_958" class="t s3_958">The VMRUN instruction performs consistency </span>
<span id="t1b_958" class="t s3_958">checks on guest state and #VMEXIT performs the appropriate subset of these consistency checks on </span>
<span id="t1c_958" class="t s3_958">host state. Illegal guest state combinations cause a #VMEXIT with error code VMEXIT_INVALID. </span>
<span id="t1d_958" class="t s3_958">The following conditions are considered illegal state combinations (note that some checks may be </span>
<span id="t1e_958" class="t s3_958">subject to VMCB Clean field settings, see below): </span>
<span id="t1f_958" class="t s5_958">• </span><span id="t1g_958" class="t s3_958">EFER.SVME is zero. </span>
<span id="t1h_958" class="t s5_958">• </span><span id="t1i_958" class="t s3_958">CR0.CD is zero and CR0.NW is set. </span>
<span id="t1j_958" class="t s6_958">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
