Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 17 01:18:29 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_timing_summary -max_paths 10 -file fourier_bram_wrapper_timing_summary_routed.rpt -pb fourier_bram_wrapper_timing_summary_routed.pb -rpx fourier_bram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fourier_bram_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.046        0.000                      0                19180        0.021        0.000                      0                19180        2.520        0.000                       0                  6721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.645        0.000                      0                15062        0.047        0.000                      0                15062        3.750        0.000                       0                  5328  
clk_fpga_1          1.176        0.000                      0                 2868        0.021        0.000                      0                 2868        2.520        0.000                       0                  1393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.046        0.000                      0                 1250        0.294        0.000                      0                 1250  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.272ns (23.489%)  route 4.143ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.639     2.933    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X50Y93         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/Q
                         net (fo=24, routed)          1.179     4.630    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.152     4.782 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0/O
                         net (fo=2, routed)           0.446     5.228    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.326     5.554 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0/O
                         net (fo=4, routed)           0.829     6.383    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_id[47]_i_1__0/O
                         net (fo=17, routed)          0.852     7.359    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.511 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][4]_i_1__0/O
                         net (fo=4, routed)           0.837     8.348    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg_n_34
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.477    12.656    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][1]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.637    11.994    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][1]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.272ns (23.489%)  route 4.143ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.639     2.933    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X50Y93         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/Q
                         net (fo=24, routed)          1.179     4.630    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.152     4.782 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0/O
                         net (fo=2, routed)           0.446     5.228    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.326     5.554 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0/O
                         net (fo=4, routed)           0.829     6.383    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_id[47]_i_1__0/O
                         net (fo=17, routed)          0.852     7.359    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.511 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][4]_i_1__0/O
                         net (fo=4, routed)           0.837     8.348    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg_n_34
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.477    12.656    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][2]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.637    11.994    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][2]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.272ns (23.489%)  route 4.143ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.639     2.933    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X50Y93         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/Q
                         net (fo=24, routed)          1.179     4.630    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.152     4.782 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0/O
                         net (fo=2, routed)           0.446     5.228    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.326     5.554 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0/O
                         net (fo=4, routed)           0.829     6.383    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_id[47]_i_1__0/O
                         net (fo=17, routed)          0.852     7.359    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.511 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][4]_i_1__0/O
                         net (fo=4, routed)           0.837     8.348    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg_n_34
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.477    12.656    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][3]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.637    11.994    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][3]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.272ns (23.489%)  route 4.143ns (76.511%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.639     2.933    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X50Y93         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]/Q
                         net (fo=24, routed)          1.179     4.630    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I0_O)        0.152     4.782 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0/O
                         net (fo=2, routed)           0.446     5.228    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].deadlock_d[0]_i_6__0_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.326     5.554 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0/O
                         net (fo=4, routed)           0.829     6.383    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[0].active_id[11]_i_2__0_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_id[47]_i_1__0/O
                         net (fo=17, routed)          0.852     7.359    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.511 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt[3][4]_i_1__0/O
                         net (fo=4, routed)           0.837     8.348    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg_n_34
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.477    12.656    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X44Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][4]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.637    11.994    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_cnt_reg[3][4]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.341ns (23.246%)  route 4.428ns (76.754%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.699     2.993    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y94         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=36, routed)          1.161     4.573    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/s_axi_rready
    SLICE_X41Y87         LUT6 (Prop_lut6_I2_O)        0.296     4.869 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.mesg_reg[11]_i_3__0/O
                         net (fo=8, routed)           0.506     5.376    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg_reg[40]_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     5.500 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__2/O
                         net (fo=44, routed)          1.491     6.991    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X28Y74         LUT5 (Prop_lut5_I3_O)        0.150     7.141 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_2__4/O
                         net (fo=15, routed)          0.794     7.935    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]
    SLICE_X31Y73         LUT5 (Prop_lut5_I0_O)        0.352     8.287 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__3/O
                         net (fo=1, routed)           0.475     8.762    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__3_n_0
    SLICE_X31Y73         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.510    12.689    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X31Y73         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.255    12.509    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.315ns (23.049%)  route 4.390ns (76.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.699     2.993    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y94         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=36, routed)          1.723     5.135    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/s_axi_rready
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.296     5.431 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__0/O
                         net (fo=5, routed)           0.189     5.620    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg_reg[40]_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.744 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__0/O
                         net (fo=44, routed)          1.198     6.942    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.092 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__0/O
                         net (fo=15, routed)          0.572     7.663    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     7.989 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1/O
                         net (fo=8, routed)           0.709     8.698    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.465    12.644    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X35Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.514    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.315ns (23.049%)  route 4.390ns (76.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.699     2.993    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y94         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=36, routed)          1.723     5.135    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/s_axi_rready
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.296     5.431 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__0/O
                         net (fo=5, routed)           0.189     5.620    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg_reg[40]_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.744 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__0/O
                         net (fo=44, routed)          1.198     6.942    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.092 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__0/O
                         net (fo=15, routed)          0.572     7.663    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     7.989 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1/O
                         net (fo=8, routed)           0.709     8.698    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.465    12.644    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X35Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.514    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.315ns (23.049%)  route 4.390ns (76.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.699     2.993    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y94         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=36, routed)          1.723     5.135    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/s_axi_rready
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.296     5.431 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__0/O
                         net (fo=5, routed)           0.189     5.620    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg_reg[40]_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.744 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__0/O
                         net (fo=44, routed)          1.198     6.942    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.092 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__0/O
                         net (fo=15, routed)          0.572     7.663    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     7.989 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1/O
                         net (fo=8, routed)           0.709     8.698    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.465    12.644    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X35Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.514    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.315ns (23.049%)  route 4.390ns (76.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.699     2.993    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X29Y94         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=36, routed)          1.723     5.135    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/s_axi_rready
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.296     5.431 f  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/mesg_reg[40]_i_2__0/O
                         net (fo=5, routed)           0.189     5.620    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg_reg[40]_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     5.744 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__0/O
                         net (fo=44, routed)          1.198     6.942    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.150     7.092 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__0/O
                         net (fo=15, routed)          0.572     7.663    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     7.989 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1/O
                         net (fo=8, routed)           0.709     8.698    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.465    12.644    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y76         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X35Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.514    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/grant_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.718ns (13.719%)  route 4.516ns (86.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.843     3.137    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X48Y101        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=366, routed)         3.841     7.397    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X40Y84         LUT6 (Prop_lut6_I0_O)        0.299     7.696 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/grant_i[3]_i_1/O
                         net (fo=4, routed)           0.675     8.371    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/grant_i_reg[3]_0
    SLICE_X40Y86         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/grant_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        1.474    12.653    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/aclk
    SLICE_X40Y86         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/grant_i_reg[0]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X40Y86         FDRE (Setup_fdre_C_R)       -0.429    12.199    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/grant_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.979%)  route 0.209ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.638     0.974    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X46Y104        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1069]/Q
                         net (fo=2, routed)           0.209     1.347    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/D[12]
    SLICE_X53Y100        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.907     1.273    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X53Y100        FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1069]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.066     1.300    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMD32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMS32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMS32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.661     0.997    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y103        FDRE                                         r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.230     1.368    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X62Y103        RAMS32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.934     1.300    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X62Y103        RAMS32                                       r  fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.290     1.010    
    SLICE_X62Y103        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.320    fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_target_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.568%)  route 0.204ns (61.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.551     0.887    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X53Y90         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[72]/Q
                         net (fo=6, routed)           0.204     1.218    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/Q[1]
    SLICE_X45Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_target_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5328, routed)        0.823     1.189    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X45Y91         FDRE                                         r  fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_target_reg[3][0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.017     1.171    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[3].active_target_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y86    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y86    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y86    fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y78    fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71    fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71    fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y94    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y94    fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.456ns (8.637%)  route 4.824ns (91.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.742 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.824     8.226    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb
    RAMB36_X3Y15         RAMB36E1                                     r  fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.563     9.742    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129     9.871    
                         clock uncertainty           -0.111     9.760    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     9.401    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.456ns (8.799%)  route 4.726ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 9.747 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.726     8.128    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rstb
    RAMB36_X3Y16         RAMB36E1                                     r  fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.568     9.747    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.129     9.876    
                         clock uncertainty           -0.111     9.765    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     9.406    fourier_bram_i/blkMemGenRight/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.206ns (57.059%)  route 2.413ns (42.941%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.662 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.662    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_6
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[29]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.198ns (56.998%)  route 2.413ns (43.002%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.654 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.654    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_4
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[31]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 3.122ns (56.407%)  route 2.413ns (43.593%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.578 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.578    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_5
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[30]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 3.102ns (56.249%)  route 2.413ns (43.751%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.339    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.558 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.558    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]_i_1_n_7
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y48         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y48         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[28]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 3.089ns (56.146%)  route 2.413ns (43.854%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.545 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.545    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_6
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[25]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 3.081ns (56.082%)  route 2.413ns (43.918%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.537 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.537    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_4
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[27]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 3.005ns (55.466%)  route 2.413ns (44.534%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.461 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.461    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_5
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[26]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 2.985ns (55.301%)  route 2.413ns (44.699%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 9.752 - 7.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.749     3.043    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y43         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_fdce_C_Q)         0.518     3.561 f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]/Q
                         net (fo=3, routed)           0.643     4.204    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[11]
    SLICE_X25Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.328 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27/O
                         net (fo=1, routed)           0.000     4.328    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_27_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.878 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.878    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_13_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.992 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.992    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_4_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo_i_3/CO[3]
                         net (fo=90, routed)          1.249     6.355    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/s_dataOld1
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10/O
                         net (fo=1, routed)           0.520     7.000    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_10_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.637 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[0]_i_2_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[4]_i_1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.871    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[8]_i_1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[12]_i_1_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.105    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[16]_i_1_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[20]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.441 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.441    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]_i_1_n_7
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.573     9.752    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/i_clk
    SLICE_X26Y47         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]/C
                         clock pessimism              0.267    10.019    
                         clock uncertainty           -0.111     9.908    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.109    10.017    fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel_reg[24]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.563     0.899    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X46Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[16]/Q
                         net (fo=1, routed)           0.174     1.237    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[16]
    SLICE_X50Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.826     1.192    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X50Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[16]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.059     1.216    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.529%)  route 0.196ns (54.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.557     0.893    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/i_clk
    SLICE_X36Y50         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_ComplexMultiply/o_qReal_reg[21]/Q
                         net (fo=1, routed)           0.196     1.253    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/o_qReal[21]
    SLICE_X36Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.830     1.196    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X36Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[46]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.064     1.230    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.077%)  route 0.170ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.563     0.899    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X46Y47         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[5]/Q
                         net (fo=1, routed)           0.170     1.233    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[5]
    SLICE_X50Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.825     1.191    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X50Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.053     1.209    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.249%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.562     0.898    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X47Y45         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[19]/Q
                         net (fo=1, routed)           0.218     1.257    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[19]
    SLICE_X51Y45         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.825     1.191    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X51Y45         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.070     1.226    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/o_bramDin_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.684%)  route 0.481ns (77.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.563     0.899    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X40Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/o_bramDin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  fourier_bram_i/Freq2BRAMLeft/U0/o_bramDin_reg[11]/Q
                         net (fo=1, routed)           0.481     1.520    fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X2Y14         RAMB36E1                                     r  fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.855     1.221    fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.030     1.191    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.487    fourier_bram_i/blkMemGenLeft/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.563     0.899    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X47Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[12]/Q
                         net (fo=1, routed)           0.225     1.264    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[12]
    SLICE_X51Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.826     1.192    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X51Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.070     1.227    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.450%)  route 0.226ns (61.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.563     0.899    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X47Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[15]/Q
                         net (fo=1, routed)           0.226     1.265    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[15]
    SLICE_X51Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.826     1.192    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X51Y48         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[15]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.070     1.227    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.535%)  route 0.180ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.562     0.898    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X47Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128     1.026 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[3]/Q
                         net (fo=1, routed)           0.180     1.206    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[3]
    SLICE_X50Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.825     1.191    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X50Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.009     1.165    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.334%)  route 0.209ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.562     0.898    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X47Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag_reg[11]/Q
                         net (fo=1, routed)           0.209     1.247    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataImag[11]
    SLICE_X51Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.825     1.191    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X51Y46         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.046     1.202    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.745%)  route 0.121ns (46.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.564     0.900    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X33Y45         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[2]/Q
                         net (fo=2, routed)           0.121     1.162    fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y9          RAMB36E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.872     1.238    fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.113    fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y9   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y9   fourier_bram_i/DFTStageWrapperLeft/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y13  fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X2Y13  fourier_bram_i/DFTStageWrapperRight/U0/inst_BlockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y16  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y16  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y22  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y22  fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_imag/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y17  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_real/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X2Y17  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/inst_eFunctionRom/inst_rom_e_real/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y68  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X36Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X46Y65  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X36Y54  fourier_bram_i/rstRTL/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y49  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y49  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y68  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X30Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X30Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X36Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X30Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X36Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X54Y70  fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X46Y65  fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X36Y54  fourier_bram_i/rstRTL/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y49  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X26Y49  fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y68  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X38Y68  fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.500       2.520      SLICE_X30Y54  fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/o_bramEn_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 0.456ns (8.563%)  route 4.869ns (91.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 9.704 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.869     8.271    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X56Y71         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/o_bramEn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.525     9.704    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X56Y71         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/o_bramEn_reg/C
                         clock pessimism              0.129     9.833    
                         clock uncertainty           -0.111     9.722    
    SLICE_X56Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.317    fourier_bram_i/Freq2BRAMRight/U0/o_bramEn_reg
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.456ns (8.643%)  route 4.820ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 9.639 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.820     8.222    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X50Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.460     9.639    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X50Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[21]/C
                         clock pessimism              0.129     9.768    
                         clock uncertainty           -0.111     9.657    
    SLICE_X50Y65         FDCE (Recov_fdce_C_CLR)     -0.319     9.338    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[21]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.456ns (8.643%)  route 4.820ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 9.639 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.820     8.222    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X50Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.460     9.639    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X50Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[9]/C
                         clock pessimism              0.129     9.768    
                         clock uncertainty           -0.111     9.657    
    SLICE_X50Y65         FDCE (Recov_fdce_C_CLR)     -0.319     9.338    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[9]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.456ns (8.643%)  route 4.820ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 9.639 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.820     8.222    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X50Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.460     9.639    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X50Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[15]/C
                         clock pessimism              0.129     9.768    
                         clock uncertainty           -0.111     9.657    
    SLICE_X50Y65         FDCE (Recov_fdce_C_CLR)     -0.319     9.338    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[15]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.456ns (8.643%)  route 4.820ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 9.639 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.820     8.222    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X50Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.460     9.639    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X50Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[6]/C
                         clock pessimism              0.129     9.768    
                         clock uncertainty           -0.111     9.657    
    SLICE_X50Y65         FDCE (Recov_fdce_C_CLR)     -0.319     9.338    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataReal_reg[6]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.456ns (8.679%)  route 4.798ns (91.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 9.650 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.798     8.200    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X49Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.471     9.650    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X49Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[15]/C
                         clock pessimism              0.229     9.879    
                         clock uncertainty           -0.111     9.768    
    SLICE_X49Y65         FDCE (Recov_fdce_C_CLR)     -0.405     9.363    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[15]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.456ns (8.679%)  route 4.798ns (91.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 9.650 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.798     8.200    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X49Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.471     9.650    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X49Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[17]/C
                         clock pessimism              0.229     9.879    
                         clock uncertainty           -0.111     9.768    
    SLICE_X49Y65         FDCE (Recov_fdce_C_CLR)     -0.405     9.363    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[17]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.456ns (8.679%)  route 4.798ns (91.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 9.650 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.798     8.200    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X49Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.471     9.650    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X49Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[24]/C
                         clock pessimism              0.229     9.879    
                         clock uncertainty           -0.111     9.768    
    SLICE_X49Y65         FDCE (Recov_fdce_C_CLR)     -0.405     9.363    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[24]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.456ns (8.679%)  route 4.798ns (91.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 9.650 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.798     8.200    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X49Y65         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.471     9.650    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X49Y65         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[6]/C
                         clock pessimism              0.229     9.879    
                         clock uncertainty           -0.111     9.768    
    SLICE_X49Y65         FDCE (Recov_fdce_C_CLR)     -0.405     9.363    fourier_bram_i/Freq2BRAMRight/U0/r_freqDataImag_reg[6]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagWe_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.456ns (8.911%)  route 4.661ns (91.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 9.708 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.652     2.946    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        4.661     8.063    fourier_bram_i/Freq2BRAMRight/U0/i_reset
    SLICE_X56Y67         FDCE                                         f  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagWe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        1.529     9.708    fourier_bram_i/Freq2BRAMRight/U0/i_clk
    SLICE_X56Y67         FDCE                                         r  fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagWe_reg/C
                         clock pessimism              0.129     9.837    
                         clock uncertainty           -0.111     9.726    
    SLICE_X56Y67         FDCE (Recov_fdce_C_CLR)     -0.405     9.321    fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagWe_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagWe_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagWe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagWe_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagWe_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[7]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataIndex_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDCE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDCE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[24]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/Freq2BRAMLeft/U0/r_freqDataReal_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.359     1.394    fourier_bram_i/Freq2BRAMLeft/U0/i_reset
    SLICE_X32Y49         FDPE                                         f  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/Freq2BRAMLeft/U0/i_clk
    SLICE_X32Y49         FDPE                                         r  fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    fourier_bram_i/Freq2BRAMLeft/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.898%)  route 0.383ns (73.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.383     1.418    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_reset
    SLICE_X34Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X34Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[37]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.898%)  route 0.383ns (73.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.558     0.894    fourier_bram_i/rstRTL/U0/slowest_sync_clk
    SLICE_X33Y53         FDRE                                         r  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  fourier_bram_i/rstRTL/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1260, routed)        0.383     1.418    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_reset
    SLICE_X34Y49         FDCE                                         f  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fourier_bram_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fourier_bram_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fourier_bram_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1392, routed)        0.831     1.197    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/i_clk
    SLICE_X34Y49         FDCE                                         r  fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[45]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWdata_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.318    





