// Seed: 2765123778
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4
);
endmodule
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    input uwire id_10,
    output tri id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    output tri1 id_15,
    input tri id_16,
    output wand id_17,
    output supply1 id_18,
    input supply1 id_19,
    input supply1 module_1,
    output wire id_21
);
  initial assume (id_8);
  module_0(
      id_0, id_15, id_7, id_8, id_3
  );
endmodule
