INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run tcl -f /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/run_hls.tcl -work_dir /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jan 14 20:24:04 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/AMD/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jchoudh3' on host 'en4234856l' (Linux_x86_64 version 6.14.0-36-generic) on Wed Jan 14 20:24:05 UTC 2026
INFO: [HLS 200-10] On os Ubuntu 24.04.3 LTS
INFO: [HLS 200-10] In directory '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb'
Sourcing Tcl script '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_tensor_slice_test 
INFO: [HLS 200-10] Opening and resetting project '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test'.
INFO: [HLS 200-1510] Running: add_files tensor_slice_test.cpp 
INFO: [HLS 200-10] Adding design file 'tensor_slice_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tensor_slice_test_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'tensor_slice_test_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb result.golden.dat 
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-1510] Running: add_files -blackbox tensor_slice_wrapper.json 
INFO: [HLS 200-10] Adding black box file 'tensor_slice_wrapper.json' to the project
INFO: [HLS 200-1510] Running: set_top tensor_slice_test 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 200MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tensor_slice_test_tb.cpp in debug mode
   Compiling ../../../../tensor_slice_wrapper.cpp in debug mode
   Compiling ../../../../tensor_slice_test.cpp in debug mode
   Generating csim.exe
Starting tensor_slice_wrapper tests...
Test 1: a=all_1s, b=all_2s, result=0x020002000200020002000200020002
Test 2: a=all_0s, b=all_0s, result=0
Test 3: a=incrementing, b=all_1s, result=0x080007000600050004000300020001
Test passed !
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 333.660 MB.
INFO: [HLS 200-10] Analyzing design file 'tensor_slice_wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'tensor_slice_test.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.09 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.84 seconds; current allocated memory: 335.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/proj_tensor_slice_test/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-149] Cannot pass argument 'c_data_out' of top function 'tensor_slice_test(ap_uint<64>, ap_uint<64>, ap_uint<128>&)' to black box function 'tensor_slice_wrapper'.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 11.125 MB.
Pre-synthesis failed.
    while executing
"source /mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb/run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 8.09 seconds. Total CPU system time: 1.51 seconds. Total elapsed time: 14.29 seconds; peak allocated memory: 344.453 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
