\hypertarget{struct_f_m_c___bank1_e___type_def}{}\section{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1_e___type_def}\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9}{B\+W\+TR} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank1E. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}!B\+W\+TR@{B\+W\+TR}}
\index{B\+W\+TR@{B\+W\+TR}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+W\+TR}{BWTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+B\+W\+TR\mbox{[}7\mbox{]}}\hypertarget{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9}{}\label{struct_f_m_c___bank1_e___type_def_abd27ba74f0c9b180f713e7fad065a8d9}
N\+O\+R/\+P\+S\+R\+AM write timing registers, Address offset\+: 0x104-\/0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
