// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetchStage/instructionCache/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0: 0000000100000000
1: 0000000000100000
32: 0000100000000000
33: 0001100101000000
34: 0010001001100000
35: 1100001101000001
36: 0000000100000000
37: 1001000000000000
256: 0110000100000000
257: 0010000101100000
258: 0111000100000000
259: 0111101000000000
260: 1100101100000001
261: 0000000000110000
262: 1011101100000000
48: 0001110011000000
