// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.903000,HLS_SYN_LAT=1250,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2071,HLS_SYN_LUT=10376,HLS_VERSION=2019_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_0_address0,
        conv_1_out_0_ce0,
        conv_1_out_0_q0,
        conv_1_out_0_address1,
        conv_1_out_0_ce1,
        conv_1_out_0_q1,
        conv_1_out_1_address0,
        conv_1_out_1_ce0,
        conv_1_out_1_q0,
        conv_1_out_1_address1,
        conv_1_out_1_ce1,
        conv_1_out_1_q1,
        conv_1_out_2_address0,
        conv_1_out_2_ce0,
        conv_1_out_2_q0,
        conv_1_out_2_address1,
        conv_1_out_2_ce1,
        conv_1_out_2_q1,
        conv_1_out_3_address0,
        conv_1_out_3_ce0,
        conv_1_out_3_q0,
        conv_1_out_3_address1,
        conv_1_out_3_ce1,
        conv_1_out_3_q1,
        conv_1_out_4_address0,
        conv_1_out_4_ce0,
        conv_1_out_4_q0,
        conv_1_out_4_address1,
        conv_1_out_4_ce1,
        conv_1_out_4_q1,
        conv_1_out_5_address0,
        conv_1_out_5_ce0,
        conv_1_out_5_q0,
        conv_1_out_5_address1,
        conv_1_out_5_ce1,
        conv_1_out_5_q1,
        conv_1_out_6_address0,
        conv_1_out_6_ce0,
        conv_1_out_6_q0,
        conv_1_out_6_address1,
        conv_1_out_6_ce1,
        conv_1_out_6_q1,
        conv_1_out_7_address0,
        conv_1_out_7_ce0,
        conv_1_out_7_q0,
        conv_1_out_7_address1,
        conv_1_out_7_ce1,
        conv_1_out_7_q1,
        conv_1_out_8_address0,
        conv_1_out_8_ce0,
        conv_1_out_8_q0,
        conv_1_out_8_address1,
        conv_1_out_8_ce1,
        conv_1_out_8_q1,
        max_pool_1_out_0_address0,
        max_pool_1_out_0_ce0,
        max_pool_1_out_0_we0,
        max_pool_1_out_0_d0,
        max_pool_1_out_1_address0,
        max_pool_1_out_1_ce0,
        max_pool_1_out_1_we0,
        max_pool_1_out_1_d0,
        max_pool_1_out_2_address0,
        max_pool_1_out_2_ce0,
        max_pool_1_out_2_we0,
        max_pool_1_out_2_d0,
        max_pool_1_out_3_address0,
        max_pool_1_out_3_ce0,
        max_pool_1_out_3_we0,
        max_pool_1_out_3_d0,
        max_pool_1_out_4_address0,
        max_pool_1_out_4_ce0,
        max_pool_1_out_4_we0,
        max_pool_1_out_4_d0,
        max_pool_1_out_5_address0,
        max_pool_1_out_5_ce0,
        max_pool_1_out_5_we0,
        max_pool_1_out_5_d0,
        max_pool_1_out_6_address0,
        max_pool_1_out_6_ce0,
        max_pool_1_out_6_we0,
        max_pool_1_out_6_d0,
        max_pool_1_out_7_address0,
        max_pool_1_out_7_ce0,
        max_pool_1_out_7_we0,
        max_pool_1_out_7_d0,
        max_pool_1_out_8_address0,
        max_pool_1_out_8_ce0,
        max_pool_1_out_8_we0,
        max_pool_1_out_8_d0,
        max_pool_1_out_9_address0,
        max_pool_1_out_9_ce0,
        max_pool_1_out_9_we0,
        max_pool_1_out_9_d0,
        max_pool_1_out_10_address0,
        max_pool_1_out_10_ce0,
        max_pool_1_out_10_we0,
        max_pool_1_out_10_d0,
        max_pool_1_out_11_address0,
        max_pool_1_out_11_ce0,
        max_pool_1_out_11_we0,
        max_pool_1_out_11_d0,
        max_pool_1_out_12_address0,
        max_pool_1_out_12_ce0,
        max_pool_1_out_12_we0,
        max_pool_1_out_12_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_1_out_0_address0;
output   conv_1_out_0_ce0;
input  [31:0] conv_1_out_0_q0;
output  [11:0] conv_1_out_0_address1;
output   conv_1_out_0_ce1;
input  [31:0] conv_1_out_0_q1;
output  [11:0] conv_1_out_1_address0;
output   conv_1_out_1_ce0;
input  [31:0] conv_1_out_1_q0;
output  [11:0] conv_1_out_1_address1;
output   conv_1_out_1_ce1;
input  [31:0] conv_1_out_1_q1;
output  [11:0] conv_1_out_2_address0;
output   conv_1_out_2_ce0;
input  [31:0] conv_1_out_2_q0;
output  [11:0] conv_1_out_2_address1;
output   conv_1_out_2_ce1;
input  [31:0] conv_1_out_2_q1;
output  [11:0] conv_1_out_3_address0;
output   conv_1_out_3_ce0;
input  [31:0] conv_1_out_3_q0;
output  [11:0] conv_1_out_3_address1;
output   conv_1_out_3_ce1;
input  [31:0] conv_1_out_3_q1;
output  [11:0] conv_1_out_4_address0;
output   conv_1_out_4_ce0;
input  [31:0] conv_1_out_4_q0;
output  [11:0] conv_1_out_4_address1;
output   conv_1_out_4_ce1;
input  [31:0] conv_1_out_4_q1;
output  [11:0] conv_1_out_5_address0;
output   conv_1_out_5_ce0;
input  [31:0] conv_1_out_5_q0;
output  [11:0] conv_1_out_5_address1;
output   conv_1_out_5_ce1;
input  [31:0] conv_1_out_5_q1;
output  [11:0] conv_1_out_6_address0;
output   conv_1_out_6_ce0;
input  [31:0] conv_1_out_6_q0;
output  [11:0] conv_1_out_6_address1;
output   conv_1_out_6_ce1;
input  [31:0] conv_1_out_6_q1;
output  [11:0] conv_1_out_7_address0;
output   conv_1_out_7_ce0;
input  [31:0] conv_1_out_7_q0;
output  [11:0] conv_1_out_7_address1;
output   conv_1_out_7_ce1;
input  [31:0] conv_1_out_7_q1;
output  [10:0] conv_1_out_8_address0;
output   conv_1_out_8_ce0;
input  [31:0] conv_1_out_8_q0;
output  [10:0] conv_1_out_8_address1;
output   conv_1_out_8_ce1;
input  [31:0] conv_1_out_8_q1;
output  [8:0] max_pool_1_out_0_address0;
output   max_pool_1_out_0_ce0;
output   max_pool_1_out_0_we0;
output  [31:0] max_pool_1_out_0_d0;
output  [8:0] max_pool_1_out_1_address0;
output   max_pool_1_out_1_ce0;
output   max_pool_1_out_1_we0;
output  [31:0] max_pool_1_out_1_d0;
output  [8:0] max_pool_1_out_2_address0;
output   max_pool_1_out_2_ce0;
output   max_pool_1_out_2_we0;
output  [31:0] max_pool_1_out_2_d0;
output  [8:0] max_pool_1_out_3_address0;
output   max_pool_1_out_3_ce0;
output   max_pool_1_out_3_we0;
output  [31:0] max_pool_1_out_3_d0;
output  [8:0] max_pool_1_out_4_address0;
output   max_pool_1_out_4_ce0;
output   max_pool_1_out_4_we0;
output  [31:0] max_pool_1_out_4_d0;
output  [8:0] max_pool_1_out_5_address0;
output   max_pool_1_out_5_ce0;
output   max_pool_1_out_5_we0;
output  [31:0] max_pool_1_out_5_d0;
output  [8:0] max_pool_1_out_6_address0;
output   max_pool_1_out_6_ce0;
output   max_pool_1_out_6_we0;
output  [31:0] max_pool_1_out_6_d0;
output  [8:0] max_pool_1_out_7_address0;
output   max_pool_1_out_7_ce0;
output   max_pool_1_out_7_we0;
output  [31:0] max_pool_1_out_7_d0;
output  [8:0] max_pool_1_out_8_address0;
output   max_pool_1_out_8_ce0;
output   max_pool_1_out_8_we0;
output  [31:0] max_pool_1_out_8_d0;
output  [8:0] max_pool_1_out_9_address0;
output   max_pool_1_out_9_ce0;
output   max_pool_1_out_9_we0;
output  [31:0] max_pool_1_out_9_d0;
output  [8:0] max_pool_1_out_10_address0;
output   max_pool_1_out_10_ce0;
output   max_pool_1_out_10_we0;
output  [31:0] max_pool_1_out_10_d0;
output  [8:0] max_pool_1_out_11_address0;
output   max_pool_1_out_11_ce0;
output   max_pool_1_out_11_we0;
output  [31:0] max_pool_1_out_11_d0;
output  [8:0] max_pool_1_out_12_address0;
output   max_pool_1_out_12_ce0;
output   max_pool_1_out_12_we0;
output  [31:0] max_pool_1_out_12_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] conv_1_out_0_address0;
reg conv_1_out_0_ce0;
reg[11:0] conv_1_out_0_address1;
reg conv_1_out_0_ce1;
reg[11:0] conv_1_out_1_address0;
reg conv_1_out_1_ce0;
reg[11:0] conv_1_out_1_address1;
reg conv_1_out_1_ce1;
reg[11:0] conv_1_out_2_address0;
reg conv_1_out_2_ce0;
reg[11:0] conv_1_out_2_address1;
reg conv_1_out_2_ce1;
reg[11:0] conv_1_out_3_address0;
reg conv_1_out_3_ce0;
reg[11:0] conv_1_out_3_address1;
reg conv_1_out_3_ce1;
reg[11:0] conv_1_out_4_address0;
reg conv_1_out_4_ce0;
reg[11:0] conv_1_out_4_address1;
reg conv_1_out_4_ce1;
reg[11:0] conv_1_out_5_address0;
reg conv_1_out_5_ce0;
reg[11:0] conv_1_out_5_address1;
reg conv_1_out_5_ce1;
reg[11:0] conv_1_out_6_address0;
reg conv_1_out_6_ce0;
reg[11:0] conv_1_out_6_address1;
reg conv_1_out_6_ce1;
reg[11:0] conv_1_out_7_address0;
reg conv_1_out_7_ce0;
reg[11:0] conv_1_out_7_address1;
reg conv_1_out_7_ce1;
reg[10:0] conv_1_out_8_address0;
reg conv_1_out_8_ce0;
reg[10:0] conv_1_out_8_address1;
reg conv_1_out_8_ce1;
reg max_pool_1_out_0_ce0;
reg max_pool_1_out_0_we0;
reg max_pool_1_out_1_ce0;
reg max_pool_1_out_1_we0;
reg max_pool_1_out_2_ce0;
reg max_pool_1_out_2_we0;
reg max_pool_1_out_3_ce0;
reg max_pool_1_out_3_we0;
reg max_pool_1_out_4_ce0;
reg max_pool_1_out_4_we0;
reg max_pool_1_out_5_ce0;
reg max_pool_1_out_5_we0;
reg max_pool_1_out_6_ce0;
reg max_pool_1_out_6_we0;
reg max_pool_1_out_7_ce0;
reg max_pool_1_out_7_we0;
reg max_pool_1_out_8_ce0;
reg max_pool_1_out_8_we0;
reg max_pool_1_out_9_ce0;
reg max_pool_1_out_9_we0;
reg max_pool_1_out_10_ce0;
reg max_pool_1_out_10_we0;
reg max_pool_1_out_11_ce0;
reg max_pool_1_out_11_we0;
reg max_pool_1_out_12_ce0;
reg max_pool_1_out_12_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_822;
reg   [5:0] f_0_reg_833;
reg   [3:0] r_0_reg_844;
reg   [31:0] reg_979;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_5629;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln10_fu_985_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] add_ln10_fu_991_p2;
reg   [8:0] add_ln10_reg_5633;
wire   [3:0] select_ln28_52_fu_1009_p3;
reg   [3:0] select_ln28_52_reg_5638;
wire   [5:0] select_ln28_53_fu_1017_p3;
reg   [5:0] select_ln28_53_reg_5645;
wire   [12:0] zext_ln14_1_fu_1025_p1;
reg   [12:0] zext_ln14_1_reg_5652;
wire  signed [63:0] sext_ln28_2_fu_1123_p1;
reg  signed [63:0] sext_ln28_2_reg_5664;
wire  signed [63:0] sext_ln28_3_fu_1165_p1;
reg  signed [63:0] sext_ln28_3_reg_5672;
wire   [4:0] or_ln25_fu_1188_p2;
reg   [4:0] or_ln25_reg_5760;
wire   [31:0] select_ln28_1_fu_1377_p3;
reg   [31:0] select_ln28_1_reg_5797;
wire  signed [63:0] sext_ln28_5_fu_1441_p1;
reg  signed [63:0] sext_ln28_5_reg_5809;
wire   [12:0] add_ln28_7_fu_1455_p2;
reg   [12:0] add_ln28_7_reg_5817;
wire   [31:0] select_ln28_5_fu_1627_p3;
reg   [31:0] select_ln28_5_reg_5882;
wire   [31:0] select_ln28_9_fu_1770_p3;
reg   [31:0] select_ln28_9_reg_5889;
wire   [31:0] select_ln28_13_fu_1913_p3;
reg   [31:0] select_ln28_13_reg_5896;
wire   [31:0] select_ln28_16_fu_1963_p3;
reg   [31:0] select_ln28_16_reg_5903;
wire   [31:0] select_ln28_20_fu_2013_p3;
reg   [31:0] select_ln28_20_reg_5910;
wire   [31:0] select_ln28_24_fu_2063_p3;
reg   [31:0] select_ln28_24_reg_5917;
wire   [31:0] select_ln28_28_fu_2113_p3;
reg   [31:0] select_ln28_28_reg_5924;
wire   [31:0] select_ln28_32_fu_2163_p3;
reg   [31:0] select_ln28_32_reg_5931;
wire   [31:0] select_ln28_36_fu_2213_p3;
reg   [31:0] select_ln28_36_reg_5938;
wire   [31:0] select_ln28_40_fu_2263_p3;
reg   [31:0] select_ln28_40_reg_5945;
wire   [31:0] select_ln28_44_fu_2313_p3;
reg   [31:0] select_ln28_44_reg_5952;
wire   [31:0] select_ln28_48_fu_2363_p3;
reg   [31:0] select_ln28_48_reg_5959;
wire   [63:0] zext_ln35_1_fu_2391_p1;
reg   [63:0] zext_ln35_1_reg_5966;
wire   [31:0] select_ln28_18_fu_3321_p3;
reg   [31:0] select_ln28_18_reg_6059;
wire   [31:0] select_ln28_22_fu_3504_p3;
reg   [31:0] select_ln28_22_reg_6066;
wire   [31:0] select_ln28_26_fu_3687_p3;
reg   [31:0] select_ln28_26_reg_6073;
wire   [31:0] select_ln28_30_fu_3870_p3;
reg   [31:0] select_ln28_30_reg_6080;
wire   [31:0] select_ln28_34_fu_4053_p3;
reg   [31:0] select_ln28_34_reg_6087;
wire   [3:0] r_fu_4061_p2;
reg   [3:0] r_reg_6094;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_826_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_f_0_phi_fu_837_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_848_p4;
wire  signed [63:0] sext_ln28_1_fu_1099_p1;
wire   [63:0] zext_ln28_2_fu_1183_p1;
wire   [63:0] zext_ln28_6_fu_1202_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_3_fu_1237_p1;
wire  signed [63:0] sext_ln28_4_fu_1418_p1;
wire   [63:0] zext_ln28_7_fu_1487_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln28_6_fu_2399_p1;
reg   [31:0] grp_fu_855_p1;
reg   [31:0] grp_fu_861_p0;
reg   [31:0] grp_fu_861_p1;
wire   [31:0] select_ln28_fu_1284_p3;
wire   [31:0] select_ln28_2_fu_2493_p3;
reg   [31:0] grp_fu_866_p0;
reg   [31:0] grp_fu_866_p1;
reg   [31:0] grp_fu_872_p0;
reg   [31:0] grp_fu_872_p1;
wire   [31:0] select_ln28_4_fu_1534_p3;
wire   [31:0] select_ln28_6_fu_2677_p3;
reg   [31:0] grp_fu_877_p0;
reg   [31:0] grp_fu_877_p1;
reg   [31:0] grp_fu_883_p0;
reg   [31:0] grp_fu_883_p1;
wire   [31:0] select_ln28_8_fu_1677_p3;
wire   [31:0] select_ln28_10_fu_2861_p3;
reg   [31:0] grp_fu_888_p0;
reg   [31:0] grp_fu_888_p1;
wire   [31:0] select_ln28_37_fu_4604_p3;
reg   [31:0] grp_fu_894_p0;
reg   [31:0] grp_fu_894_p1;
wire   [31:0] select_ln28_12_fu_1820_p3;
wire   [31:0] select_ln28_14_fu_3045_p3;
wire   [31:0] select_ln28_38_fu_4696_p3;
reg   [31:0] grp_fu_899_p0;
reg   [31:0] grp_fu_899_p1;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
wire   [31:0] select_ln28_17_fu_3229_p3;
wire   [31:0] select_ln28_41_fu_4881_p3;
reg   [31:0] grp_fu_911_p0;
reg   [31:0] grp_fu_911_p1;
wire   [31:0] select_ln28_42_fu_4973_p3;
reg   [31:0] grp_fu_917_p0;
reg   [31:0] grp_fu_917_p1;
wire   [31:0] select_ln28_21_fu_3412_p3;
reg   [31:0] grp_fu_923_p0;
reg   [31:0] grp_fu_923_p1;
wire   [31:0] select_ln28_45_fu_5158_p3;
reg   [31:0] grp_fu_929_p0;
reg   [31:0] grp_fu_929_p1;
wire   [31:0] select_ln28_25_fu_3595_p3;
wire   [31:0] select_ln28_46_fu_5250_p3;
reg   [31:0] grp_fu_935_p0;
reg   [31:0] grp_fu_935_p1;
reg   [31:0] grp_fu_941_p0;
reg   [31:0] grp_fu_941_p1;
wire   [31:0] select_ln28_29_fu_3778_p3;
wire   [31:0] select_ln28_49_fu_5435_p3;
reg   [31:0] grp_fu_947_p0;
reg   [31:0] grp_fu_947_p1;
wire   [31:0] select_ln28_50_fu_5527_p3;
wire   [31:0] select_ln28_33_fu_3961_p3;
wire   [0:0] icmp_ln13_fu_1003_p2;
wire   [5:0] f_fu_997_p2;
wire   [11:0] tmp_144_fu_1037_p3;
wire   [9:0] tmp_145_fu_1049_p3;
wire   [12:0] zext_ln28_fu_1045_p1;
wire   [12:0] zext_ln28_1_fu_1057_p1;
wire  signed [12:0] sub_ln28_fu_1061_p2;
wire   [5:0] trunc_ln28_fu_1071_p1;
wire   [6:0] tmp_146_fu_1081_p4;
wire   [5:0] or_ln28_91_fu_1075_p2;
wire   [12:0] tmp_147_fu_1091_p3;
wire   [12:0] or_ln28_92_fu_1111_p2;
wire   [12:0] add_ln28_fu_1117_p2;
wire  signed [13:0] sext_ln28_fu_1067_p1;
wire   [13:0] add_ln28_1_fu_1131_p2;
wire   [5:0] trunc_ln28_1_fu_1137_p1;
wire   [7:0] tmp_148_fu_1147_p4;
wire   [5:0] or_ln28_93_fu_1141_p2;
wire   [13:0] tmp_149_fu_1157_p3;
wire   [10:0] tmp_151_fu_1173_p4;
wire   [4:0] shl_ln_fu_1029_p3;
wire   [10:0] tmp_155_fu_1194_p3;
wire   [10:0] tmp_150_fu_1210_p3;
wire   [10:0] or_ln28_94_fu_1217_p2;
wire   [11:0] zext_ln14_fu_1207_p1;
wire   [11:0] tmp_155_cast_fu_1223_p3;
wire   [11:0] add_ln28_2_fu_1231_p2;
wire   [31:0] bitcast_ln28_fu_1242_p1;
wire   [7:0] tmp_2_fu_1246_p4;
wire   [22:0] trunc_ln28_2_fu_1256_p1;
wire   [0:0] icmp_ln28_1_fu_1266_p2;
wire   [0:0] icmp_ln28_fu_1260_p2;
wire   [0:0] or_ln28_fu_1272_p2;
wire   [0:0] grp_fu_855_p2;
wire   [0:0] and_ln28_fu_1278_p2;
wire   [31:0] bitcast_ln28_1_fu_1293_p1;
wire   [31:0] bitcast_ln28_2_fu_1311_p1;
wire   [7:0] tmp_4_fu_1297_p4;
wire   [22:0] trunc_ln28_3_fu_1307_p1;
wire   [0:0] icmp_ln28_3_fu_1335_p2;
wire   [0:0] icmp_ln28_2_fu_1329_p2;
wire   [7:0] tmp_5_fu_1315_p4;
wire   [22:0] trunc_ln28_4_fu_1325_p1;
wire   [0:0] icmp_ln28_5_fu_1353_p2;
wire   [0:0] icmp_ln28_4_fu_1347_p2;
wire   [0:0] or_ln28_1_fu_1341_p2;
wire   [0:0] or_ln28_2_fu_1359_p2;
wire   [0:0] and_ln28_1_fu_1365_p2;
wire   [0:0] grp_fu_861_p2;
wire   [0:0] and_ln28_2_fu_1371_p2;
wire   [11:0] tmp_152_fu_1385_p3;
wire   [9:0] tmp_153_fu_1396_p3;
wire   [12:0] zext_ln28_4_fu_1392_p1;
wire   [12:0] zext_ln28_5_fu_1403_p1;
wire   [12:0] sub_ln28_1_fu_1407_p2;
wire   [12:0] add_ln28_3_fu_1413_p2;
wire   [12:0] add_ln28_4_fu_1430_p2;
wire   [12:0] add_ln28_5_fu_1436_p2;
wire   [12:0] add_ln28_6_fu_1449_p2;
wire   [10:0] tmp_154_fu_1460_p3;
wire   [10:0] or_ln28_95_fu_1467_p2;
wire   [11:0] tmp_160_cast_fu_1473_p3;
wire   [11:0] add_ln28_8_fu_1481_p2;
wire   [31:0] bitcast_ln28_7_fu_1492_p1;
wire   [7:0] tmp_12_fu_1496_p4;
wire   [22:0] trunc_ln28_9_fu_1506_p1;
wire   [0:0] icmp_ln28_15_fu_1516_p2;
wire   [0:0] icmp_ln28_14_fu_1510_p2;
wire   [0:0] or_ln28_7_fu_1522_p2;
wire   [0:0] grp_fu_866_p2;
wire   [0:0] and_ln28_7_fu_1528_p2;
wire   [31:0] bitcast_ln28_8_fu_1543_p1;
wire   [31:0] bitcast_ln28_9_fu_1561_p1;
wire   [7:0] tmp_14_fu_1547_p4;
wire   [22:0] trunc_ln28_10_fu_1557_p1;
wire   [0:0] icmp_ln28_17_fu_1585_p2;
wire   [0:0] icmp_ln28_16_fu_1579_p2;
wire   [7:0] tmp_15_fu_1565_p4;
wire   [22:0] trunc_ln28_11_fu_1575_p1;
wire   [0:0] icmp_ln28_19_fu_1603_p2;
wire   [0:0] icmp_ln28_18_fu_1597_p2;
wire   [0:0] or_ln28_8_fu_1591_p2;
wire   [0:0] or_ln28_9_fu_1609_p2;
wire   [0:0] and_ln28_8_fu_1615_p2;
wire   [0:0] grp_fu_872_p2;
wire   [0:0] and_ln28_9_fu_1621_p2;
wire   [31:0] bitcast_ln28_14_fu_1635_p1;
wire   [7:0] tmp_23_fu_1639_p4;
wire   [22:0] trunc_ln28_16_fu_1649_p1;
wire   [0:0] icmp_ln28_29_fu_1659_p2;
wire   [0:0] icmp_ln28_28_fu_1653_p2;
wire   [0:0] or_ln28_14_fu_1665_p2;
wire   [0:0] grp_fu_877_p2;
wire   [0:0] and_ln28_14_fu_1671_p2;
wire   [31:0] bitcast_ln28_15_fu_1686_p1;
wire   [31:0] bitcast_ln28_16_fu_1704_p1;
wire   [7:0] tmp_25_fu_1690_p4;
wire   [22:0] trunc_ln28_17_fu_1700_p1;
wire   [0:0] icmp_ln28_31_fu_1728_p2;
wire   [0:0] icmp_ln28_30_fu_1722_p2;
wire   [7:0] tmp_26_fu_1708_p4;
wire   [22:0] trunc_ln28_18_fu_1718_p1;
wire   [0:0] icmp_ln28_33_fu_1746_p2;
wire   [0:0] icmp_ln28_32_fu_1740_p2;
wire   [0:0] or_ln28_15_fu_1734_p2;
wire   [0:0] or_ln28_16_fu_1752_p2;
wire   [0:0] and_ln28_15_fu_1758_p2;
wire   [0:0] grp_fu_883_p2;
wire   [0:0] and_ln28_16_fu_1764_p2;
wire   [31:0] bitcast_ln28_21_fu_1778_p1;
wire   [7:0] tmp_34_fu_1782_p4;
wire   [22:0] trunc_ln28_23_fu_1792_p1;
wire   [0:0] icmp_ln28_43_fu_1802_p2;
wire   [0:0] icmp_ln28_42_fu_1796_p2;
wire   [0:0] or_ln28_21_fu_1808_p2;
wire   [0:0] grp_fu_888_p2;
wire   [0:0] and_ln28_21_fu_1814_p2;
wire   [31:0] bitcast_ln28_22_fu_1829_p1;
wire   [31:0] bitcast_ln28_23_fu_1847_p1;
wire   [7:0] tmp_36_fu_1833_p4;
wire   [22:0] trunc_ln28_24_fu_1843_p1;
wire   [0:0] icmp_ln28_45_fu_1871_p2;
wire   [0:0] icmp_ln28_44_fu_1865_p2;
wire   [7:0] tmp_37_fu_1851_p4;
wire   [22:0] trunc_ln28_25_fu_1861_p1;
wire   [0:0] icmp_ln28_47_fu_1889_p2;
wire   [0:0] icmp_ln28_46_fu_1883_p2;
wire   [0:0] or_ln28_22_fu_1877_p2;
wire   [0:0] or_ln28_23_fu_1895_p2;
wire   [0:0] and_ln28_22_fu_1901_p2;
wire   [0:0] grp_fu_894_p2;
wire   [0:0] and_ln28_23_fu_1907_p2;
wire   [31:0] bitcast_ln28_28_fu_1921_p1;
wire   [7:0] tmp_45_fu_1925_p4;
wire   [22:0] trunc_ln28_30_fu_1935_p1;
wire   [0:0] icmp_ln28_57_fu_1945_p2;
wire   [0:0] icmp_ln28_56_fu_1939_p2;
wire   [0:0] or_ln28_28_fu_1951_p2;
wire   [0:0] grp_fu_899_p2;
wire   [0:0] and_ln28_28_fu_1957_p2;
wire   [31:0] bitcast_ln28_35_fu_1971_p1;
wire   [7:0] tmp_56_fu_1975_p4;
wire   [22:0] trunc_ln28_37_fu_1985_p1;
wire   [0:0] icmp_ln28_71_fu_1995_p2;
wire   [0:0] icmp_ln28_70_fu_1989_p2;
wire   [0:0] or_ln28_35_fu_2001_p2;
wire   [0:0] grp_fu_905_p2;
wire   [0:0] and_ln28_35_fu_2007_p2;
wire   [31:0] bitcast_ln28_42_fu_2021_p1;
wire   [7:0] tmp_67_fu_2025_p4;
wire   [22:0] trunc_ln28_44_fu_2035_p1;
wire   [0:0] icmp_ln28_85_fu_2045_p2;
wire   [0:0] icmp_ln28_84_fu_2039_p2;
wire   [0:0] or_ln28_42_fu_2051_p2;
wire   [0:0] grp_fu_911_p2;
wire   [0:0] and_ln28_42_fu_2057_p2;
wire   [31:0] bitcast_ln28_49_fu_2071_p1;
wire   [7:0] tmp_78_fu_2075_p4;
wire   [22:0] trunc_ln28_51_fu_2085_p1;
wire   [0:0] icmp_ln28_99_fu_2095_p2;
wire   [0:0] icmp_ln28_98_fu_2089_p2;
wire   [0:0] or_ln28_49_fu_2101_p2;
wire   [0:0] grp_fu_917_p2;
wire   [0:0] and_ln28_49_fu_2107_p2;
wire   [31:0] bitcast_ln28_56_fu_2121_p1;
wire   [7:0] tmp_89_fu_2125_p4;
wire   [22:0] trunc_ln28_58_fu_2135_p1;
wire   [0:0] icmp_ln28_113_fu_2145_p2;
wire   [0:0] icmp_ln28_112_fu_2139_p2;
wire   [0:0] or_ln28_56_fu_2151_p2;
wire   [0:0] grp_fu_923_p2;
wire   [0:0] and_ln28_56_fu_2157_p2;
wire   [31:0] bitcast_ln28_63_fu_2171_p1;
wire   [7:0] tmp_100_fu_2175_p4;
wire   [22:0] trunc_ln28_65_fu_2185_p1;
wire   [0:0] icmp_ln28_127_fu_2195_p2;
wire   [0:0] icmp_ln28_126_fu_2189_p2;
wire   [0:0] or_ln28_63_fu_2201_p2;
wire   [0:0] grp_fu_929_p2;
wire   [0:0] and_ln28_63_fu_2207_p2;
wire   [31:0] bitcast_ln28_70_fu_2221_p1;
wire   [7:0] tmp_111_fu_2225_p4;
wire   [22:0] trunc_ln28_72_fu_2235_p1;
wire   [0:0] icmp_ln28_141_fu_2245_p2;
wire   [0:0] icmp_ln28_140_fu_2239_p2;
wire   [0:0] or_ln28_70_fu_2251_p2;
wire   [0:0] grp_fu_935_p2;
wire   [0:0] and_ln28_70_fu_2257_p2;
wire   [31:0] bitcast_ln28_77_fu_2271_p1;
wire   [7:0] tmp_122_fu_2275_p4;
wire   [22:0] trunc_ln28_79_fu_2285_p1;
wire   [0:0] icmp_ln28_155_fu_2295_p2;
wire   [0:0] icmp_ln28_154_fu_2289_p2;
wire   [0:0] or_ln28_77_fu_2301_p2;
wire   [0:0] grp_fu_941_p2;
wire   [0:0] and_ln28_77_fu_2307_p2;
wire   [31:0] bitcast_ln28_84_fu_2321_p1;
wire   [7:0] tmp_133_fu_2325_p4;
wire   [22:0] trunc_ln28_86_fu_2335_p1;
wire   [0:0] icmp_ln28_169_fu_2345_p2;
wire   [0:0] icmp_ln28_168_fu_2339_p2;
wire   [0:0] or_ln28_84_fu_2351_p2;
wire   [0:0] grp_fu_947_p2;
wire   [0:0] and_ln28_84_fu_2357_p2;
wire   [8:0] tmp_fu_2374_p3;
wire   [9:0] zext_ln14_2_fu_2371_p1;
wire   [9:0] zext_ln35_fu_2381_p1;
wire   [9:0] add_ln35_fu_2385_p2;
wire   [31:0] bitcast_ln28_3_fu_2410_p1;
wire   [31:0] bitcast_ln28_4_fu_2428_p1;
wire   [7:0] tmp_7_fu_2414_p4;
wire   [22:0] trunc_ln28_5_fu_2424_p1;
wire   [0:0] icmp_ln28_7_fu_2451_p2;
wire   [0:0] icmp_ln28_6_fu_2445_p2;
wire   [7:0] tmp_8_fu_2431_p4;
wire   [22:0] trunc_ln28_6_fu_2441_p1;
wire   [0:0] icmp_ln28_9_fu_2469_p2;
wire   [0:0] icmp_ln28_8_fu_2463_p2;
wire   [0:0] or_ln28_3_fu_2457_p2;
wire   [0:0] or_ln28_4_fu_2475_p2;
wire   [0:0] and_ln28_3_fu_2481_p2;
wire   [0:0] and_ln28_4_fu_2487_p2;
wire   [31:0] bitcast_ln28_5_fu_2501_p1;
wire   [31:0] bitcast_ln28_6_fu_2519_p1;
wire   [7:0] tmp_s_fu_2505_p4;
wire   [22:0] trunc_ln28_7_fu_2515_p1;
wire   [0:0] icmp_ln28_11_fu_2543_p2;
wire   [0:0] icmp_ln28_10_fu_2537_p2;
wire   [7:0] tmp_10_fu_2523_p4;
wire   [22:0] trunc_ln28_8_fu_2533_p1;
wire   [0:0] icmp_ln28_13_fu_2561_p2;
wire   [0:0] icmp_ln28_12_fu_2555_p2;
wire   [0:0] or_ln28_5_fu_2549_p2;
wire   [0:0] or_ln28_6_fu_2567_p2;
wire   [0:0] and_ln28_5_fu_2573_p2;
wire   [0:0] and_ln28_6_fu_2579_p2;
wire   [31:0] bitcast_ln28_10_fu_2594_p1;
wire   [31:0] bitcast_ln28_11_fu_2612_p1;
wire   [7:0] tmp_17_fu_2598_p4;
wire   [22:0] trunc_ln28_12_fu_2608_p1;
wire   [0:0] icmp_ln28_21_fu_2635_p2;
wire   [0:0] icmp_ln28_20_fu_2629_p2;
wire   [7:0] tmp_18_fu_2615_p4;
wire   [22:0] trunc_ln28_13_fu_2625_p1;
wire   [0:0] icmp_ln28_23_fu_2653_p2;
wire   [0:0] icmp_ln28_22_fu_2647_p2;
wire   [0:0] or_ln28_10_fu_2641_p2;
wire   [0:0] or_ln28_11_fu_2659_p2;
wire   [0:0] and_ln28_10_fu_2665_p2;
wire   [0:0] and_ln28_11_fu_2671_p2;
wire   [31:0] bitcast_ln28_12_fu_2685_p1;
wire   [31:0] bitcast_ln28_13_fu_2703_p1;
wire   [7:0] tmp_20_fu_2689_p4;
wire   [22:0] trunc_ln28_14_fu_2699_p1;
wire   [0:0] icmp_ln28_25_fu_2727_p2;
wire   [0:0] icmp_ln28_24_fu_2721_p2;
wire   [7:0] tmp_21_fu_2707_p4;
wire   [22:0] trunc_ln28_15_fu_2717_p1;
wire   [0:0] icmp_ln28_27_fu_2745_p2;
wire   [0:0] icmp_ln28_26_fu_2739_p2;
wire   [0:0] or_ln28_12_fu_2733_p2;
wire   [0:0] or_ln28_13_fu_2751_p2;
wire   [0:0] and_ln28_12_fu_2757_p2;
wire   [0:0] and_ln28_13_fu_2763_p2;
wire   [31:0] bitcast_ln28_17_fu_2778_p1;
wire   [31:0] bitcast_ln28_18_fu_2796_p1;
wire   [7:0] tmp_28_fu_2782_p4;
wire   [22:0] trunc_ln28_19_fu_2792_p1;
wire   [0:0] icmp_ln28_35_fu_2819_p2;
wire   [0:0] icmp_ln28_34_fu_2813_p2;
wire   [7:0] tmp_29_fu_2799_p4;
wire   [22:0] trunc_ln28_20_fu_2809_p1;
wire   [0:0] icmp_ln28_37_fu_2837_p2;
wire   [0:0] icmp_ln28_36_fu_2831_p2;
wire   [0:0] or_ln28_17_fu_2825_p2;
wire   [0:0] or_ln28_18_fu_2843_p2;
wire   [0:0] and_ln28_17_fu_2849_p2;
wire   [0:0] and_ln28_18_fu_2855_p2;
wire   [31:0] bitcast_ln28_19_fu_2869_p1;
wire   [31:0] bitcast_ln28_20_fu_2887_p1;
wire   [7:0] tmp_31_fu_2873_p4;
wire   [22:0] trunc_ln28_21_fu_2883_p1;
wire   [0:0] icmp_ln28_39_fu_2911_p2;
wire   [0:0] icmp_ln28_38_fu_2905_p2;
wire   [7:0] tmp_32_fu_2891_p4;
wire   [22:0] trunc_ln28_22_fu_2901_p1;
wire   [0:0] icmp_ln28_41_fu_2929_p2;
wire   [0:0] icmp_ln28_40_fu_2923_p2;
wire   [0:0] or_ln28_19_fu_2917_p2;
wire   [0:0] or_ln28_20_fu_2935_p2;
wire   [0:0] and_ln28_19_fu_2941_p2;
wire   [0:0] and_ln28_20_fu_2947_p2;
wire   [31:0] bitcast_ln28_24_fu_2962_p1;
wire   [31:0] bitcast_ln28_25_fu_2980_p1;
wire   [7:0] tmp_39_fu_2966_p4;
wire   [22:0] trunc_ln28_26_fu_2976_p1;
wire   [0:0] icmp_ln28_49_fu_3003_p2;
wire   [0:0] icmp_ln28_48_fu_2997_p2;
wire   [7:0] tmp_40_fu_2983_p4;
wire   [22:0] trunc_ln28_27_fu_2993_p1;
wire   [0:0] icmp_ln28_51_fu_3021_p2;
wire   [0:0] icmp_ln28_50_fu_3015_p2;
wire   [0:0] or_ln28_24_fu_3009_p2;
wire   [0:0] or_ln28_25_fu_3027_p2;
wire   [0:0] and_ln28_24_fu_3033_p2;
wire   [0:0] and_ln28_25_fu_3039_p2;
wire   [31:0] bitcast_ln28_26_fu_3053_p1;
wire   [31:0] bitcast_ln28_27_fu_3071_p1;
wire   [7:0] tmp_42_fu_3057_p4;
wire   [22:0] trunc_ln28_28_fu_3067_p1;
wire   [0:0] icmp_ln28_53_fu_3095_p2;
wire   [0:0] icmp_ln28_52_fu_3089_p2;
wire   [7:0] tmp_43_fu_3075_p4;
wire   [22:0] trunc_ln28_29_fu_3085_p1;
wire   [0:0] icmp_ln28_55_fu_3113_p2;
wire   [0:0] icmp_ln28_54_fu_3107_p2;
wire   [0:0] or_ln28_26_fu_3101_p2;
wire   [0:0] or_ln28_27_fu_3119_p2;
wire   [0:0] and_ln28_26_fu_3125_p2;
wire   [0:0] and_ln28_27_fu_3131_p2;
wire   [31:0] bitcast_ln28_29_fu_3146_p1;
wire   [31:0] bitcast_ln28_30_fu_3164_p1;
wire   [7:0] tmp_47_fu_3150_p4;
wire   [22:0] trunc_ln28_31_fu_3160_p1;
wire   [0:0] icmp_ln28_59_fu_3187_p2;
wire   [0:0] icmp_ln28_58_fu_3181_p2;
wire   [7:0] tmp_48_fu_3167_p4;
wire   [22:0] trunc_ln28_32_fu_3177_p1;
wire   [0:0] icmp_ln28_61_fu_3205_p2;
wire   [0:0] icmp_ln28_60_fu_3199_p2;
wire   [0:0] or_ln28_29_fu_3193_p2;
wire   [0:0] or_ln28_30_fu_3211_p2;
wire   [0:0] and_ln28_29_fu_3217_p2;
wire   [0:0] and_ln28_30_fu_3223_p2;
wire   [31:0] bitcast_ln28_31_fu_3237_p1;
wire   [31:0] bitcast_ln28_32_fu_3255_p1;
wire   [7:0] tmp_50_fu_3241_p4;
wire   [22:0] trunc_ln28_33_fu_3251_p1;
wire   [0:0] icmp_ln28_63_fu_3279_p2;
wire   [0:0] icmp_ln28_62_fu_3273_p2;
wire   [7:0] tmp_51_fu_3259_p4;
wire   [22:0] trunc_ln28_34_fu_3269_p1;
wire   [0:0] icmp_ln28_65_fu_3297_p2;
wire   [0:0] icmp_ln28_64_fu_3291_p2;
wire   [0:0] or_ln28_31_fu_3285_p2;
wire   [0:0] or_ln28_32_fu_3303_p2;
wire   [0:0] and_ln28_31_fu_3309_p2;
wire   [0:0] and_ln28_32_fu_3315_p2;
wire   [31:0] bitcast_ln28_36_fu_3329_p1;
wire   [31:0] bitcast_ln28_37_fu_3347_p1;
wire   [7:0] tmp_58_fu_3333_p4;
wire   [22:0] trunc_ln28_38_fu_3343_p1;
wire   [0:0] icmp_ln28_73_fu_3370_p2;
wire   [0:0] icmp_ln28_72_fu_3364_p2;
wire   [7:0] tmp_59_fu_3350_p4;
wire   [22:0] trunc_ln28_39_fu_3360_p1;
wire   [0:0] icmp_ln28_75_fu_3388_p2;
wire   [0:0] icmp_ln28_74_fu_3382_p2;
wire   [0:0] or_ln28_36_fu_3376_p2;
wire   [0:0] or_ln28_37_fu_3394_p2;
wire   [0:0] and_ln28_36_fu_3400_p2;
wire   [0:0] and_ln28_37_fu_3406_p2;
wire   [31:0] bitcast_ln28_38_fu_3420_p1;
wire   [31:0] bitcast_ln28_39_fu_3438_p1;
wire   [7:0] tmp_61_fu_3424_p4;
wire   [22:0] trunc_ln28_40_fu_3434_p1;
wire   [0:0] icmp_ln28_77_fu_3462_p2;
wire   [0:0] icmp_ln28_76_fu_3456_p2;
wire   [7:0] tmp_62_fu_3442_p4;
wire   [22:0] trunc_ln28_41_fu_3452_p1;
wire   [0:0] icmp_ln28_79_fu_3480_p2;
wire   [0:0] icmp_ln28_78_fu_3474_p2;
wire   [0:0] or_ln28_38_fu_3468_p2;
wire   [0:0] or_ln28_39_fu_3486_p2;
wire   [0:0] and_ln28_38_fu_3492_p2;
wire   [0:0] and_ln28_39_fu_3498_p2;
wire   [31:0] bitcast_ln28_43_fu_3512_p1;
wire   [31:0] bitcast_ln28_44_fu_3530_p1;
wire   [7:0] tmp_69_fu_3516_p4;
wire   [22:0] trunc_ln28_45_fu_3526_p1;
wire   [0:0] icmp_ln28_87_fu_3553_p2;
wire   [0:0] icmp_ln28_86_fu_3547_p2;
wire   [7:0] tmp_70_fu_3533_p4;
wire   [22:0] trunc_ln28_46_fu_3543_p1;
wire   [0:0] icmp_ln28_89_fu_3571_p2;
wire   [0:0] icmp_ln28_88_fu_3565_p2;
wire   [0:0] or_ln28_43_fu_3559_p2;
wire   [0:0] or_ln28_44_fu_3577_p2;
wire   [0:0] and_ln28_43_fu_3583_p2;
wire   [0:0] and_ln28_44_fu_3589_p2;
wire   [31:0] bitcast_ln28_45_fu_3603_p1;
wire   [31:0] bitcast_ln28_46_fu_3621_p1;
wire   [7:0] tmp_72_fu_3607_p4;
wire   [22:0] trunc_ln28_47_fu_3617_p1;
wire   [0:0] icmp_ln28_91_fu_3645_p2;
wire   [0:0] icmp_ln28_90_fu_3639_p2;
wire   [7:0] tmp_73_fu_3625_p4;
wire   [22:0] trunc_ln28_48_fu_3635_p1;
wire   [0:0] icmp_ln28_93_fu_3663_p2;
wire   [0:0] icmp_ln28_92_fu_3657_p2;
wire   [0:0] or_ln28_45_fu_3651_p2;
wire   [0:0] or_ln28_46_fu_3669_p2;
wire   [0:0] and_ln28_45_fu_3675_p2;
wire   [0:0] and_ln28_46_fu_3681_p2;
wire   [31:0] bitcast_ln28_50_fu_3695_p1;
wire   [31:0] bitcast_ln28_51_fu_3713_p1;
wire   [7:0] tmp_80_fu_3699_p4;
wire   [22:0] trunc_ln28_52_fu_3709_p1;
wire   [0:0] icmp_ln28_101_fu_3736_p2;
wire   [0:0] icmp_ln28_100_fu_3730_p2;
wire   [7:0] tmp_81_fu_3716_p4;
wire   [22:0] trunc_ln28_53_fu_3726_p1;
wire   [0:0] icmp_ln28_103_fu_3754_p2;
wire   [0:0] icmp_ln28_102_fu_3748_p2;
wire   [0:0] or_ln28_50_fu_3742_p2;
wire   [0:0] or_ln28_51_fu_3760_p2;
wire   [0:0] and_ln28_50_fu_3766_p2;
wire   [0:0] and_ln28_51_fu_3772_p2;
wire   [31:0] bitcast_ln28_52_fu_3786_p1;
wire   [31:0] bitcast_ln28_53_fu_3804_p1;
wire   [7:0] tmp_83_fu_3790_p4;
wire   [22:0] trunc_ln28_54_fu_3800_p1;
wire   [0:0] icmp_ln28_105_fu_3828_p2;
wire   [0:0] icmp_ln28_104_fu_3822_p2;
wire   [7:0] tmp_84_fu_3808_p4;
wire   [22:0] trunc_ln28_55_fu_3818_p1;
wire   [0:0] icmp_ln28_107_fu_3846_p2;
wire   [0:0] icmp_ln28_106_fu_3840_p2;
wire   [0:0] or_ln28_52_fu_3834_p2;
wire   [0:0] or_ln28_53_fu_3852_p2;
wire   [0:0] and_ln28_52_fu_3858_p2;
wire   [0:0] and_ln28_53_fu_3864_p2;
wire   [31:0] bitcast_ln28_57_fu_3878_p1;
wire   [31:0] bitcast_ln28_58_fu_3896_p1;
wire   [7:0] tmp_91_fu_3882_p4;
wire   [22:0] trunc_ln28_59_fu_3892_p1;
wire   [0:0] icmp_ln28_115_fu_3919_p2;
wire   [0:0] icmp_ln28_114_fu_3913_p2;
wire   [7:0] tmp_92_fu_3899_p4;
wire   [22:0] trunc_ln28_60_fu_3909_p1;
wire   [0:0] icmp_ln28_117_fu_3937_p2;
wire   [0:0] icmp_ln28_116_fu_3931_p2;
wire   [0:0] or_ln28_57_fu_3925_p2;
wire   [0:0] or_ln28_58_fu_3943_p2;
wire   [0:0] and_ln28_57_fu_3949_p2;
wire   [0:0] and_ln28_58_fu_3955_p2;
wire   [31:0] bitcast_ln28_59_fu_3969_p1;
wire   [31:0] bitcast_ln28_60_fu_3987_p1;
wire   [7:0] tmp_94_fu_3973_p4;
wire   [22:0] trunc_ln28_61_fu_3983_p1;
wire   [0:0] icmp_ln28_119_fu_4011_p2;
wire   [0:0] icmp_ln28_118_fu_4005_p2;
wire   [7:0] tmp_95_fu_3991_p4;
wire   [22:0] trunc_ln28_62_fu_4001_p1;
wire   [0:0] icmp_ln28_121_fu_4029_p2;
wire   [0:0] icmp_ln28_120_fu_4023_p2;
wire   [0:0] or_ln28_59_fu_4017_p2;
wire   [0:0] or_ln28_60_fu_4035_p2;
wire   [0:0] and_ln28_59_fu_4041_p2;
wire   [0:0] tmp_96_fu_961_p2;
wire   [0:0] and_ln28_60_fu_4047_p2;
wire   [31:0] bitcast_ln28_33_fu_4066_p1;
wire   [31:0] bitcast_ln28_34_fu_4084_p1;
wire   [7:0] tmp_53_fu_4070_p4;
wire   [22:0] trunc_ln28_35_fu_4080_p1;
wire   [0:0] icmp_ln28_67_fu_4107_p2;
wire   [0:0] icmp_ln28_66_fu_4101_p2;
wire   [7:0] tmp_54_fu_4087_p4;
wire   [22:0] trunc_ln28_36_fu_4097_p1;
wire   [0:0] icmp_ln28_69_fu_4125_p2;
wire   [0:0] icmp_ln28_68_fu_4119_p2;
wire   [0:0] or_ln28_33_fu_4113_p2;
wire   [0:0] or_ln28_34_fu_4131_p2;
wire   [0:0] and_ln28_33_fu_4137_p2;
wire   [0:0] and_ln28_34_fu_4143_p2;
wire   [31:0] bitcast_ln28_40_fu_4157_p1;
wire   [31:0] bitcast_ln28_41_fu_4175_p1;
wire   [7:0] tmp_64_fu_4161_p4;
wire   [22:0] trunc_ln28_42_fu_4171_p1;
wire   [0:0] icmp_ln28_81_fu_4198_p2;
wire   [0:0] icmp_ln28_80_fu_4192_p2;
wire   [7:0] tmp_65_fu_4178_p4;
wire   [22:0] trunc_ln28_43_fu_4188_p1;
wire   [0:0] icmp_ln28_83_fu_4216_p2;
wire   [0:0] icmp_ln28_82_fu_4210_p2;
wire   [0:0] or_ln28_40_fu_4204_p2;
wire   [0:0] or_ln28_41_fu_4222_p2;
wire   [0:0] and_ln28_40_fu_4228_p2;
wire   [0:0] and_ln28_41_fu_4234_p2;
wire   [31:0] bitcast_ln28_47_fu_4248_p1;
wire   [31:0] bitcast_ln28_48_fu_4266_p1;
wire   [7:0] tmp_75_fu_4252_p4;
wire   [22:0] trunc_ln28_49_fu_4262_p1;
wire   [0:0] icmp_ln28_95_fu_4289_p2;
wire   [0:0] icmp_ln28_94_fu_4283_p2;
wire   [7:0] tmp_76_fu_4269_p4;
wire   [22:0] trunc_ln28_50_fu_4279_p1;
wire   [0:0] icmp_ln28_97_fu_4307_p2;
wire   [0:0] icmp_ln28_96_fu_4301_p2;
wire   [0:0] or_ln28_47_fu_4295_p2;
wire   [0:0] or_ln28_48_fu_4313_p2;
wire   [0:0] and_ln28_47_fu_4319_p2;
wire   [0:0] and_ln28_48_fu_4325_p2;
wire   [31:0] bitcast_ln28_54_fu_4339_p1;
wire   [31:0] bitcast_ln28_55_fu_4357_p1;
wire   [7:0] tmp_86_fu_4343_p4;
wire   [22:0] trunc_ln28_56_fu_4353_p1;
wire   [0:0] icmp_ln28_109_fu_4380_p2;
wire   [0:0] icmp_ln28_108_fu_4374_p2;
wire   [7:0] tmp_87_fu_4360_p4;
wire   [22:0] trunc_ln28_57_fu_4370_p1;
wire   [0:0] icmp_ln28_111_fu_4398_p2;
wire   [0:0] icmp_ln28_110_fu_4392_p2;
wire   [0:0] or_ln28_54_fu_4386_p2;
wire   [0:0] or_ln28_55_fu_4404_p2;
wire   [0:0] and_ln28_54_fu_4410_p2;
wire   [0:0] and_ln28_55_fu_4416_p2;
wire   [31:0] bitcast_ln28_61_fu_4430_p1;
wire   [31:0] bitcast_ln28_62_fu_4448_p1;
wire   [7:0] tmp_97_fu_4434_p4;
wire   [22:0] trunc_ln28_63_fu_4444_p1;
wire   [0:0] icmp_ln28_123_fu_4471_p2;
wire   [0:0] icmp_ln28_122_fu_4465_p2;
wire   [7:0] tmp_98_fu_4451_p4;
wire   [22:0] trunc_ln28_64_fu_4461_p1;
wire   [0:0] icmp_ln28_125_fu_4489_p2;
wire   [0:0] icmp_ln28_124_fu_4483_p2;
wire   [0:0] or_ln28_61_fu_4477_p2;
wire   [0:0] or_ln28_62_fu_4495_p2;
wire   [0:0] and_ln28_61_fu_4501_p2;
wire   [0:0] and_ln28_62_fu_4507_p2;
wire   [31:0] bitcast_ln28_64_fu_4521_p1;
wire   [31:0] bitcast_ln28_65_fu_4539_p1;
wire   [7:0] tmp_102_fu_4525_p4;
wire   [22:0] trunc_ln28_66_fu_4535_p1;
wire   [0:0] icmp_ln28_129_fu_4562_p2;
wire   [0:0] icmp_ln28_128_fu_4556_p2;
wire   [7:0] tmp_103_fu_4542_p4;
wire   [22:0] trunc_ln28_67_fu_4552_p1;
wire   [0:0] icmp_ln28_131_fu_4580_p2;
wire   [0:0] icmp_ln28_130_fu_4574_p2;
wire   [0:0] or_ln28_64_fu_4568_p2;
wire   [0:0] or_ln28_65_fu_4586_p2;
wire   [0:0] and_ln28_64_fu_4592_p2;
wire   [0:0] and_ln28_65_fu_4598_p2;
wire   [31:0] bitcast_ln28_66_fu_4612_p1;
wire   [31:0] bitcast_ln28_67_fu_4630_p1;
wire   [7:0] tmp_105_fu_4616_p4;
wire   [22:0] trunc_ln28_68_fu_4626_p1;
wire   [0:0] icmp_ln28_133_fu_4654_p2;
wire   [0:0] icmp_ln28_132_fu_4648_p2;
wire   [7:0] tmp_106_fu_4634_p4;
wire   [22:0] trunc_ln28_69_fu_4644_p1;
wire   [0:0] icmp_ln28_135_fu_4672_p2;
wire   [0:0] icmp_ln28_134_fu_4666_p2;
wire   [0:0] or_ln28_66_fu_4660_p2;
wire   [0:0] or_ln28_67_fu_4678_p2;
wire   [0:0] and_ln28_66_fu_4684_p2;
wire   [0:0] and_ln28_67_fu_4690_p2;
wire   [31:0] bitcast_ln28_68_fu_4705_p1;
wire   [31:0] bitcast_ln28_69_fu_4723_p1;
wire   [7:0] tmp_108_fu_4709_p4;
wire   [22:0] trunc_ln28_70_fu_4719_p1;
wire   [0:0] icmp_ln28_137_fu_4747_p2;
wire   [0:0] icmp_ln28_136_fu_4741_p2;
wire   [7:0] tmp_109_fu_4727_p4;
wire   [22:0] trunc_ln28_71_fu_4737_p1;
wire   [0:0] icmp_ln28_139_fu_4765_p2;
wire   [0:0] icmp_ln28_138_fu_4759_p2;
wire   [0:0] or_ln28_68_fu_4753_p2;
wire   [0:0] or_ln28_69_fu_4771_p2;
wire   [0:0] and_ln28_68_fu_4777_p2;
wire   [0:0] and_ln28_69_fu_4783_p2;
wire   [31:0] bitcast_ln28_71_fu_4798_p1;
wire   [31:0] bitcast_ln28_72_fu_4816_p1;
wire   [7:0] tmp_113_fu_4802_p4;
wire   [22:0] trunc_ln28_73_fu_4812_p1;
wire   [0:0] icmp_ln28_143_fu_4839_p2;
wire   [0:0] icmp_ln28_142_fu_4833_p2;
wire   [7:0] tmp_114_fu_4819_p4;
wire   [22:0] trunc_ln28_74_fu_4829_p1;
wire   [0:0] icmp_ln28_145_fu_4857_p2;
wire   [0:0] icmp_ln28_144_fu_4851_p2;
wire   [0:0] or_ln28_71_fu_4845_p2;
wire   [0:0] or_ln28_72_fu_4863_p2;
wire   [0:0] and_ln28_71_fu_4869_p2;
wire   [0:0] and_ln28_72_fu_4875_p2;
wire   [31:0] bitcast_ln28_73_fu_4889_p1;
wire   [31:0] bitcast_ln28_74_fu_4907_p1;
wire   [7:0] tmp_116_fu_4893_p4;
wire   [22:0] trunc_ln28_75_fu_4903_p1;
wire   [0:0] icmp_ln28_147_fu_4931_p2;
wire   [0:0] icmp_ln28_146_fu_4925_p2;
wire   [7:0] tmp_117_fu_4911_p4;
wire   [22:0] trunc_ln28_76_fu_4921_p1;
wire   [0:0] icmp_ln28_149_fu_4949_p2;
wire   [0:0] icmp_ln28_148_fu_4943_p2;
wire   [0:0] or_ln28_73_fu_4937_p2;
wire   [0:0] or_ln28_74_fu_4955_p2;
wire   [0:0] and_ln28_73_fu_4961_p2;
wire   [0:0] and_ln28_74_fu_4967_p2;
wire   [31:0] bitcast_ln28_75_fu_4982_p1;
wire   [31:0] bitcast_ln28_76_fu_5000_p1;
wire   [7:0] tmp_119_fu_4986_p4;
wire   [22:0] trunc_ln28_77_fu_4996_p1;
wire   [0:0] icmp_ln28_151_fu_5024_p2;
wire   [0:0] icmp_ln28_150_fu_5018_p2;
wire   [7:0] tmp_120_fu_5004_p4;
wire   [22:0] trunc_ln28_78_fu_5014_p1;
wire   [0:0] icmp_ln28_153_fu_5042_p2;
wire   [0:0] icmp_ln28_152_fu_5036_p2;
wire   [0:0] or_ln28_75_fu_5030_p2;
wire   [0:0] or_ln28_76_fu_5048_p2;
wire   [0:0] and_ln28_75_fu_5054_p2;
wire   [0:0] and_ln28_76_fu_5060_p2;
wire   [31:0] bitcast_ln28_78_fu_5075_p1;
wire   [31:0] bitcast_ln28_79_fu_5093_p1;
wire   [7:0] tmp_124_fu_5079_p4;
wire   [22:0] trunc_ln28_80_fu_5089_p1;
wire   [0:0] icmp_ln28_157_fu_5116_p2;
wire   [0:0] icmp_ln28_156_fu_5110_p2;
wire   [7:0] tmp_125_fu_5096_p4;
wire   [22:0] trunc_ln28_81_fu_5106_p1;
wire   [0:0] icmp_ln28_159_fu_5134_p2;
wire   [0:0] icmp_ln28_158_fu_5128_p2;
wire   [0:0] or_ln28_78_fu_5122_p2;
wire   [0:0] or_ln28_79_fu_5140_p2;
wire   [0:0] and_ln28_78_fu_5146_p2;
wire   [0:0] and_ln28_79_fu_5152_p2;
wire   [31:0] bitcast_ln28_80_fu_5166_p1;
wire   [31:0] bitcast_ln28_81_fu_5184_p1;
wire   [7:0] tmp_127_fu_5170_p4;
wire   [22:0] trunc_ln28_82_fu_5180_p1;
wire   [0:0] icmp_ln28_161_fu_5208_p2;
wire   [0:0] icmp_ln28_160_fu_5202_p2;
wire   [7:0] tmp_128_fu_5188_p4;
wire   [22:0] trunc_ln28_83_fu_5198_p1;
wire   [0:0] icmp_ln28_163_fu_5226_p2;
wire   [0:0] icmp_ln28_162_fu_5220_p2;
wire   [0:0] or_ln28_80_fu_5214_p2;
wire   [0:0] or_ln28_81_fu_5232_p2;
wire   [0:0] and_ln28_80_fu_5238_p2;
wire   [0:0] and_ln28_81_fu_5244_p2;
wire   [31:0] bitcast_ln28_82_fu_5259_p1;
wire   [31:0] bitcast_ln28_83_fu_5277_p1;
wire   [7:0] tmp_130_fu_5263_p4;
wire   [22:0] trunc_ln28_84_fu_5273_p1;
wire   [0:0] icmp_ln28_165_fu_5301_p2;
wire   [0:0] icmp_ln28_164_fu_5295_p2;
wire   [7:0] tmp_131_fu_5281_p4;
wire   [22:0] trunc_ln28_85_fu_5291_p1;
wire   [0:0] icmp_ln28_167_fu_5319_p2;
wire   [0:0] icmp_ln28_166_fu_5313_p2;
wire   [0:0] or_ln28_82_fu_5307_p2;
wire   [0:0] or_ln28_83_fu_5325_p2;
wire   [0:0] and_ln28_82_fu_5331_p2;
wire   [0:0] and_ln28_83_fu_5337_p2;
wire   [31:0] bitcast_ln28_85_fu_5352_p1;
wire   [31:0] bitcast_ln28_86_fu_5370_p1;
wire   [7:0] tmp_135_fu_5356_p4;
wire   [22:0] trunc_ln28_87_fu_5366_p1;
wire   [0:0] icmp_ln28_171_fu_5393_p2;
wire   [0:0] icmp_ln28_170_fu_5387_p2;
wire   [7:0] tmp_136_fu_5373_p4;
wire   [22:0] trunc_ln28_88_fu_5383_p1;
wire   [0:0] icmp_ln28_173_fu_5411_p2;
wire   [0:0] icmp_ln28_172_fu_5405_p2;
wire   [0:0] or_ln28_85_fu_5399_p2;
wire   [0:0] or_ln28_86_fu_5417_p2;
wire   [0:0] and_ln28_85_fu_5423_p2;
wire   [0:0] and_ln28_86_fu_5429_p2;
wire   [31:0] bitcast_ln28_87_fu_5443_p1;
wire   [31:0] bitcast_ln28_88_fu_5461_p1;
wire   [7:0] tmp_138_fu_5447_p4;
wire   [22:0] trunc_ln28_89_fu_5457_p1;
wire   [0:0] icmp_ln28_175_fu_5485_p2;
wire   [0:0] icmp_ln28_174_fu_5479_p2;
wire   [7:0] tmp_139_fu_5465_p4;
wire   [22:0] trunc_ln28_90_fu_5475_p1;
wire   [0:0] icmp_ln28_177_fu_5503_p2;
wire   [0:0] icmp_ln28_176_fu_5497_p2;
wire   [0:0] or_ln28_87_fu_5491_p2;
wire   [0:0] or_ln28_88_fu_5509_p2;
wire   [0:0] and_ln28_87_fu_5515_p2;
wire   [0:0] and_ln28_88_fu_5521_p2;
wire   [31:0] bitcast_ln28_89_fu_5536_p1;
wire   [31:0] bitcast_ln28_90_fu_5554_p1;
wire   [7:0] tmp_141_fu_5540_p4;
wire   [22:0] trunc_ln28_91_fu_5550_p1;
wire   [0:0] icmp_ln28_179_fu_5578_p2;
wire   [0:0] icmp_ln28_178_fu_5572_p2;
wire   [7:0] tmp_142_fu_5558_p4;
wire   [22:0] trunc_ln28_92_fu_5568_p1;
wire   [0:0] icmp_ln28_181_fu_5596_p2;
wire   [0:0] icmp_ln28_180_fu_5590_p2;
wire   [0:0] or_ln28_89_fu_5584_p2;
wire   [0:0] or_ln28_90_fu_5602_p2;
wire   [0:0] and_ln28_89_fu_5608_p2;
wire   [0:0] and_ln28_90_fu_5614_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state6;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(conv_1_out_0_q0),
    .din1(grp_fu_855_p1),
    .opcode(5'd2),
    .dout(grp_fu_855_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U2(
    .din0(grp_fu_861_p0),
    .din1(grp_fu_861_p1),
    .opcode(5'd2),
    .dout(grp_fu_861_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U3(
    .din0(grp_fu_866_p0),
    .din1(grp_fu_866_p1),
    .opcode(5'd2),
    .dout(grp_fu_866_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U4(
    .din0(grp_fu_872_p0),
    .din1(grp_fu_872_p1),
    .opcode(5'd2),
    .dout(grp_fu_872_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U5(
    .din0(grp_fu_877_p0),
    .din1(grp_fu_877_p1),
    .opcode(5'd2),
    .dout(grp_fu_877_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U6(
    .din0(grp_fu_883_p0),
    .din1(grp_fu_883_p1),
    .opcode(5'd2),
    .dout(grp_fu_883_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U7(
    .din0(grp_fu_888_p0),
    .din1(grp_fu_888_p1),
    .opcode(5'd2),
    .dout(grp_fu_888_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U8(
    .din0(grp_fu_894_p0),
    .din1(grp_fu_894_p1),
    .opcode(5'd2),
    .dout(grp_fu_894_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U9(
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .opcode(5'd2),
    .dout(grp_fu_899_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U10(
    .din0(grp_fu_905_p0),
    .din1(grp_fu_905_p1),
    .opcode(5'd2),
    .dout(grp_fu_905_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U11(
    .din0(grp_fu_911_p0),
    .din1(grp_fu_911_p1),
    .opcode(5'd2),
    .dout(grp_fu_911_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U12(
    .din0(grp_fu_917_p0),
    .din1(grp_fu_917_p1),
    .opcode(5'd2),
    .dout(grp_fu_917_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U13(
    .din0(grp_fu_923_p0),
    .din1(grp_fu_923_p1),
    .opcode(5'd2),
    .dout(grp_fu_923_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U14(
    .din0(grp_fu_929_p0),
    .din1(grp_fu_929_p1),
    .opcode(5'd2),
    .dout(grp_fu_929_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U15(
    .din0(grp_fu_935_p0),
    .din1(grp_fu_935_p1),
    .opcode(5'd2),
    .dout(grp_fu_935_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U16(
    .din0(grp_fu_941_p0),
    .din1(grp_fu_941_p1),
    .opcode(5'd2),
    .dout(grp_fu_941_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U17(
    .din0(grp_fu_947_p0),
    .din1(grp_fu_947_p1),
    .opcode(5'd2),
    .dout(grp_fu_947_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U18(
    .din0(conv_1_out_7_q1),
    .din1(select_ln28_33_fu_3961_p3),
    .opcode(5'd2),
    .dout(tmp_96_fu_961_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_833 <= select_ln28_53_reg_5645;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_833 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_822 <= add_ln10_reg_5633;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_822 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_844 <= r_reg_6094;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_844 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln10_reg_5633 <= add_ln10_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_5629 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln28_7_reg_5817 <= add_ln28_7_fu_1455_p2;
        select_ln28_13_reg_5896 <= select_ln28_13_fu_1913_p3;
        select_ln28_16_reg_5903 <= select_ln28_16_fu_1963_p3;
        select_ln28_1_reg_5797 <= select_ln28_1_fu_1377_p3;
        select_ln28_20_reg_5910 <= select_ln28_20_fu_2013_p3;
        select_ln28_24_reg_5917 <= select_ln28_24_fu_2063_p3;
        select_ln28_28_reg_5924 <= select_ln28_28_fu_2113_p3;
        select_ln28_32_reg_5931 <= select_ln28_32_fu_2163_p3;
        select_ln28_36_reg_5938 <= select_ln28_36_fu_2213_p3;
        select_ln28_40_reg_5945 <= select_ln28_40_fu_2263_p3;
        select_ln28_44_reg_5952 <= select_ln28_44_fu_2313_p3;
        select_ln28_48_reg_5959 <= select_ln28_48_fu_2363_p3;
        select_ln28_5_reg_5882 <= select_ln28_5_fu_1627_p3;
        select_ln28_9_reg_5889 <= select_ln28_9_fu_1770_p3;
        sext_ln28_5_reg_5809 <= sext_ln28_5_fu_1441_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_5629 <= icmp_ln10_fu_985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln25_reg_5760[4 : 1] <= or_ln25_fu_1188_p2[4 : 1];
        select_ln28_52_reg_5638 <= select_ln28_52_fu_1009_p3;
        sext_ln28_2_reg_5664 <= sext_ln28_2_fu_1123_p1;
        sext_ln28_3_reg_5672 <= sext_ln28_3_fu_1165_p1;
        zext_ln14_1_reg_5652[5 : 0] <= zext_ln14_1_fu_1025_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        r_reg_6094 <= r_fu_4061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln10_reg_5629 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_979 <= conv_1_out_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln28_18_reg_6059 <= select_ln28_18_fu_3321_p3;
        select_ln28_22_reg_6066 <= select_ln28_22_fu_3504_p3;
        select_ln28_26_reg_6073 <= select_ln28_26_fu_3687_p3;
        select_ln28_30_reg_6080 <= select_ln28_30_fu_3870_p3;
        select_ln28_34_reg_6087 <= select_ln28_34_fu_4053_p3;
        zext_ln35_1_reg_5966[9 : 0] <= zext_ln35_1_fu_2391_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln28_53_reg_5645 <= select_ln28_53_fu_1017_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_985_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_837_p4 = select_ln28_53_reg_5645;
    end else begin
        ap_phi_mux_f_0_phi_fu_837_p4 = f_0_reg_833;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_826_p4 = add_ln10_reg_5633;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_826_p4 = indvar_flatten_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_848_p4 = r_reg_6094;
    end else begin
        ap_phi_mux_r_0_phi_fu_848_p4 = r_0_reg_844;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_0_address0 = sext_ln28_5_reg_5809;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_0_address0 = 'bx;
        end
    end else begin
        conv_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_0_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address1 = sext_ln28_2_reg_5664;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address1 = sext_ln28_3_fu_1165_p1;
        end else begin
            conv_1_out_0_address1 = 'bx;
        end
    end else begin
        conv_1_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_0_ce0 = 1'b1;
    end else begin
        conv_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_0_ce1 = 1'b1;
    end else begin
        conv_1_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_1_address0 = sext_ln28_3_reg_5672;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_1_address0 = 'bx;
        end
    end else begin
        conv_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_1_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address1 = sext_ln28_5_fu_1441_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address1 = sext_ln28_2_fu_1123_p1;
        end else begin
            conv_1_out_1_address1 = 'bx;
        end
    end else begin
        conv_1_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_1_ce0 = 1'b1;
    end else begin
        conv_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_1_ce1 = 1'b1;
    end else begin
        conv_1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_2_address0 = sext_ln28_5_reg_5809;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_2_address0 = 'bx;
        end
    end else begin
        conv_1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_2_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address1 = sext_ln28_2_reg_5664;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address1 = sext_ln28_3_fu_1165_p1;
        end else begin
            conv_1_out_2_address1 = 'bx;
        end
    end else begin
        conv_1_out_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_2_ce0 = 1'b1;
    end else begin
        conv_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_2_ce1 = 1'b1;
    end else begin
        conv_1_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_3_address0 = sext_ln28_3_reg_5672;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_3_address0 = 'bx;
        end
    end else begin
        conv_1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_3_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address1 = sext_ln28_5_fu_1441_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address1 = sext_ln28_2_fu_1123_p1;
        end else begin
            conv_1_out_3_address1 = 'bx;
        end
    end else begin
        conv_1_out_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_3_ce0 = 1'b1;
    end else begin
        conv_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_3_ce1 = 1'b1;
    end else begin
        conv_1_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_4_address0 = sext_ln28_5_reg_5809;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_4_address0 = 'bx;
        end
    end else begin
        conv_1_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_4_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address1 = sext_ln28_2_reg_5664;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address1 = sext_ln28_3_fu_1165_p1;
        end else begin
            conv_1_out_4_address1 = 'bx;
        end
    end else begin
        conv_1_out_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_4_ce0 = 1'b1;
    end else begin
        conv_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_4_ce1 = 1'b1;
    end else begin
        conv_1_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_5_address0 = sext_ln28_3_reg_5672;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_5_address0 = 'bx;
        end
    end else begin
        conv_1_out_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_5_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address1 = sext_ln28_5_fu_1441_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address1 = sext_ln28_2_fu_1123_p1;
        end else begin
            conv_1_out_5_address1 = 'bx;
        end
    end else begin
        conv_1_out_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_5_ce0 = 1'b1;
    end else begin
        conv_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_5_ce1 = 1'b1;
    end else begin
        conv_1_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_6_address0 = sext_ln28_5_reg_5809;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_6_address0 = 'bx;
        end
    end else begin
        conv_1_out_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_6_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address1 = sext_ln28_2_reg_5664;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address1 = sext_ln28_3_fu_1165_p1;
        end else begin
            conv_1_out_6_address1 = 'bx;
        end
    end else begin
        conv_1_out_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_6_ce0 = 1'b1;
    end else begin
        conv_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_6_ce1 = 1'b1;
    end else begin
        conv_1_out_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_7_address0 = sext_ln28_3_reg_5672;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address0 = sext_ln28_4_fu_1418_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address0 = sext_ln28_1_fu_1099_p1;
        end else begin
            conv_1_out_7_address0 = 'bx;
        end
    end else begin
        conv_1_out_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_out_7_address1 = sext_ln28_6_fu_2399_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address1 = sext_ln28_5_fu_1441_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address1 = sext_ln28_2_fu_1123_p1;
        end else begin
            conv_1_out_7_address1 = 'bx;
        end
    end else begin
        conv_1_out_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_7_ce0 = 1'b1;
    end else begin
        conv_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_7_ce1 = 1'b1;
    end else begin
        conv_1_out_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address0 = zext_ln28_3_fu_1237_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address0 = zext_ln28_2_fu_1183_p1;
        end else begin
            conv_1_out_8_address0 = 'bx;
        end
    end else begin
        conv_1_out_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address1 = zext_ln28_7_fu_1487_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address1 = zext_ln28_6_fu_1202_p1;
        end else begin
            conv_1_out_8_address1 = 'bx;
        end
    end else begin
        conv_1_out_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_8_ce0 = 1'b1;
    end else begin
        conv_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_8_ce1 = 1'b1;
    end else begin
        conv_1_out_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_855_p1 = select_ln28_18_reg_6059;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_855_p1 = select_ln28_1_reg_5797;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_855_p1 = 32'd8388608;
    end else begin
        grp_fu_855_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_861_p0 = conv_1_out_2_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_861_p0 = conv_1_out_1_q0;
    end else begin
        grp_fu_861_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_861_p1 = select_ln28_22_reg_6066;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_861_p1 = select_ln28_2_fu_2493_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_861_p1 = select_ln28_fu_1284_p3;
    end else begin
        grp_fu_861_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p0 = conv_1_out_4_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_866_p0 = conv_1_out_2_q0;
    end else begin
        grp_fu_866_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p1 = select_ln28_26_reg_6073;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_866_p1 = select_ln28_5_reg_5882;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_866_p1 = 32'd8388608;
    end else begin
        grp_fu_866_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_872_p0 = conv_1_out_6_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_872_p0 = conv_1_out_3_q0;
    end else begin
        grp_fu_872_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_872_p1 = select_ln28_30_reg_6080;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_872_p1 = select_ln28_6_fu_2677_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_872_p1 = select_ln28_4_fu_1534_p3;
    end else begin
        grp_fu_872_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_877_p0 = reg_979;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_877_p0 = conv_1_out_4_q0;
    end else begin
        grp_fu_877_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_877_p1 = select_ln28_34_reg_6087;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_877_p1 = select_ln28_9_reg_5889;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_877_p1 = 32'd8388608;
    end else begin
        grp_fu_877_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_883_p0 = conv_1_out_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_883_p0 = conv_1_out_5_q0;
    end else begin
        grp_fu_883_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_883_p1 = select_ln28_36_reg_5938;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_883_p1 = select_ln28_10_fu_2861_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_883_p1 = select_ln28_8_fu_1677_p3;
    end else begin
        grp_fu_883_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_888_p0 = conv_1_out_0_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_888_p0 = conv_1_out_6_q0;
    end else begin
        grp_fu_888_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_888_p1 = select_ln28_37_fu_4604_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_888_p1 = select_ln28_13_reg_5896;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_888_p1 = 32'd8388608;
    end else begin
        grp_fu_888_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_894_p0 = conv_1_out_1_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_894_p0 = conv_1_out_7_q0;
    end else begin
        grp_fu_894_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_894_p1 = select_ln28_38_fu_4696_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_894_p1 = select_ln28_14_fu_3045_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_894_p1 = select_ln28_12_fu_1820_p3;
    end else begin
        grp_fu_894_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_899_p0 = conv_1_out_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_899_p0 = conv_1_out_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_899_p0 = conv_1_out_8_q0;
    end else begin
        grp_fu_899_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_899_p1 = select_ln28_40_reg_5945;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_899_p1 = select_ln28_16_reg_5903;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_899_p1 = 32'd8388608;
    end else begin
        grp_fu_899_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_905_p0 = conv_1_out_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = reg_979;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_905_p0 = conv_1_out_1_q1;
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_905_p1 = select_ln28_41_fu_4881_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p1 = select_ln28_17_fu_3229_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_905_p1 = 32'd8388608;
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_911_p0 = conv_1_out_2_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_911_p0 = conv_1_out_3_q1;
    end else begin
        grp_fu_911_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_911_p1 = select_ln28_42_fu_4973_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_911_p1 = select_ln28_20_reg_5910;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_911_p1 = 32'd8388608;
    end else begin
        grp_fu_911_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p0 = conv_1_out_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = conv_1_out_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p0 = conv_1_out_5_q1;
    end else begin
        grp_fu_917_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p1 = select_ln28_44_reg_5952;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = select_ln28_21_fu_3412_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p1 = 32'd8388608;
    end else begin
        grp_fu_917_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_923_p0 = conv_1_out_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p0 = conv_1_out_7_q1;
    end else begin
        grp_fu_923_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_p1 = select_ln28_45_fu_5158_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_923_p1 = select_ln28_24_reg_5917;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p1 = 32'd8388608;
    end else begin
        grp_fu_923_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_929_p0 = conv_1_out_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_929_p0 = conv_1_out_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_929_p0 = conv_1_out_0_q1;
    end else begin
        grp_fu_929_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_929_p1 = select_ln28_46_fu_5250_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_929_p1 = select_ln28_25_fu_3595_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_929_p1 = 32'd8388608;
    end else begin
        grp_fu_929_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_935_p0 = conv_1_out_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_935_p0 = conv_1_out_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_935_p0 = conv_1_out_2_q1;
    end else begin
        grp_fu_935_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_935_p1 = select_ln28_48_reg_5959;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_935_p1 = select_ln28_28_reg_5924;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_935_p1 = 32'd8388608;
    end else begin
        grp_fu_935_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_941_p0 = conv_1_out_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_941_p0 = conv_1_out_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_941_p0 = conv_1_out_4_q1;
    end else begin
        grp_fu_941_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_941_p1 = select_ln28_49_fu_5435_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_941_p1 = select_ln28_29_fu_3778_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_941_p1 = 32'd8388608;
    end else begin
        grp_fu_941_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_947_p0 = conv_1_out_7_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_947_p0 = conv_1_out_8_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_947_p0 = conv_1_out_6_q1;
    end else begin
        grp_fu_947_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_947_p1 = select_ln28_50_fu_5527_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_947_p1 = select_ln28_32_reg_5931;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_947_p1 = 32'd8388608;
    end else begin
        grp_fu_947_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_0_ce0 = 1'b1;
    end else begin
        max_pool_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_0_we0 = 1'b1;
    end else begin
        max_pool_1_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_10_ce0 = 1'b1;
    end else begin
        max_pool_1_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_ce0 = 1'b1;
    end else begin
        max_pool_1_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_12_ce0 = 1'b1;
    end else begin
        max_pool_1_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_1_ce0 = 1'b1;
    end else begin
        max_pool_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_2_ce0 = 1'b1;
    end else begin
        max_pool_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_3_ce0 = 1'b1;
    end else begin
        max_pool_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_5629 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_1_out_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_4_ce0 = 1'b1;
    end else begin
        max_pool_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_5_ce0 = 1'b1;
    end else begin
        max_pool_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_6_ce0 = 1'b1;
    end else begin
        max_pool_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_7_ce0 = 1'b1;
    end else begin
        max_pool_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_8_ce0 = 1'b1;
    end else begin
        max_pool_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_9_ce0 = 1'b1;
    end else begin
        max_pool_1_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5629 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_985_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_985_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_991_p2 = (ap_phi_mux_indvar_flatten_phi_fu_826_p4 + 9'd1);

assign add_ln28_1_fu_1131_p2 = ($signed(14'd64) + $signed(sext_ln28_fu_1067_p1));

assign add_ln28_2_fu_1231_p2 = (zext_ln14_fu_1207_p1 + tmp_155_cast_fu_1223_p3);

assign add_ln28_3_fu_1413_p2 = (zext_ln14_1_reg_5652 + sub_ln28_1_fu_1407_p2);

assign add_ln28_4_fu_1430_p2 = (13'd32 + sub_ln28_1_fu_1407_p2);

assign add_ln28_5_fu_1436_p2 = (zext_ln14_1_reg_5652 + add_ln28_4_fu_1430_p2);

assign add_ln28_6_fu_1449_p2 = (13'd64 + sub_ln28_1_fu_1407_p2);

assign add_ln28_7_fu_1455_p2 = (zext_ln14_1_reg_5652 + add_ln28_6_fu_1449_p2);

assign add_ln28_8_fu_1481_p2 = (zext_ln14_fu_1207_p1 + tmp_160_cast_fu_1473_p3);

assign add_ln28_fu_1117_p2 = (zext_ln14_1_fu_1025_p1 + or_ln28_92_fu_1111_p2);

assign add_ln35_fu_2385_p2 = (zext_ln14_2_fu_2371_p1 + zext_ln35_fu_2381_p1);

assign and_ln28_10_fu_2665_p2 = (or_ln28_11_fu_2659_p2 & or_ln28_10_fu_2641_p2);

assign and_ln28_11_fu_2671_p2 = (grp_fu_866_p2 & and_ln28_10_fu_2665_p2);

assign and_ln28_12_fu_2757_p2 = (or_ln28_13_fu_2751_p2 & or_ln28_12_fu_2733_p2);

assign and_ln28_13_fu_2763_p2 = (grp_fu_872_p2 & and_ln28_12_fu_2757_p2);

assign and_ln28_14_fu_1671_p2 = (or_ln28_14_fu_1665_p2 & grp_fu_877_p2);

assign and_ln28_15_fu_1758_p2 = (or_ln28_16_fu_1752_p2 & or_ln28_15_fu_1734_p2);

assign and_ln28_16_fu_1764_p2 = (grp_fu_883_p2 & and_ln28_15_fu_1758_p2);

assign and_ln28_17_fu_2849_p2 = (or_ln28_18_fu_2843_p2 & or_ln28_17_fu_2825_p2);

assign and_ln28_18_fu_2855_p2 = (grp_fu_877_p2 & and_ln28_17_fu_2849_p2);

assign and_ln28_19_fu_2941_p2 = (or_ln28_20_fu_2935_p2 & or_ln28_19_fu_2917_p2);

assign and_ln28_1_fu_1365_p2 = (or_ln28_2_fu_1359_p2 & or_ln28_1_fu_1341_p2);

assign and_ln28_20_fu_2947_p2 = (grp_fu_883_p2 & and_ln28_19_fu_2941_p2);

assign and_ln28_21_fu_1814_p2 = (or_ln28_21_fu_1808_p2 & grp_fu_888_p2);

assign and_ln28_22_fu_1901_p2 = (or_ln28_23_fu_1895_p2 & or_ln28_22_fu_1877_p2);

assign and_ln28_23_fu_1907_p2 = (grp_fu_894_p2 & and_ln28_22_fu_1901_p2);

assign and_ln28_24_fu_3033_p2 = (or_ln28_25_fu_3027_p2 & or_ln28_24_fu_3009_p2);

assign and_ln28_25_fu_3039_p2 = (grp_fu_888_p2 & and_ln28_24_fu_3033_p2);

assign and_ln28_26_fu_3125_p2 = (or_ln28_27_fu_3119_p2 & or_ln28_26_fu_3101_p2);

assign and_ln28_27_fu_3131_p2 = (grp_fu_894_p2 & and_ln28_26_fu_3125_p2);

assign and_ln28_28_fu_1957_p2 = (or_ln28_28_fu_1951_p2 & grp_fu_899_p2);

assign and_ln28_29_fu_3217_p2 = (or_ln28_30_fu_3211_p2 & or_ln28_29_fu_3193_p2);

assign and_ln28_2_fu_1371_p2 = (grp_fu_861_p2 & and_ln28_1_fu_1365_p2);

assign and_ln28_30_fu_3223_p2 = (grp_fu_899_p2 & and_ln28_29_fu_3217_p2);

assign and_ln28_31_fu_3309_p2 = (or_ln28_32_fu_3303_p2 & or_ln28_31_fu_3285_p2);

assign and_ln28_32_fu_3315_p2 = (grp_fu_905_p2 & and_ln28_31_fu_3309_p2);

assign and_ln28_33_fu_4137_p2 = (or_ln28_34_fu_4131_p2 & or_ln28_33_fu_4113_p2);

assign and_ln28_34_fu_4143_p2 = (grp_fu_855_p2 & and_ln28_33_fu_4137_p2);

assign and_ln28_35_fu_2007_p2 = (or_ln28_35_fu_2001_p2 & grp_fu_905_p2);

assign and_ln28_36_fu_3400_p2 = (or_ln28_37_fu_3394_p2 & or_ln28_36_fu_3376_p2);

assign and_ln28_37_fu_3406_p2 = (grp_fu_911_p2 & and_ln28_36_fu_3400_p2);

assign and_ln28_38_fu_3492_p2 = (or_ln28_39_fu_3486_p2 & or_ln28_38_fu_3468_p2);

assign and_ln28_39_fu_3498_p2 = (grp_fu_917_p2 & and_ln28_38_fu_3492_p2);

assign and_ln28_3_fu_2481_p2 = (or_ln28_4_fu_2475_p2 & or_ln28_3_fu_2457_p2);

assign and_ln28_40_fu_4228_p2 = (or_ln28_41_fu_4222_p2 & or_ln28_40_fu_4204_p2);

assign and_ln28_41_fu_4234_p2 = (grp_fu_861_p2 & and_ln28_40_fu_4228_p2);

assign and_ln28_42_fu_2057_p2 = (or_ln28_42_fu_2051_p2 & grp_fu_911_p2);

assign and_ln28_43_fu_3583_p2 = (or_ln28_44_fu_3577_p2 & or_ln28_43_fu_3559_p2);

assign and_ln28_44_fu_3589_p2 = (grp_fu_923_p2 & and_ln28_43_fu_3583_p2);

assign and_ln28_45_fu_3675_p2 = (or_ln28_46_fu_3669_p2 & or_ln28_45_fu_3651_p2);

assign and_ln28_46_fu_3681_p2 = (grp_fu_929_p2 & and_ln28_45_fu_3675_p2);

assign and_ln28_47_fu_4319_p2 = (or_ln28_48_fu_4313_p2 & or_ln28_47_fu_4295_p2);

assign and_ln28_48_fu_4325_p2 = (grp_fu_866_p2 & and_ln28_47_fu_4319_p2);

assign and_ln28_49_fu_2107_p2 = (or_ln28_49_fu_2101_p2 & grp_fu_917_p2);

assign and_ln28_4_fu_2487_p2 = (grp_fu_855_p2 & and_ln28_3_fu_2481_p2);

assign and_ln28_50_fu_3766_p2 = (or_ln28_51_fu_3760_p2 & or_ln28_50_fu_3742_p2);

assign and_ln28_51_fu_3772_p2 = (grp_fu_935_p2 & and_ln28_50_fu_3766_p2);

assign and_ln28_52_fu_3858_p2 = (or_ln28_53_fu_3852_p2 & or_ln28_52_fu_3834_p2);

assign and_ln28_53_fu_3864_p2 = (grp_fu_941_p2 & and_ln28_52_fu_3858_p2);

assign and_ln28_54_fu_4410_p2 = (or_ln28_55_fu_4404_p2 & or_ln28_54_fu_4386_p2);

assign and_ln28_55_fu_4416_p2 = (grp_fu_872_p2 & and_ln28_54_fu_4410_p2);

assign and_ln28_56_fu_2157_p2 = (or_ln28_56_fu_2151_p2 & grp_fu_923_p2);

assign and_ln28_57_fu_3949_p2 = (or_ln28_58_fu_3943_p2 & or_ln28_57_fu_3925_p2);

assign and_ln28_58_fu_3955_p2 = (grp_fu_947_p2 & and_ln28_57_fu_3949_p2);

assign and_ln28_59_fu_4041_p2 = (or_ln28_60_fu_4035_p2 & or_ln28_59_fu_4017_p2);

assign and_ln28_5_fu_2573_p2 = (or_ln28_6_fu_2567_p2 & or_ln28_5_fu_2549_p2);

assign and_ln28_60_fu_4047_p2 = (tmp_96_fu_961_p2 & and_ln28_59_fu_4041_p2);

assign and_ln28_61_fu_4501_p2 = (or_ln28_62_fu_4495_p2 & or_ln28_61_fu_4477_p2);

assign and_ln28_62_fu_4507_p2 = (grp_fu_877_p2 & and_ln28_61_fu_4501_p2);

assign and_ln28_63_fu_2207_p2 = (or_ln28_63_fu_2201_p2 & grp_fu_929_p2);

assign and_ln28_64_fu_4592_p2 = (or_ln28_65_fu_4586_p2 & or_ln28_64_fu_4568_p2);

assign and_ln28_65_fu_4598_p2 = (grp_fu_883_p2 & and_ln28_64_fu_4592_p2);

assign and_ln28_66_fu_4684_p2 = (or_ln28_67_fu_4678_p2 & or_ln28_66_fu_4660_p2);

assign and_ln28_67_fu_4690_p2 = (grp_fu_888_p2 & and_ln28_66_fu_4684_p2);

assign and_ln28_68_fu_4777_p2 = (or_ln28_69_fu_4771_p2 & or_ln28_68_fu_4753_p2);

assign and_ln28_69_fu_4783_p2 = (grp_fu_894_p2 & and_ln28_68_fu_4777_p2);

assign and_ln28_6_fu_2579_p2 = (grp_fu_861_p2 & and_ln28_5_fu_2573_p2);

assign and_ln28_70_fu_2257_p2 = (or_ln28_70_fu_2251_p2 & grp_fu_935_p2);

assign and_ln28_71_fu_4869_p2 = (or_ln28_72_fu_4863_p2 & or_ln28_71_fu_4845_p2);

assign and_ln28_72_fu_4875_p2 = (grp_fu_899_p2 & and_ln28_71_fu_4869_p2);

assign and_ln28_73_fu_4961_p2 = (or_ln28_74_fu_4955_p2 & or_ln28_73_fu_4937_p2);

assign and_ln28_74_fu_4967_p2 = (grp_fu_905_p2 & and_ln28_73_fu_4961_p2);

assign and_ln28_75_fu_5054_p2 = (or_ln28_76_fu_5048_p2 & or_ln28_75_fu_5030_p2);

assign and_ln28_76_fu_5060_p2 = (grp_fu_911_p2 & and_ln28_75_fu_5054_p2);

assign and_ln28_77_fu_2307_p2 = (or_ln28_77_fu_2301_p2 & grp_fu_941_p2);

assign and_ln28_78_fu_5146_p2 = (or_ln28_79_fu_5140_p2 & or_ln28_78_fu_5122_p2);

assign and_ln28_79_fu_5152_p2 = (grp_fu_917_p2 & and_ln28_78_fu_5146_p2);

assign and_ln28_7_fu_1528_p2 = (or_ln28_7_fu_1522_p2 & grp_fu_866_p2);

assign and_ln28_80_fu_5238_p2 = (or_ln28_81_fu_5232_p2 & or_ln28_80_fu_5214_p2);

assign and_ln28_81_fu_5244_p2 = (grp_fu_923_p2 & and_ln28_80_fu_5238_p2);

assign and_ln28_82_fu_5331_p2 = (or_ln28_83_fu_5325_p2 & or_ln28_82_fu_5307_p2);

assign and_ln28_83_fu_5337_p2 = (grp_fu_929_p2 & and_ln28_82_fu_5331_p2);

assign and_ln28_84_fu_2357_p2 = (or_ln28_84_fu_2351_p2 & grp_fu_947_p2);

assign and_ln28_85_fu_5423_p2 = (or_ln28_86_fu_5417_p2 & or_ln28_85_fu_5399_p2);

assign and_ln28_86_fu_5429_p2 = (grp_fu_935_p2 & and_ln28_85_fu_5423_p2);

assign and_ln28_87_fu_5515_p2 = (or_ln28_88_fu_5509_p2 & or_ln28_87_fu_5491_p2);

assign and_ln28_88_fu_5521_p2 = (grp_fu_941_p2 & and_ln28_87_fu_5515_p2);

assign and_ln28_89_fu_5608_p2 = (or_ln28_90_fu_5602_p2 & or_ln28_89_fu_5584_p2);

assign and_ln28_8_fu_1615_p2 = (or_ln28_9_fu_1609_p2 & or_ln28_8_fu_1591_p2);

assign and_ln28_90_fu_5614_p2 = (grp_fu_947_p2 & and_ln28_89_fu_5608_p2);

assign and_ln28_9_fu_1621_p2 = (grp_fu_872_p2 & and_ln28_8_fu_1615_p2);

assign and_ln28_fu_1278_p2 = (or_ln28_fu_1272_p2 & grp_fu_855_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln28_10_fu_2594_p1 = conv_1_out_2_q0;

assign bitcast_ln28_11_fu_2612_p1 = select_ln28_5_reg_5882;

assign bitcast_ln28_12_fu_2685_p1 = conv_1_out_3_q0;

assign bitcast_ln28_13_fu_2703_p1 = select_ln28_6_fu_2677_p3;

assign bitcast_ln28_14_fu_1635_p1 = conv_1_out_4_q0;

assign bitcast_ln28_15_fu_1686_p1 = conv_1_out_5_q0;

assign bitcast_ln28_16_fu_1704_p1 = select_ln28_8_fu_1677_p3;

assign bitcast_ln28_17_fu_2778_p1 = conv_1_out_4_q0;

assign bitcast_ln28_18_fu_2796_p1 = select_ln28_9_reg_5889;

assign bitcast_ln28_19_fu_2869_p1 = conv_1_out_5_q0;

assign bitcast_ln28_1_fu_1293_p1 = conv_1_out_1_q0;

assign bitcast_ln28_20_fu_2887_p1 = select_ln28_10_fu_2861_p3;

assign bitcast_ln28_21_fu_1778_p1 = conv_1_out_6_q0;

assign bitcast_ln28_22_fu_1829_p1 = conv_1_out_7_q0;

assign bitcast_ln28_23_fu_1847_p1 = select_ln28_12_fu_1820_p3;

assign bitcast_ln28_24_fu_2962_p1 = conv_1_out_6_q0;

assign bitcast_ln28_25_fu_2980_p1 = select_ln28_13_reg_5896;

assign bitcast_ln28_26_fu_3053_p1 = conv_1_out_7_q0;

assign bitcast_ln28_27_fu_3071_p1 = select_ln28_14_fu_3045_p3;

assign bitcast_ln28_28_fu_1921_p1 = conv_1_out_8_q0;

assign bitcast_ln28_29_fu_3146_p1 = conv_1_out_0_q1;

assign bitcast_ln28_2_fu_1311_p1 = select_ln28_fu_1284_p3;

assign bitcast_ln28_30_fu_3164_p1 = select_ln28_16_reg_5903;

assign bitcast_ln28_31_fu_3237_p1 = reg_979;

assign bitcast_ln28_32_fu_3255_p1 = select_ln28_17_fu_3229_p3;

assign bitcast_ln28_33_fu_4066_p1 = conv_1_out_0_q0;

assign bitcast_ln28_34_fu_4084_p1 = select_ln28_18_reg_6059;

assign bitcast_ln28_35_fu_1971_p1 = conv_1_out_1_q1;

assign bitcast_ln28_36_fu_3329_p1 = conv_1_out_2_q1;

assign bitcast_ln28_37_fu_3347_p1 = select_ln28_20_reg_5910;

assign bitcast_ln28_38_fu_3420_p1 = conv_1_out_1_q1;

assign bitcast_ln28_39_fu_3438_p1 = select_ln28_21_fu_3412_p3;

assign bitcast_ln28_3_fu_2410_p1 = conv_1_out_0_q0;

assign bitcast_ln28_40_fu_4157_p1 = conv_1_out_2_q0;

assign bitcast_ln28_41_fu_4175_p1 = select_ln28_22_reg_6066;

assign bitcast_ln28_42_fu_2021_p1 = conv_1_out_3_q1;

assign bitcast_ln28_43_fu_3512_p1 = conv_1_out_4_q1;

assign bitcast_ln28_44_fu_3530_p1 = select_ln28_24_reg_5917;

assign bitcast_ln28_45_fu_3603_p1 = conv_1_out_3_q1;

assign bitcast_ln28_46_fu_3621_p1 = select_ln28_25_fu_3595_p3;

assign bitcast_ln28_47_fu_4248_p1 = conv_1_out_4_q0;

assign bitcast_ln28_48_fu_4266_p1 = select_ln28_26_reg_6073;

assign bitcast_ln28_49_fu_2071_p1 = conv_1_out_5_q1;

assign bitcast_ln28_4_fu_2428_p1 = select_ln28_1_reg_5797;

assign bitcast_ln28_50_fu_3695_p1 = conv_1_out_6_q1;

assign bitcast_ln28_51_fu_3713_p1 = select_ln28_28_reg_5924;

assign bitcast_ln28_52_fu_3786_p1 = conv_1_out_5_q1;

assign bitcast_ln28_53_fu_3804_p1 = select_ln28_29_fu_3778_p3;

assign bitcast_ln28_54_fu_4339_p1 = conv_1_out_6_q0;

assign bitcast_ln28_55_fu_4357_p1 = select_ln28_30_reg_6080;

assign bitcast_ln28_56_fu_2121_p1 = conv_1_out_7_q1;

assign bitcast_ln28_57_fu_3878_p1 = conv_1_out_8_q0;

assign bitcast_ln28_58_fu_3896_p1 = select_ln28_32_reg_5931;

assign bitcast_ln28_59_fu_3969_p1 = conv_1_out_7_q1;

assign bitcast_ln28_5_fu_2501_p1 = conv_1_out_1_q0;

assign bitcast_ln28_60_fu_3987_p1 = select_ln28_33_fu_3961_p3;

assign bitcast_ln28_61_fu_4430_p1 = reg_979;

assign bitcast_ln28_62_fu_4448_p1 = select_ln28_34_reg_6087;

assign bitcast_ln28_63_fu_2171_p1 = conv_1_out_0_q1;

assign bitcast_ln28_64_fu_4521_p1 = conv_1_out_1_q0;

assign bitcast_ln28_65_fu_4539_p1 = select_ln28_36_reg_5938;

assign bitcast_ln28_66_fu_4612_p1 = conv_1_out_0_q1;

assign bitcast_ln28_67_fu_4630_p1 = select_ln28_37_fu_4604_p3;

assign bitcast_ln28_68_fu_4705_p1 = conv_1_out_1_q1;

assign bitcast_ln28_69_fu_4723_p1 = select_ln28_38_fu_4696_p3;

assign bitcast_ln28_6_fu_2519_p1 = select_ln28_2_fu_2493_p3;

assign bitcast_ln28_70_fu_2221_p1 = conv_1_out_2_q1;

assign bitcast_ln28_71_fu_4798_p1 = conv_1_out_3_q0;

assign bitcast_ln28_72_fu_4816_p1 = select_ln28_40_reg_5945;

assign bitcast_ln28_73_fu_4889_p1 = conv_1_out_2_q1;

assign bitcast_ln28_74_fu_4907_p1 = select_ln28_41_fu_4881_p3;

assign bitcast_ln28_75_fu_4982_p1 = conv_1_out_3_q1;

assign bitcast_ln28_76_fu_5000_p1 = select_ln28_42_fu_4973_p3;

assign bitcast_ln28_77_fu_2271_p1 = conv_1_out_4_q1;

assign bitcast_ln28_78_fu_5075_p1 = conv_1_out_5_q0;

assign bitcast_ln28_79_fu_5093_p1 = select_ln28_44_reg_5952;

assign bitcast_ln28_7_fu_1492_p1 = conv_1_out_2_q0;

assign bitcast_ln28_80_fu_5166_p1 = conv_1_out_4_q1;

assign bitcast_ln28_81_fu_5184_p1 = select_ln28_45_fu_5158_p3;

assign bitcast_ln28_82_fu_5259_p1 = conv_1_out_5_q1;

assign bitcast_ln28_83_fu_5277_p1 = select_ln28_46_fu_5250_p3;

assign bitcast_ln28_84_fu_2321_p1 = conv_1_out_6_q1;

assign bitcast_ln28_85_fu_5352_p1 = conv_1_out_7_q0;

assign bitcast_ln28_86_fu_5370_p1 = select_ln28_48_reg_5959;

assign bitcast_ln28_87_fu_5443_p1 = conv_1_out_6_q1;

assign bitcast_ln28_88_fu_5461_p1 = select_ln28_49_fu_5435_p3;

assign bitcast_ln28_89_fu_5536_p1 = conv_1_out_7_q1;

assign bitcast_ln28_8_fu_1543_p1 = conv_1_out_3_q0;

assign bitcast_ln28_90_fu_5554_p1 = select_ln28_50_fu_5527_p3;

assign bitcast_ln28_9_fu_1561_p1 = select_ln28_4_fu_1534_p3;

assign bitcast_ln28_fu_1242_p1 = conv_1_out_0_q0;

assign f_fu_997_p2 = (6'd1 + ap_phi_mux_f_0_phi_fu_837_p4);

assign icmp_ln10_fu_985_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_826_p4 == 9'd416) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1003_p2 = ((ap_phi_mux_r_0_phi_fu_848_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln28_100_fu_3730_p2 = ((tmp_80_fu_3699_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_101_fu_3736_p2 = ((trunc_ln28_52_fu_3709_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_102_fu_3748_p2 = ((tmp_81_fu_3716_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_103_fu_3754_p2 = ((trunc_ln28_53_fu_3726_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_104_fu_3822_p2 = ((tmp_83_fu_3790_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_105_fu_3828_p2 = ((trunc_ln28_54_fu_3800_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_106_fu_3840_p2 = ((tmp_84_fu_3808_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_107_fu_3846_p2 = ((trunc_ln28_55_fu_3818_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_108_fu_4374_p2 = ((tmp_86_fu_4343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_109_fu_4380_p2 = ((trunc_ln28_56_fu_4353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_10_fu_2537_p2 = ((tmp_s_fu_2505_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_110_fu_4392_p2 = ((tmp_87_fu_4360_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_111_fu_4398_p2 = ((trunc_ln28_57_fu_4370_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_112_fu_2139_p2 = ((tmp_89_fu_2125_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_113_fu_2145_p2 = ((trunc_ln28_58_fu_2135_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_114_fu_3913_p2 = ((tmp_91_fu_3882_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_115_fu_3919_p2 = ((trunc_ln28_59_fu_3892_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_116_fu_3931_p2 = ((tmp_92_fu_3899_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_117_fu_3937_p2 = ((trunc_ln28_60_fu_3909_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_118_fu_4005_p2 = ((tmp_94_fu_3973_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_119_fu_4011_p2 = ((trunc_ln28_61_fu_3983_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_11_fu_2543_p2 = ((trunc_ln28_7_fu_2515_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_120_fu_4023_p2 = ((tmp_95_fu_3991_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_121_fu_4029_p2 = ((trunc_ln28_62_fu_4001_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_122_fu_4465_p2 = ((tmp_97_fu_4434_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_123_fu_4471_p2 = ((trunc_ln28_63_fu_4444_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_124_fu_4483_p2 = ((tmp_98_fu_4451_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_125_fu_4489_p2 = ((trunc_ln28_64_fu_4461_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_126_fu_2189_p2 = ((tmp_100_fu_2175_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_127_fu_2195_p2 = ((trunc_ln28_65_fu_2185_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_128_fu_4556_p2 = ((tmp_102_fu_4525_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_129_fu_4562_p2 = ((trunc_ln28_66_fu_4535_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_12_fu_2555_p2 = ((tmp_10_fu_2523_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_130_fu_4574_p2 = ((tmp_103_fu_4542_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_131_fu_4580_p2 = ((trunc_ln28_67_fu_4552_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_132_fu_4648_p2 = ((tmp_105_fu_4616_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_133_fu_4654_p2 = ((trunc_ln28_68_fu_4626_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_134_fu_4666_p2 = ((tmp_106_fu_4634_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_135_fu_4672_p2 = ((trunc_ln28_69_fu_4644_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_136_fu_4741_p2 = ((tmp_108_fu_4709_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_137_fu_4747_p2 = ((trunc_ln28_70_fu_4719_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_138_fu_4759_p2 = ((tmp_109_fu_4727_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_139_fu_4765_p2 = ((trunc_ln28_71_fu_4737_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_13_fu_2561_p2 = ((trunc_ln28_8_fu_2533_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_140_fu_2239_p2 = ((tmp_111_fu_2225_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_141_fu_2245_p2 = ((trunc_ln28_72_fu_2235_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_142_fu_4833_p2 = ((tmp_113_fu_4802_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_143_fu_4839_p2 = ((trunc_ln28_73_fu_4812_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_144_fu_4851_p2 = ((tmp_114_fu_4819_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_145_fu_4857_p2 = ((trunc_ln28_74_fu_4829_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_146_fu_4925_p2 = ((tmp_116_fu_4893_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_147_fu_4931_p2 = ((trunc_ln28_75_fu_4903_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_148_fu_4943_p2 = ((tmp_117_fu_4911_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_149_fu_4949_p2 = ((trunc_ln28_76_fu_4921_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_14_fu_1510_p2 = ((tmp_12_fu_1496_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_150_fu_5018_p2 = ((tmp_119_fu_4986_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_151_fu_5024_p2 = ((trunc_ln28_77_fu_4996_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_152_fu_5036_p2 = ((tmp_120_fu_5004_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_153_fu_5042_p2 = ((trunc_ln28_78_fu_5014_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_154_fu_2289_p2 = ((tmp_122_fu_2275_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_155_fu_2295_p2 = ((trunc_ln28_79_fu_2285_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_156_fu_5110_p2 = ((tmp_124_fu_5079_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_157_fu_5116_p2 = ((trunc_ln28_80_fu_5089_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_158_fu_5128_p2 = ((tmp_125_fu_5096_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_159_fu_5134_p2 = ((trunc_ln28_81_fu_5106_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_15_fu_1516_p2 = ((trunc_ln28_9_fu_1506_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_160_fu_5202_p2 = ((tmp_127_fu_5170_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_161_fu_5208_p2 = ((trunc_ln28_82_fu_5180_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_162_fu_5220_p2 = ((tmp_128_fu_5188_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_163_fu_5226_p2 = ((trunc_ln28_83_fu_5198_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_164_fu_5295_p2 = ((tmp_130_fu_5263_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_165_fu_5301_p2 = ((trunc_ln28_84_fu_5273_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_166_fu_5313_p2 = ((tmp_131_fu_5281_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_167_fu_5319_p2 = ((trunc_ln28_85_fu_5291_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_168_fu_2339_p2 = ((tmp_133_fu_2325_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_169_fu_2345_p2 = ((trunc_ln28_86_fu_2335_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_16_fu_1579_p2 = ((tmp_14_fu_1547_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_170_fu_5387_p2 = ((tmp_135_fu_5356_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_171_fu_5393_p2 = ((trunc_ln28_87_fu_5366_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_172_fu_5405_p2 = ((tmp_136_fu_5373_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_173_fu_5411_p2 = ((trunc_ln28_88_fu_5383_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_174_fu_5479_p2 = ((tmp_138_fu_5447_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_175_fu_5485_p2 = ((trunc_ln28_89_fu_5457_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_176_fu_5497_p2 = ((tmp_139_fu_5465_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_177_fu_5503_p2 = ((trunc_ln28_90_fu_5475_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_178_fu_5572_p2 = ((tmp_141_fu_5540_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_179_fu_5578_p2 = ((trunc_ln28_91_fu_5550_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_17_fu_1585_p2 = ((trunc_ln28_10_fu_1557_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_180_fu_5590_p2 = ((tmp_142_fu_5558_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_181_fu_5596_p2 = ((trunc_ln28_92_fu_5568_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_18_fu_1597_p2 = ((tmp_15_fu_1565_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_19_fu_1603_p2 = ((trunc_ln28_11_fu_1575_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_1266_p2 = ((trunc_ln28_2_fu_1256_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_20_fu_2629_p2 = ((tmp_17_fu_2598_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_21_fu_2635_p2 = ((trunc_ln28_12_fu_2608_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_22_fu_2647_p2 = ((tmp_18_fu_2615_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_23_fu_2653_p2 = ((trunc_ln28_13_fu_2625_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_24_fu_2721_p2 = ((tmp_20_fu_2689_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_25_fu_2727_p2 = ((trunc_ln28_14_fu_2699_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_26_fu_2739_p2 = ((tmp_21_fu_2707_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_27_fu_2745_p2 = ((trunc_ln28_15_fu_2717_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_28_fu_1653_p2 = ((tmp_23_fu_1639_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_29_fu_1659_p2 = ((trunc_ln28_16_fu_1649_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_1329_p2 = ((tmp_4_fu_1297_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_30_fu_1722_p2 = ((tmp_25_fu_1690_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_31_fu_1728_p2 = ((trunc_ln28_17_fu_1700_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_32_fu_1740_p2 = ((tmp_26_fu_1708_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_33_fu_1746_p2 = ((trunc_ln28_18_fu_1718_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_34_fu_2813_p2 = ((tmp_28_fu_2782_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_35_fu_2819_p2 = ((trunc_ln28_19_fu_2792_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_36_fu_2831_p2 = ((tmp_29_fu_2799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_37_fu_2837_p2 = ((trunc_ln28_20_fu_2809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_38_fu_2905_p2 = ((tmp_31_fu_2873_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_39_fu_2911_p2 = ((trunc_ln28_21_fu_2883_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_1335_p2 = ((trunc_ln28_3_fu_1307_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_40_fu_2923_p2 = ((tmp_32_fu_2891_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_41_fu_2929_p2 = ((trunc_ln28_22_fu_2901_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_42_fu_1796_p2 = ((tmp_34_fu_1782_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_43_fu_1802_p2 = ((trunc_ln28_23_fu_1792_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_44_fu_1865_p2 = ((tmp_36_fu_1833_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_45_fu_1871_p2 = ((trunc_ln28_24_fu_1843_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_46_fu_1883_p2 = ((tmp_37_fu_1851_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_47_fu_1889_p2 = ((trunc_ln28_25_fu_1861_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_48_fu_2997_p2 = ((tmp_39_fu_2966_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_49_fu_3003_p2 = ((trunc_ln28_26_fu_2976_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_1347_p2 = ((tmp_5_fu_1315_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_50_fu_3015_p2 = ((tmp_40_fu_2983_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_51_fu_3021_p2 = ((trunc_ln28_27_fu_2993_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_52_fu_3089_p2 = ((tmp_42_fu_3057_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_53_fu_3095_p2 = ((trunc_ln28_28_fu_3067_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_54_fu_3107_p2 = ((tmp_43_fu_3075_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_55_fu_3113_p2 = ((trunc_ln28_29_fu_3085_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_56_fu_1939_p2 = ((tmp_45_fu_1925_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_57_fu_1945_p2 = ((trunc_ln28_30_fu_1935_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_58_fu_3181_p2 = ((tmp_47_fu_3150_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_59_fu_3187_p2 = ((trunc_ln28_31_fu_3160_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_5_fu_1353_p2 = ((trunc_ln28_4_fu_1325_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_60_fu_3199_p2 = ((tmp_48_fu_3167_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_61_fu_3205_p2 = ((trunc_ln28_32_fu_3177_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_62_fu_3273_p2 = ((tmp_50_fu_3241_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_63_fu_3279_p2 = ((trunc_ln28_33_fu_3251_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_64_fu_3291_p2 = ((tmp_51_fu_3259_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_65_fu_3297_p2 = ((trunc_ln28_34_fu_3269_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_66_fu_4101_p2 = ((tmp_53_fu_4070_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_67_fu_4107_p2 = ((trunc_ln28_35_fu_4080_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_68_fu_4119_p2 = ((tmp_54_fu_4087_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_69_fu_4125_p2 = ((trunc_ln28_36_fu_4097_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_6_fu_2445_p2 = ((tmp_7_fu_2414_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_70_fu_1989_p2 = ((tmp_56_fu_1975_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_71_fu_1995_p2 = ((trunc_ln28_37_fu_1985_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_72_fu_3364_p2 = ((tmp_58_fu_3333_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_73_fu_3370_p2 = ((trunc_ln28_38_fu_3343_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_74_fu_3382_p2 = ((tmp_59_fu_3350_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_75_fu_3388_p2 = ((trunc_ln28_39_fu_3360_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_76_fu_3456_p2 = ((tmp_61_fu_3424_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_77_fu_3462_p2 = ((trunc_ln28_40_fu_3434_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_78_fu_3474_p2 = ((tmp_62_fu_3442_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_79_fu_3480_p2 = ((trunc_ln28_41_fu_3452_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_7_fu_2451_p2 = ((trunc_ln28_5_fu_2424_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_80_fu_4192_p2 = ((tmp_64_fu_4161_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_81_fu_4198_p2 = ((trunc_ln28_42_fu_4171_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_82_fu_4210_p2 = ((tmp_65_fu_4178_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_83_fu_4216_p2 = ((trunc_ln28_43_fu_4188_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_84_fu_2039_p2 = ((tmp_67_fu_2025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_85_fu_2045_p2 = ((trunc_ln28_44_fu_2035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_86_fu_3547_p2 = ((tmp_69_fu_3516_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_87_fu_3553_p2 = ((trunc_ln28_45_fu_3526_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_88_fu_3565_p2 = ((tmp_70_fu_3533_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_89_fu_3571_p2 = ((trunc_ln28_46_fu_3543_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_8_fu_2463_p2 = ((tmp_8_fu_2431_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_90_fu_3639_p2 = ((tmp_72_fu_3607_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_91_fu_3645_p2 = ((trunc_ln28_47_fu_3617_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_92_fu_3657_p2 = ((tmp_73_fu_3625_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_93_fu_3663_p2 = ((trunc_ln28_48_fu_3635_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_94_fu_4283_p2 = ((tmp_75_fu_4252_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_95_fu_4289_p2 = ((trunc_ln28_49_fu_4262_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_96_fu_4301_p2 = ((tmp_76_fu_4269_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_97_fu_4307_p2 = ((trunc_ln28_50_fu_4279_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_98_fu_2089_p2 = ((tmp_78_fu_2075_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_99_fu_2095_p2 = ((trunc_ln28_51_fu_2085_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_9_fu_2469_p2 = ((trunc_ln28_6_fu_2441_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1260_p2 = ((tmp_2_fu_1246_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_1_out_0_address0 = zext_ln35_1_fu_2391_p1;

assign max_pool_1_out_0_d0 = ((and_ln28_6_fu_2579_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_2_fu_2493_p3);

assign max_pool_1_out_10_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_10_d0 = ((and_ln28_76_fu_5060_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : select_ln28_42_fu_4973_p3);

assign max_pool_1_out_11_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_11_d0 = ((and_ln28_83_fu_5337_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : select_ln28_46_fu_5250_p3);

assign max_pool_1_out_12_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_12_d0 = ((and_ln28_90_fu_5614_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : select_ln28_50_fu_5527_p3);

assign max_pool_1_out_1_address0 = zext_ln35_1_fu_2391_p1;

assign max_pool_1_out_1_d0 = ((and_ln28_13_fu_2763_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_6_fu_2677_p3);

assign max_pool_1_out_2_address0 = zext_ln35_1_fu_2391_p1;

assign max_pool_1_out_2_d0 = ((and_ln28_20_fu_2947_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_10_fu_2861_p3);

assign max_pool_1_out_3_address0 = zext_ln35_1_fu_2391_p1;

assign max_pool_1_out_3_d0 = ((and_ln28_27_fu_3131_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_14_fu_3045_p3);

assign max_pool_1_out_4_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_4_d0 = ((and_ln28_34_fu_4143_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : select_ln28_18_reg_6059);

assign max_pool_1_out_5_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_5_d0 = ((and_ln28_41_fu_4234_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : select_ln28_22_reg_6066);

assign max_pool_1_out_6_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_6_d0 = ((and_ln28_48_fu_4325_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : select_ln28_26_reg_6073);

assign max_pool_1_out_7_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_7_d0 = ((and_ln28_55_fu_4416_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : select_ln28_30_reg_6080);

assign max_pool_1_out_8_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_8_d0 = ((and_ln28_62_fu_4507_p2[0:0] === 1'b1) ? reg_979 : select_ln28_34_reg_6087);

assign max_pool_1_out_9_address0 = zext_ln35_1_reg_5966;

assign max_pool_1_out_9_d0 = ((and_ln28_69_fu_4783_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : select_ln28_38_fu_4696_p3);

assign or_ln25_fu_1188_p2 = (shl_ln_fu_1029_p3 | 5'd1);

assign or_ln28_10_fu_2641_p2 = (icmp_ln28_21_fu_2635_p2 | icmp_ln28_20_fu_2629_p2);

assign or_ln28_11_fu_2659_p2 = (icmp_ln28_23_fu_2653_p2 | icmp_ln28_22_fu_2647_p2);

assign or_ln28_12_fu_2733_p2 = (icmp_ln28_25_fu_2727_p2 | icmp_ln28_24_fu_2721_p2);

assign or_ln28_13_fu_2751_p2 = (icmp_ln28_27_fu_2745_p2 | icmp_ln28_26_fu_2739_p2);

assign or_ln28_14_fu_1665_p2 = (icmp_ln28_29_fu_1659_p2 | icmp_ln28_28_fu_1653_p2);

assign or_ln28_15_fu_1734_p2 = (icmp_ln28_31_fu_1728_p2 | icmp_ln28_30_fu_1722_p2);

assign or_ln28_16_fu_1752_p2 = (icmp_ln28_33_fu_1746_p2 | icmp_ln28_32_fu_1740_p2);

assign or_ln28_17_fu_2825_p2 = (icmp_ln28_35_fu_2819_p2 | icmp_ln28_34_fu_2813_p2);

assign or_ln28_18_fu_2843_p2 = (icmp_ln28_37_fu_2837_p2 | icmp_ln28_36_fu_2831_p2);

assign or_ln28_19_fu_2917_p2 = (icmp_ln28_39_fu_2911_p2 | icmp_ln28_38_fu_2905_p2);

assign or_ln28_1_fu_1341_p2 = (icmp_ln28_3_fu_1335_p2 | icmp_ln28_2_fu_1329_p2);

assign or_ln28_20_fu_2935_p2 = (icmp_ln28_41_fu_2929_p2 | icmp_ln28_40_fu_2923_p2);

assign or_ln28_21_fu_1808_p2 = (icmp_ln28_43_fu_1802_p2 | icmp_ln28_42_fu_1796_p2);

assign or_ln28_22_fu_1877_p2 = (icmp_ln28_45_fu_1871_p2 | icmp_ln28_44_fu_1865_p2);

assign or_ln28_23_fu_1895_p2 = (icmp_ln28_47_fu_1889_p2 | icmp_ln28_46_fu_1883_p2);

assign or_ln28_24_fu_3009_p2 = (icmp_ln28_49_fu_3003_p2 | icmp_ln28_48_fu_2997_p2);

assign or_ln28_25_fu_3027_p2 = (icmp_ln28_51_fu_3021_p2 | icmp_ln28_50_fu_3015_p2);

assign or_ln28_26_fu_3101_p2 = (icmp_ln28_53_fu_3095_p2 | icmp_ln28_52_fu_3089_p2);

assign or_ln28_27_fu_3119_p2 = (icmp_ln28_55_fu_3113_p2 | icmp_ln28_54_fu_3107_p2);

assign or_ln28_28_fu_1951_p2 = (icmp_ln28_57_fu_1945_p2 | icmp_ln28_56_fu_1939_p2);

assign or_ln28_29_fu_3193_p2 = (icmp_ln28_59_fu_3187_p2 | icmp_ln28_58_fu_3181_p2);

assign or_ln28_2_fu_1359_p2 = (icmp_ln28_5_fu_1353_p2 | icmp_ln28_4_fu_1347_p2);

assign or_ln28_30_fu_3211_p2 = (icmp_ln28_61_fu_3205_p2 | icmp_ln28_60_fu_3199_p2);

assign or_ln28_31_fu_3285_p2 = (icmp_ln28_63_fu_3279_p2 | icmp_ln28_62_fu_3273_p2);

assign or_ln28_32_fu_3303_p2 = (icmp_ln28_65_fu_3297_p2 | icmp_ln28_64_fu_3291_p2);

assign or_ln28_33_fu_4113_p2 = (icmp_ln28_67_fu_4107_p2 | icmp_ln28_66_fu_4101_p2);

assign or_ln28_34_fu_4131_p2 = (icmp_ln28_69_fu_4125_p2 | icmp_ln28_68_fu_4119_p2);

assign or_ln28_35_fu_2001_p2 = (icmp_ln28_71_fu_1995_p2 | icmp_ln28_70_fu_1989_p2);

assign or_ln28_36_fu_3376_p2 = (icmp_ln28_73_fu_3370_p2 | icmp_ln28_72_fu_3364_p2);

assign or_ln28_37_fu_3394_p2 = (icmp_ln28_75_fu_3388_p2 | icmp_ln28_74_fu_3382_p2);

assign or_ln28_38_fu_3468_p2 = (icmp_ln28_77_fu_3462_p2 | icmp_ln28_76_fu_3456_p2);

assign or_ln28_39_fu_3486_p2 = (icmp_ln28_79_fu_3480_p2 | icmp_ln28_78_fu_3474_p2);

assign or_ln28_3_fu_2457_p2 = (icmp_ln28_7_fu_2451_p2 | icmp_ln28_6_fu_2445_p2);

assign or_ln28_40_fu_4204_p2 = (icmp_ln28_81_fu_4198_p2 | icmp_ln28_80_fu_4192_p2);

assign or_ln28_41_fu_4222_p2 = (icmp_ln28_83_fu_4216_p2 | icmp_ln28_82_fu_4210_p2);

assign or_ln28_42_fu_2051_p2 = (icmp_ln28_85_fu_2045_p2 | icmp_ln28_84_fu_2039_p2);

assign or_ln28_43_fu_3559_p2 = (icmp_ln28_87_fu_3553_p2 | icmp_ln28_86_fu_3547_p2);

assign or_ln28_44_fu_3577_p2 = (icmp_ln28_89_fu_3571_p2 | icmp_ln28_88_fu_3565_p2);

assign or_ln28_45_fu_3651_p2 = (icmp_ln28_91_fu_3645_p2 | icmp_ln28_90_fu_3639_p2);

assign or_ln28_46_fu_3669_p2 = (icmp_ln28_93_fu_3663_p2 | icmp_ln28_92_fu_3657_p2);

assign or_ln28_47_fu_4295_p2 = (icmp_ln28_95_fu_4289_p2 | icmp_ln28_94_fu_4283_p2);

assign or_ln28_48_fu_4313_p2 = (icmp_ln28_97_fu_4307_p2 | icmp_ln28_96_fu_4301_p2);

assign or_ln28_49_fu_2101_p2 = (icmp_ln28_99_fu_2095_p2 | icmp_ln28_98_fu_2089_p2);

assign or_ln28_4_fu_2475_p2 = (icmp_ln28_9_fu_2469_p2 | icmp_ln28_8_fu_2463_p2);

assign or_ln28_50_fu_3742_p2 = (icmp_ln28_101_fu_3736_p2 | icmp_ln28_100_fu_3730_p2);

assign or_ln28_51_fu_3760_p2 = (icmp_ln28_103_fu_3754_p2 | icmp_ln28_102_fu_3748_p2);

assign or_ln28_52_fu_3834_p2 = (icmp_ln28_105_fu_3828_p2 | icmp_ln28_104_fu_3822_p2);

assign or_ln28_53_fu_3852_p2 = (icmp_ln28_107_fu_3846_p2 | icmp_ln28_106_fu_3840_p2);

assign or_ln28_54_fu_4386_p2 = (icmp_ln28_109_fu_4380_p2 | icmp_ln28_108_fu_4374_p2);

assign or_ln28_55_fu_4404_p2 = (icmp_ln28_111_fu_4398_p2 | icmp_ln28_110_fu_4392_p2);

assign or_ln28_56_fu_2151_p2 = (icmp_ln28_113_fu_2145_p2 | icmp_ln28_112_fu_2139_p2);

assign or_ln28_57_fu_3925_p2 = (icmp_ln28_115_fu_3919_p2 | icmp_ln28_114_fu_3913_p2);

assign or_ln28_58_fu_3943_p2 = (icmp_ln28_117_fu_3937_p2 | icmp_ln28_116_fu_3931_p2);

assign or_ln28_59_fu_4017_p2 = (icmp_ln28_119_fu_4011_p2 | icmp_ln28_118_fu_4005_p2);

assign or_ln28_5_fu_2549_p2 = (icmp_ln28_11_fu_2543_p2 | icmp_ln28_10_fu_2537_p2);

assign or_ln28_60_fu_4035_p2 = (icmp_ln28_121_fu_4029_p2 | icmp_ln28_120_fu_4023_p2);

assign or_ln28_61_fu_4477_p2 = (icmp_ln28_123_fu_4471_p2 | icmp_ln28_122_fu_4465_p2);

assign or_ln28_62_fu_4495_p2 = (icmp_ln28_125_fu_4489_p2 | icmp_ln28_124_fu_4483_p2);

assign or_ln28_63_fu_2201_p2 = (icmp_ln28_127_fu_2195_p2 | icmp_ln28_126_fu_2189_p2);

assign or_ln28_64_fu_4568_p2 = (icmp_ln28_129_fu_4562_p2 | icmp_ln28_128_fu_4556_p2);

assign or_ln28_65_fu_4586_p2 = (icmp_ln28_131_fu_4580_p2 | icmp_ln28_130_fu_4574_p2);

assign or_ln28_66_fu_4660_p2 = (icmp_ln28_133_fu_4654_p2 | icmp_ln28_132_fu_4648_p2);

assign or_ln28_67_fu_4678_p2 = (icmp_ln28_135_fu_4672_p2 | icmp_ln28_134_fu_4666_p2);

assign or_ln28_68_fu_4753_p2 = (icmp_ln28_137_fu_4747_p2 | icmp_ln28_136_fu_4741_p2);

assign or_ln28_69_fu_4771_p2 = (icmp_ln28_139_fu_4765_p2 | icmp_ln28_138_fu_4759_p2);

assign or_ln28_6_fu_2567_p2 = (icmp_ln28_13_fu_2561_p2 | icmp_ln28_12_fu_2555_p2);

assign or_ln28_70_fu_2251_p2 = (icmp_ln28_141_fu_2245_p2 | icmp_ln28_140_fu_2239_p2);

assign or_ln28_71_fu_4845_p2 = (icmp_ln28_143_fu_4839_p2 | icmp_ln28_142_fu_4833_p2);

assign or_ln28_72_fu_4863_p2 = (icmp_ln28_145_fu_4857_p2 | icmp_ln28_144_fu_4851_p2);

assign or_ln28_73_fu_4937_p2 = (icmp_ln28_147_fu_4931_p2 | icmp_ln28_146_fu_4925_p2);

assign or_ln28_74_fu_4955_p2 = (icmp_ln28_149_fu_4949_p2 | icmp_ln28_148_fu_4943_p2);

assign or_ln28_75_fu_5030_p2 = (icmp_ln28_151_fu_5024_p2 | icmp_ln28_150_fu_5018_p2);

assign or_ln28_76_fu_5048_p2 = (icmp_ln28_153_fu_5042_p2 | icmp_ln28_152_fu_5036_p2);

assign or_ln28_77_fu_2301_p2 = (icmp_ln28_155_fu_2295_p2 | icmp_ln28_154_fu_2289_p2);

assign or_ln28_78_fu_5122_p2 = (icmp_ln28_157_fu_5116_p2 | icmp_ln28_156_fu_5110_p2);

assign or_ln28_79_fu_5140_p2 = (icmp_ln28_159_fu_5134_p2 | icmp_ln28_158_fu_5128_p2);

assign or_ln28_7_fu_1522_p2 = (icmp_ln28_15_fu_1516_p2 | icmp_ln28_14_fu_1510_p2);

assign or_ln28_80_fu_5214_p2 = (icmp_ln28_161_fu_5208_p2 | icmp_ln28_160_fu_5202_p2);

assign or_ln28_81_fu_5232_p2 = (icmp_ln28_163_fu_5226_p2 | icmp_ln28_162_fu_5220_p2);

assign or_ln28_82_fu_5307_p2 = (icmp_ln28_165_fu_5301_p2 | icmp_ln28_164_fu_5295_p2);

assign or_ln28_83_fu_5325_p2 = (icmp_ln28_167_fu_5319_p2 | icmp_ln28_166_fu_5313_p2);

assign or_ln28_84_fu_2351_p2 = (icmp_ln28_169_fu_2345_p2 | icmp_ln28_168_fu_2339_p2);

assign or_ln28_85_fu_5399_p2 = (icmp_ln28_171_fu_5393_p2 | icmp_ln28_170_fu_5387_p2);

assign or_ln28_86_fu_5417_p2 = (icmp_ln28_173_fu_5411_p2 | icmp_ln28_172_fu_5405_p2);

assign or_ln28_87_fu_5491_p2 = (icmp_ln28_175_fu_5485_p2 | icmp_ln28_174_fu_5479_p2);

assign or_ln28_88_fu_5509_p2 = (icmp_ln28_177_fu_5503_p2 | icmp_ln28_176_fu_5497_p2);

assign or_ln28_89_fu_5584_p2 = (icmp_ln28_179_fu_5578_p2 | icmp_ln28_178_fu_5572_p2);

assign or_ln28_8_fu_1591_p2 = (icmp_ln28_17_fu_1585_p2 | icmp_ln28_16_fu_1579_p2);

assign or_ln28_90_fu_5602_p2 = (icmp_ln28_181_fu_5596_p2 | icmp_ln28_180_fu_5590_p2);

assign or_ln28_91_fu_1075_p2 = (trunc_ln28_fu_1071_p1 | select_ln28_53_fu_1017_p3);

assign or_ln28_92_fu_1111_p2 = (sub_ln28_fu_1061_p2 | 13'd32);

assign or_ln28_93_fu_1141_p2 = (trunc_ln28_1_fu_1137_p1 | select_ln28_53_fu_1017_p3);

assign or_ln28_94_fu_1217_p2 = (tmp_150_fu_1210_p3 | 11'd32);

assign or_ln28_95_fu_1467_p2 = (tmp_154_fu_1460_p3 | 11'd32);

assign or_ln28_9_fu_1609_p2 = (icmp_ln28_19_fu_1603_p2 | icmp_ln28_18_fu_1597_p2);

assign or_ln28_fu_1272_p2 = (icmp_ln28_fu_1260_p2 | icmp_ln28_1_fu_1266_p2);

assign r_fu_4061_p2 = (4'd1 + select_ln28_52_reg_5638);

assign select_ln28_10_fu_2861_p3 = ((and_ln28_18_fu_2855_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : select_ln28_9_reg_5889);

assign select_ln28_12_fu_1820_p3 = ((and_ln28_21_fu_1814_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : 32'd8388608);

assign select_ln28_13_fu_1913_p3 = ((and_ln28_23_fu_1907_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_12_fu_1820_p3);

assign select_ln28_14_fu_3045_p3 = ((and_ln28_25_fu_3039_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : select_ln28_13_reg_5896);

assign select_ln28_16_fu_1963_p3 = ((and_ln28_28_fu_1957_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : 32'd8388608);

assign select_ln28_17_fu_3229_p3 = ((and_ln28_30_fu_3223_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_16_reg_5903);

assign select_ln28_18_fu_3321_p3 = ((and_ln28_32_fu_3315_p2[0:0] === 1'b1) ? reg_979 : select_ln28_17_fu_3229_p3);

assign select_ln28_1_fu_1377_p3 = ((and_ln28_2_fu_1371_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_fu_1284_p3);

assign select_ln28_20_fu_2013_p3 = ((and_ln28_35_fu_2007_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : 32'd8388608);

assign select_ln28_21_fu_3412_p3 = ((and_ln28_37_fu_3406_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_20_reg_5910);

assign select_ln28_22_fu_3504_p3 = ((and_ln28_39_fu_3498_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : select_ln28_21_fu_3412_p3);

assign select_ln28_24_fu_2063_p3 = ((and_ln28_42_fu_2057_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : 32'd8388608);

assign select_ln28_25_fu_3595_p3 = ((and_ln28_44_fu_3589_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_24_reg_5917);

assign select_ln28_26_fu_3687_p3 = ((and_ln28_46_fu_3681_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : select_ln28_25_fu_3595_p3);

assign select_ln28_28_fu_2113_p3 = ((and_ln28_49_fu_2107_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : 32'd8388608);

assign select_ln28_29_fu_3778_p3 = ((and_ln28_51_fu_3772_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_28_reg_5924);

assign select_ln28_2_fu_2493_p3 = ((and_ln28_4_fu_2487_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : select_ln28_1_reg_5797);

assign select_ln28_30_fu_3870_p3 = ((and_ln28_53_fu_3864_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : select_ln28_29_fu_3778_p3);

assign select_ln28_32_fu_2163_p3 = ((and_ln28_56_fu_2157_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : 32'd8388608);

assign select_ln28_33_fu_3961_p3 = ((and_ln28_58_fu_3955_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : select_ln28_32_reg_5931);

assign select_ln28_34_fu_4053_p3 = ((and_ln28_60_fu_4047_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : select_ln28_33_fu_3961_p3);

assign select_ln28_36_fu_2213_p3 = ((and_ln28_63_fu_2207_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : 32'd8388608);

assign select_ln28_37_fu_4604_p3 = ((and_ln28_65_fu_4598_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_36_reg_5938);

assign select_ln28_38_fu_4696_p3 = ((and_ln28_67_fu_4690_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_37_fu_4604_p3);

assign select_ln28_40_fu_2263_p3 = ((and_ln28_70_fu_2257_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : 32'd8388608);

assign select_ln28_41_fu_4881_p3 = ((and_ln28_72_fu_4875_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_40_reg_5945);

assign select_ln28_42_fu_4973_p3 = ((and_ln28_74_fu_4967_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_41_fu_4881_p3);

assign select_ln28_44_fu_2313_p3 = ((and_ln28_77_fu_2307_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : 32'd8388608);

assign select_ln28_45_fu_5158_p3 = ((and_ln28_79_fu_5152_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_44_reg_5952);

assign select_ln28_46_fu_5250_p3 = ((and_ln28_81_fu_5244_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_45_fu_5158_p3);

assign select_ln28_48_fu_2363_p3 = ((and_ln28_84_fu_2357_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : 32'd8388608);

assign select_ln28_49_fu_5435_p3 = ((and_ln28_86_fu_5429_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_48_reg_5959);

assign select_ln28_4_fu_1534_p3 = ((and_ln28_7_fu_1528_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : 32'd8388608);

assign select_ln28_50_fu_5527_p3 = ((and_ln28_88_fu_5521_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_49_fu_5435_p3);

assign select_ln28_52_fu_1009_p3 = ((icmp_ln13_fu_1003_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_848_p4);

assign select_ln28_53_fu_1017_p3 = ((icmp_ln13_fu_1003_p2[0:0] === 1'b1) ? f_fu_997_p2 : ap_phi_mux_f_0_phi_fu_837_p4);

assign select_ln28_5_fu_1627_p3 = ((and_ln28_9_fu_1621_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_4_fu_1534_p3);

assign select_ln28_6_fu_2677_p3 = ((and_ln28_11_fu_2671_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : select_ln28_5_reg_5882);

assign select_ln28_8_fu_1677_p3 = ((and_ln28_14_fu_1671_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : 32'd8388608);

assign select_ln28_9_fu_1770_p3 = ((and_ln28_16_fu_1764_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_8_fu_1677_p3);

assign select_ln28_fu_1284_p3 = ((and_ln28_fu_1278_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : 32'd8388608);

assign sext_ln28_1_fu_1099_p1 = $signed(tmp_147_fu_1091_p3);

assign sext_ln28_2_fu_1123_p1 = $signed(add_ln28_fu_1117_p2);

assign sext_ln28_3_fu_1165_p1 = $signed(tmp_149_fu_1157_p3);

assign sext_ln28_4_fu_1418_p1 = $signed(add_ln28_3_fu_1413_p2);

assign sext_ln28_5_fu_1441_p1 = $signed(add_ln28_5_fu_1436_p2);

assign sext_ln28_6_fu_2399_p1 = $signed(add_ln28_7_reg_5817);

assign sext_ln28_fu_1067_p1 = sub_ln28_fu_1061_p2;

assign shl_ln_fu_1029_p3 = {{select_ln28_52_fu_1009_p3}, {1'd0}};

assign sub_ln28_1_fu_1407_p2 = (zext_ln28_4_fu_1392_p1 - zext_ln28_5_fu_1403_p1);

assign sub_ln28_fu_1061_p2 = (zext_ln28_fu_1045_p1 - zext_ln28_1_fu_1057_p1);

assign tmp_100_fu_2175_p4 = {{bitcast_ln28_63_fu_2171_p1[30:23]}};

assign tmp_102_fu_4525_p4 = {{bitcast_ln28_64_fu_4521_p1[30:23]}};

assign tmp_103_fu_4542_p4 = {{bitcast_ln28_65_fu_4539_p1[30:23]}};

assign tmp_105_fu_4616_p4 = {{bitcast_ln28_66_fu_4612_p1[30:23]}};

assign tmp_106_fu_4634_p4 = {{bitcast_ln28_67_fu_4630_p1[30:23]}};

assign tmp_108_fu_4709_p4 = {{bitcast_ln28_68_fu_4705_p1[30:23]}};

assign tmp_109_fu_4727_p4 = {{bitcast_ln28_69_fu_4723_p1[30:23]}};

assign tmp_10_fu_2523_p4 = {{bitcast_ln28_6_fu_2519_p1[30:23]}};

assign tmp_111_fu_2225_p4 = {{bitcast_ln28_70_fu_2221_p1[30:23]}};

assign tmp_113_fu_4802_p4 = {{bitcast_ln28_71_fu_4798_p1[30:23]}};

assign tmp_114_fu_4819_p4 = {{bitcast_ln28_72_fu_4816_p1[30:23]}};

assign tmp_116_fu_4893_p4 = {{bitcast_ln28_73_fu_4889_p1[30:23]}};

assign tmp_117_fu_4911_p4 = {{bitcast_ln28_74_fu_4907_p1[30:23]}};

assign tmp_119_fu_4986_p4 = {{bitcast_ln28_75_fu_4982_p1[30:23]}};

assign tmp_120_fu_5004_p4 = {{bitcast_ln28_76_fu_5000_p1[30:23]}};

assign tmp_122_fu_2275_p4 = {{bitcast_ln28_77_fu_2271_p1[30:23]}};

assign tmp_124_fu_5079_p4 = {{bitcast_ln28_78_fu_5075_p1[30:23]}};

assign tmp_125_fu_5096_p4 = {{bitcast_ln28_79_fu_5093_p1[30:23]}};

assign tmp_127_fu_5170_p4 = {{bitcast_ln28_80_fu_5166_p1[30:23]}};

assign tmp_128_fu_5188_p4 = {{bitcast_ln28_81_fu_5184_p1[30:23]}};

assign tmp_12_fu_1496_p4 = {{bitcast_ln28_7_fu_1492_p1[30:23]}};

assign tmp_130_fu_5263_p4 = {{bitcast_ln28_82_fu_5259_p1[30:23]}};

assign tmp_131_fu_5281_p4 = {{bitcast_ln28_83_fu_5277_p1[30:23]}};

assign tmp_133_fu_2325_p4 = {{bitcast_ln28_84_fu_2321_p1[30:23]}};

assign tmp_135_fu_5356_p4 = {{bitcast_ln28_85_fu_5352_p1[30:23]}};

assign tmp_136_fu_5373_p4 = {{bitcast_ln28_86_fu_5370_p1[30:23]}};

assign tmp_138_fu_5447_p4 = {{bitcast_ln28_87_fu_5443_p1[30:23]}};

assign tmp_139_fu_5465_p4 = {{bitcast_ln28_88_fu_5461_p1[30:23]}};

assign tmp_141_fu_5540_p4 = {{bitcast_ln28_89_fu_5536_p1[30:23]}};

assign tmp_142_fu_5558_p4 = {{bitcast_ln28_90_fu_5554_p1[30:23]}};

assign tmp_144_fu_1037_p3 = {{select_ln28_52_fu_1009_p3}, {8'd0}};

assign tmp_145_fu_1049_p3 = {{select_ln28_52_fu_1009_p3}, {6'd0}};

assign tmp_146_fu_1081_p4 = {{sub_ln28_fu_1061_p2[12:6]}};

assign tmp_147_fu_1091_p3 = {{tmp_146_fu_1081_p4}, {or_ln28_91_fu_1075_p2}};

assign tmp_148_fu_1147_p4 = {{add_ln28_1_fu_1131_p2[13:6]}};

assign tmp_149_fu_1157_p3 = {{tmp_148_fu_1147_p4}, {or_ln28_93_fu_1141_p2}};

assign tmp_14_fu_1547_p4 = {{bitcast_ln28_8_fu_1543_p1[30:23]}};

assign tmp_150_fu_1210_p3 = {{select_ln28_52_reg_5638}, {7'd0}};

assign tmp_151_fu_1173_p4 = {{{select_ln28_52_fu_1009_p3}, {1'd0}}, {select_ln28_53_fu_1017_p3}};

assign tmp_152_fu_1385_p3 = {{or_ln25_reg_5760}, {7'd0}};

assign tmp_153_fu_1396_p3 = {{or_ln25_reg_5760}, {5'd0}};

assign tmp_154_fu_1460_p3 = {{or_ln25_reg_5760}, {6'd0}};

assign tmp_155_cast_fu_1223_p3 = {{1'd0}, {or_ln28_94_fu_1217_p2}};

assign tmp_155_fu_1194_p3 = {{or_ln25_fu_1188_p2}, {select_ln28_53_fu_1017_p3}};

assign tmp_15_fu_1565_p4 = {{bitcast_ln28_9_fu_1561_p1[30:23]}};

assign tmp_160_cast_fu_1473_p3 = {{1'd0}, {or_ln28_95_fu_1467_p2}};

assign tmp_17_fu_2598_p4 = {{bitcast_ln28_10_fu_2594_p1[30:23]}};

assign tmp_18_fu_2615_p4 = {{bitcast_ln28_11_fu_2612_p1[30:23]}};

assign tmp_20_fu_2689_p4 = {{bitcast_ln28_12_fu_2685_p1[30:23]}};

assign tmp_21_fu_2707_p4 = {{bitcast_ln28_13_fu_2703_p1[30:23]}};

assign tmp_23_fu_1639_p4 = {{bitcast_ln28_14_fu_1635_p1[30:23]}};

assign tmp_25_fu_1690_p4 = {{bitcast_ln28_15_fu_1686_p1[30:23]}};

assign tmp_26_fu_1708_p4 = {{bitcast_ln28_16_fu_1704_p1[30:23]}};

assign tmp_28_fu_2782_p4 = {{bitcast_ln28_17_fu_2778_p1[30:23]}};

assign tmp_29_fu_2799_p4 = {{bitcast_ln28_18_fu_2796_p1[30:23]}};

assign tmp_2_fu_1246_p4 = {{bitcast_ln28_fu_1242_p1[30:23]}};

assign tmp_31_fu_2873_p4 = {{bitcast_ln28_19_fu_2869_p1[30:23]}};

assign tmp_32_fu_2891_p4 = {{bitcast_ln28_20_fu_2887_p1[30:23]}};

assign tmp_34_fu_1782_p4 = {{bitcast_ln28_21_fu_1778_p1[30:23]}};

assign tmp_36_fu_1833_p4 = {{bitcast_ln28_22_fu_1829_p1[30:23]}};

assign tmp_37_fu_1851_p4 = {{bitcast_ln28_23_fu_1847_p1[30:23]}};

assign tmp_39_fu_2966_p4 = {{bitcast_ln28_24_fu_2962_p1[30:23]}};

assign tmp_40_fu_2983_p4 = {{bitcast_ln28_25_fu_2980_p1[30:23]}};

assign tmp_42_fu_3057_p4 = {{bitcast_ln28_26_fu_3053_p1[30:23]}};

assign tmp_43_fu_3075_p4 = {{bitcast_ln28_27_fu_3071_p1[30:23]}};

assign tmp_45_fu_1925_p4 = {{bitcast_ln28_28_fu_1921_p1[30:23]}};

assign tmp_47_fu_3150_p4 = {{bitcast_ln28_29_fu_3146_p1[30:23]}};

assign tmp_48_fu_3167_p4 = {{bitcast_ln28_30_fu_3164_p1[30:23]}};

assign tmp_4_fu_1297_p4 = {{bitcast_ln28_1_fu_1293_p1[30:23]}};

assign tmp_50_fu_3241_p4 = {{bitcast_ln28_31_fu_3237_p1[30:23]}};

assign tmp_51_fu_3259_p4 = {{bitcast_ln28_32_fu_3255_p1[30:23]}};

assign tmp_53_fu_4070_p4 = {{bitcast_ln28_33_fu_4066_p1[30:23]}};

assign tmp_54_fu_4087_p4 = {{bitcast_ln28_34_fu_4084_p1[30:23]}};

assign tmp_56_fu_1975_p4 = {{bitcast_ln28_35_fu_1971_p1[30:23]}};

assign tmp_58_fu_3333_p4 = {{bitcast_ln28_36_fu_3329_p1[30:23]}};

assign tmp_59_fu_3350_p4 = {{bitcast_ln28_37_fu_3347_p1[30:23]}};

assign tmp_5_fu_1315_p4 = {{bitcast_ln28_2_fu_1311_p1[30:23]}};

assign tmp_61_fu_3424_p4 = {{bitcast_ln28_38_fu_3420_p1[30:23]}};

assign tmp_62_fu_3442_p4 = {{bitcast_ln28_39_fu_3438_p1[30:23]}};

assign tmp_64_fu_4161_p4 = {{bitcast_ln28_40_fu_4157_p1[30:23]}};

assign tmp_65_fu_4178_p4 = {{bitcast_ln28_41_fu_4175_p1[30:23]}};

assign tmp_67_fu_2025_p4 = {{bitcast_ln28_42_fu_2021_p1[30:23]}};

assign tmp_69_fu_3516_p4 = {{bitcast_ln28_43_fu_3512_p1[30:23]}};

assign tmp_70_fu_3533_p4 = {{bitcast_ln28_44_fu_3530_p1[30:23]}};

assign tmp_72_fu_3607_p4 = {{bitcast_ln28_45_fu_3603_p1[30:23]}};

assign tmp_73_fu_3625_p4 = {{bitcast_ln28_46_fu_3621_p1[30:23]}};

assign tmp_75_fu_4252_p4 = {{bitcast_ln28_47_fu_4248_p1[30:23]}};

assign tmp_76_fu_4269_p4 = {{bitcast_ln28_48_fu_4266_p1[30:23]}};

assign tmp_78_fu_2075_p4 = {{bitcast_ln28_49_fu_2071_p1[30:23]}};

assign tmp_7_fu_2414_p4 = {{bitcast_ln28_3_fu_2410_p1[30:23]}};

assign tmp_80_fu_3699_p4 = {{bitcast_ln28_50_fu_3695_p1[30:23]}};

assign tmp_81_fu_3716_p4 = {{bitcast_ln28_51_fu_3713_p1[30:23]}};

assign tmp_83_fu_3790_p4 = {{bitcast_ln28_52_fu_3786_p1[30:23]}};

assign tmp_84_fu_3808_p4 = {{bitcast_ln28_53_fu_3804_p1[30:23]}};

assign tmp_86_fu_4343_p4 = {{bitcast_ln28_54_fu_4339_p1[30:23]}};

assign tmp_87_fu_4360_p4 = {{bitcast_ln28_55_fu_4357_p1[30:23]}};

assign tmp_89_fu_2125_p4 = {{bitcast_ln28_56_fu_2121_p1[30:23]}};

assign tmp_8_fu_2431_p4 = {{bitcast_ln28_4_fu_2428_p1[30:23]}};

assign tmp_91_fu_3882_p4 = {{bitcast_ln28_57_fu_3878_p1[30:23]}};

assign tmp_92_fu_3899_p4 = {{bitcast_ln28_58_fu_3896_p1[30:23]}};

assign tmp_94_fu_3973_p4 = {{bitcast_ln28_59_fu_3969_p1[30:23]}};

assign tmp_95_fu_3991_p4 = {{bitcast_ln28_60_fu_3987_p1[30:23]}};

assign tmp_97_fu_4434_p4 = {{bitcast_ln28_61_fu_4430_p1[30:23]}};

assign tmp_98_fu_4451_p4 = {{bitcast_ln28_62_fu_4448_p1[30:23]}};

assign tmp_fu_2374_p3 = {{select_ln28_52_reg_5638}, {5'd0}};

assign tmp_s_fu_2505_p4 = {{bitcast_ln28_5_fu_2501_p1[30:23]}};

assign trunc_ln28_10_fu_1557_p1 = bitcast_ln28_8_fu_1543_p1[22:0];

assign trunc_ln28_11_fu_1575_p1 = bitcast_ln28_9_fu_1561_p1[22:0];

assign trunc_ln28_12_fu_2608_p1 = bitcast_ln28_10_fu_2594_p1[22:0];

assign trunc_ln28_13_fu_2625_p1 = bitcast_ln28_11_fu_2612_p1[22:0];

assign trunc_ln28_14_fu_2699_p1 = bitcast_ln28_12_fu_2685_p1[22:0];

assign trunc_ln28_15_fu_2717_p1 = bitcast_ln28_13_fu_2703_p1[22:0];

assign trunc_ln28_16_fu_1649_p1 = bitcast_ln28_14_fu_1635_p1[22:0];

assign trunc_ln28_17_fu_1700_p1 = bitcast_ln28_15_fu_1686_p1[22:0];

assign trunc_ln28_18_fu_1718_p1 = bitcast_ln28_16_fu_1704_p1[22:0];

assign trunc_ln28_19_fu_2792_p1 = bitcast_ln28_17_fu_2778_p1[22:0];

assign trunc_ln28_1_fu_1137_p1 = add_ln28_1_fu_1131_p2[5:0];

assign trunc_ln28_20_fu_2809_p1 = bitcast_ln28_18_fu_2796_p1[22:0];

assign trunc_ln28_21_fu_2883_p1 = bitcast_ln28_19_fu_2869_p1[22:0];

assign trunc_ln28_22_fu_2901_p1 = bitcast_ln28_20_fu_2887_p1[22:0];

assign trunc_ln28_23_fu_1792_p1 = bitcast_ln28_21_fu_1778_p1[22:0];

assign trunc_ln28_24_fu_1843_p1 = bitcast_ln28_22_fu_1829_p1[22:0];

assign trunc_ln28_25_fu_1861_p1 = bitcast_ln28_23_fu_1847_p1[22:0];

assign trunc_ln28_26_fu_2976_p1 = bitcast_ln28_24_fu_2962_p1[22:0];

assign trunc_ln28_27_fu_2993_p1 = bitcast_ln28_25_fu_2980_p1[22:0];

assign trunc_ln28_28_fu_3067_p1 = bitcast_ln28_26_fu_3053_p1[22:0];

assign trunc_ln28_29_fu_3085_p1 = bitcast_ln28_27_fu_3071_p1[22:0];

assign trunc_ln28_2_fu_1256_p1 = bitcast_ln28_fu_1242_p1[22:0];

assign trunc_ln28_30_fu_1935_p1 = bitcast_ln28_28_fu_1921_p1[22:0];

assign trunc_ln28_31_fu_3160_p1 = bitcast_ln28_29_fu_3146_p1[22:0];

assign trunc_ln28_32_fu_3177_p1 = bitcast_ln28_30_fu_3164_p1[22:0];

assign trunc_ln28_33_fu_3251_p1 = bitcast_ln28_31_fu_3237_p1[22:0];

assign trunc_ln28_34_fu_3269_p1 = bitcast_ln28_32_fu_3255_p1[22:0];

assign trunc_ln28_35_fu_4080_p1 = bitcast_ln28_33_fu_4066_p1[22:0];

assign trunc_ln28_36_fu_4097_p1 = bitcast_ln28_34_fu_4084_p1[22:0];

assign trunc_ln28_37_fu_1985_p1 = bitcast_ln28_35_fu_1971_p1[22:0];

assign trunc_ln28_38_fu_3343_p1 = bitcast_ln28_36_fu_3329_p1[22:0];

assign trunc_ln28_39_fu_3360_p1 = bitcast_ln28_37_fu_3347_p1[22:0];

assign trunc_ln28_3_fu_1307_p1 = bitcast_ln28_1_fu_1293_p1[22:0];

assign trunc_ln28_40_fu_3434_p1 = bitcast_ln28_38_fu_3420_p1[22:0];

assign trunc_ln28_41_fu_3452_p1 = bitcast_ln28_39_fu_3438_p1[22:0];

assign trunc_ln28_42_fu_4171_p1 = bitcast_ln28_40_fu_4157_p1[22:0];

assign trunc_ln28_43_fu_4188_p1 = bitcast_ln28_41_fu_4175_p1[22:0];

assign trunc_ln28_44_fu_2035_p1 = bitcast_ln28_42_fu_2021_p1[22:0];

assign trunc_ln28_45_fu_3526_p1 = bitcast_ln28_43_fu_3512_p1[22:0];

assign trunc_ln28_46_fu_3543_p1 = bitcast_ln28_44_fu_3530_p1[22:0];

assign trunc_ln28_47_fu_3617_p1 = bitcast_ln28_45_fu_3603_p1[22:0];

assign trunc_ln28_48_fu_3635_p1 = bitcast_ln28_46_fu_3621_p1[22:0];

assign trunc_ln28_49_fu_4262_p1 = bitcast_ln28_47_fu_4248_p1[22:0];

assign trunc_ln28_4_fu_1325_p1 = bitcast_ln28_2_fu_1311_p1[22:0];

assign trunc_ln28_50_fu_4279_p1 = bitcast_ln28_48_fu_4266_p1[22:0];

assign trunc_ln28_51_fu_2085_p1 = bitcast_ln28_49_fu_2071_p1[22:0];

assign trunc_ln28_52_fu_3709_p1 = bitcast_ln28_50_fu_3695_p1[22:0];

assign trunc_ln28_53_fu_3726_p1 = bitcast_ln28_51_fu_3713_p1[22:0];

assign trunc_ln28_54_fu_3800_p1 = bitcast_ln28_52_fu_3786_p1[22:0];

assign trunc_ln28_55_fu_3818_p1 = bitcast_ln28_53_fu_3804_p1[22:0];

assign trunc_ln28_56_fu_4353_p1 = bitcast_ln28_54_fu_4339_p1[22:0];

assign trunc_ln28_57_fu_4370_p1 = bitcast_ln28_55_fu_4357_p1[22:0];

assign trunc_ln28_58_fu_2135_p1 = bitcast_ln28_56_fu_2121_p1[22:0];

assign trunc_ln28_59_fu_3892_p1 = bitcast_ln28_57_fu_3878_p1[22:0];

assign trunc_ln28_5_fu_2424_p1 = bitcast_ln28_3_fu_2410_p1[22:0];

assign trunc_ln28_60_fu_3909_p1 = bitcast_ln28_58_fu_3896_p1[22:0];

assign trunc_ln28_61_fu_3983_p1 = bitcast_ln28_59_fu_3969_p1[22:0];

assign trunc_ln28_62_fu_4001_p1 = bitcast_ln28_60_fu_3987_p1[22:0];

assign trunc_ln28_63_fu_4444_p1 = bitcast_ln28_61_fu_4430_p1[22:0];

assign trunc_ln28_64_fu_4461_p1 = bitcast_ln28_62_fu_4448_p1[22:0];

assign trunc_ln28_65_fu_2185_p1 = bitcast_ln28_63_fu_2171_p1[22:0];

assign trunc_ln28_66_fu_4535_p1 = bitcast_ln28_64_fu_4521_p1[22:0];

assign trunc_ln28_67_fu_4552_p1 = bitcast_ln28_65_fu_4539_p1[22:0];

assign trunc_ln28_68_fu_4626_p1 = bitcast_ln28_66_fu_4612_p1[22:0];

assign trunc_ln28_69_fu_4644_p1 = bitcast_ln28_67_fu_4630_p1[22:0];

assign trunc_ln28_6_fu_2441_p1 = bitcast_ln28_4_fu_2428_p1[22:0];

assign trunc_ln28_70_fu_4719_p1 = bitcast_ln28_68_fu_4705_p1[22:0];

assign trunc_ln28_71_fu_4737_p1 = bitcast_ln28_69_fu_4723_p1[22:0];

assign trunc_ln28_72_fu_2235_p1 = bitcast_ln28_70_fu_2221_p1[22:0];

assign trunc_ln28_73_fu_4812_p1 = bitcast_ln28_71_fu_4798_p1[22:0];

assign trunc_ln28_74_fu_4829_p1 = bitcast_ln28_72_fu_4816_p1[22:0];

assign trunc_ln28_75_fu_4903_p1 = bitcast_ln28_73_fu_4889_p1[22:0];

assign trunc_ln28_76_fu_4921_p1 = bitcast_ln28_74_fu_4907_p1[22:0];

assign trunc_ln28_77_fu_4996_p1 = bitcast_ln28_75_fu_4982_p1[22:0];

assign trunc_ln28_78_fu_5014_p1 = bitcast_ln28_76_fu_5000_p1[22:0];

assign trunc_ln28_79_fu_2285_p1 = bitcast_ln28_77_fu_2271_p1[22:0];

assign trunc_ln28_7_fu_2515_p1 = bitcast_ln28_5_fu_2501_p1[22:0];

assign trunc_ln28_80_fu_5089_p1 = bitcast_ln28_78_fu_5075_p1[22:0];

assign trunc_ln28_81_fu_5106_p1 = bitcast_ln28_79_fu_5093_p1[22:0];

assign trunc_ln28_82_fu_5180_p1 = bitcast_ln28_80_fu_5166_p1[22:0];

assign trunc_ln28_83_fu_5198_p1 = bitcast_ln28_81_fu_5184_p1[22:0];

assign trunc_ln28_84_fu_5273_p1 = bitcast_ln28_82_fu_5259_p1[22:0];

assign trunc_ln28_85_fu_5291_p1 = bitcast_ln28_83_fu_5277_p1[22:0];

assign trunc_ln28_86_fu_2335_p1 = bitcast_ln28_84_fu_2321_p1[22:0];

assign trunc_ln28_87_fu_5366_p1 = bitcast_ln28_85_fu_5352_p1[22:0];

assign trunc_ln28_88_fu_5383_p1 = bitcast_ln28_86_fu_5370_p1[22:0];

assign trunc_ln28_89_fu_5457_p1 = bitcast_ln28_87_fu_5443_p1[22:0];

assign trunc_ln28_8_fu_2533_p1 = bitcast_ln28_6_fu_2519_p1[22:0];

assign trunc_ln28_90_fu_5475_p1 = bitcast_ln28_88_fu_5461_p1[22:0];

assign trunc_ln28_91_fu_5550_p1 = bitcast_ln28_89_fu_5536_p1[22:0];

assign trunc_ln28_92_fu_5568_p1 = bitcast_ln28_90_fu_5554_p1[22:0];

assign trunc_ln28_9_fu_1506_p1 = bitcast_ln28_7_fu_1492_p1[22:0];

assign trunc_ln28_fu_1071_p1 = sub_ln28_fu_1061_p2[5:0];

assign zext_ln14_1_fu_1025_p1 = select_ln28_53_fu_1017_p3;

assign zext_ln14_2_fu_2371_p1 = select_ln28_53_reg_5645;

assign zext_ln14_fu_1207_p1 = select_ln28_53_reg_5645;

assign zext_ln28_1_fu_1057_p1 = tmp_145_fu_1049_p3;

assign zext_ln28_2_fu_1183_p1 = tmp_151_fu_1173_p4;

assign zext_ln28_3_fu_1237_p1 = add_ln28_2_fu_1231_p2;

assign zext_ln28_4_fu_1392_p1 = tmp_152_fu_1385_p3;

assign zext_ln28_5_fu_1403_p1 = tmp_153_fu_1396_p3;

assign zext_ln28_6_fu_1202_p1 = tmp_155_fu_1194_p3;

assign zext_ln28_7_fu_1487_p1 = add_ln28_8_fu_1481_p2;

assign zext_ln28_fu_1045_p1 = tmp_144_fu_1037_p3;

assign zext_ln35_1_fu_2391_p1 = add_ln35_fu_2385_p2;

assign zext_ln35_fu_2381_p1 = tmp_fu_2374_p3;

always @ (posedge ap_clk) begin
    zext_ln14_1_reg_5652[12:6] <= 7'b0000000;
    or_ln25_reg_5760[0] <= 1'b1;
    zext_ln35_1_reg_5966[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_1
