# 5-stage-Piplelined-RISC-Processor
Designed a fully pipelined RV32I processor in Verilog
