#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jan  8 19:00:41 2026
# Process ID         : 33636
# Current directory  : D:/HDL_Environment
# Command line       : vivado.exe -mode batch -source tcl/program_board.tcl -journal D:/HDL_Environment/logs/vivado_build.jou -log D:/HDL_Environment/logs/vivado_build.log
# Log file           : D:/HDL_Environment/logs/vivado_build.log
# Journal file       : D:/HDL_Environment/logs/vivado_build.jou
# Running On         : LAPTOP-JJKUOBKD
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16869 MB
# Swap memory        : 11274 MB
# Total Virtual      : 28143 MB
# Available Virtual  : 10501 MB
#-----------------------------------------------------------
source tcl/program_board.tcl
# open_hw_manager
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 14 2025-05:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 500.867 ; gain = 3.973
# current_hw_target
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B9E853A
# set_property PROGRAM.FILE ../vga_proj.bit [current_hw_device]
ERROR: [Labtools 27-2149] File ../vga_proj.bit not found. Check file name and file permissions.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 19:00:52 2026...
