// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BankedStore(
  input         clock,
  output        io_sinkC_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sinkC_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
                io_sinkC_adr_bits_noop,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sinkC_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]  io_sinkC_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sinkC_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sinkC_adr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [63:0] io_sinkC_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output        io_sinkD_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sinkD_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
                io_sinkD_adr_bits_noop,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sinkD_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]  io_sinkD_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sinkD_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [63:0] io_sinkD_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output        io_sourceC_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sourceC_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceC_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]  io_sourceC_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceC_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output [63:0] io_sourceC_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output        io_sourceD_radr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sourceD_radr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceD_radr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]  io_sourceD_radr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceD_radr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sourceD_radr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output [63:0] io_sourceD_rdat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output        io_sourceD_wadr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sourceD_wadr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceD_wadr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]  io_sourceD_wadr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]  io_sourceD_wadr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input         io_sourceD_wadr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [63:0] io_sourceD_wdat_data	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
);

  wire        readEnable;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire        writeEnable;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire        readEnable_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire        writeEnable_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire        readEnable_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire        writeEnable_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire        readEnable_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire        writeEnable_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire [3:0]  sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] _cc_banks_3_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0] _cc_banks_2_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0] _cc_banks_1_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0] _cc_banks_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire        io_sinkC_adr_valid_0 = io_sinkC_adr_valid;
  wire        io_sinkC_adr_bits_noop_0 = io_sinkC_adr_bits_noop;
  wire [2:0]  io_sinkC_adr_bits_way_0 = io_sinkC_adr_bits_way;
  wire [9:0]  io_sinkC_adr_bits_set_0 = io_sinkC_adr_bits_set;
  wire [2:0]  io_sinkC_adr_bits_beat_0 = io_sinkC_adr_bits_beat;
  wire        io_sinkC_adr_bits_mask_0 = io_sinkC_adr_bits_mask;
  wire [63:0] io_sinkC_dat_data_0 = io_sinkC_dat_data;
  wire        io_sinkD_adr_valid_0 = io_sinkD_adr_valid;
  wire        io_sinkD_adr_bits_noop_0 = io_sinkD_adr_bits_noop;
  wire [2:0]  io_sinkD_adr_bits_way_0 = io_sinkD_adr_bits_way;
  wire [9:0]  io_sinkD_adr_bits_set_0 = io_sinkD_adr_bits_set;
  wire [2:0]  io_sinkD_adr_bits_beat_0 = io_sinkD_adr_bits_beat;
  wire [63:0] io_sinkD_dat_data_0 = io_sinkD_dat_data;
  wire        io_sourceC_adr_valid_0 = io_sourceC_adr_valid;
  wire [2:0]  io_sourceC_adr_bits_way_0 = io_sourceC_adr_bits_way;
  wire [9:0]  io_sourceC_adr_bits_set_0 = io_sourceC_adr_bits_set;
  wire [2:0]  io_sourceC_adr_bits_beat_0 = io_sourceC_adr_bits_beat;
  wire        io_sourceD_radr_valid_0 = io_sourceD_radr_valid;
  wire [2:0]  io_sourceD_radr_bits_way_0 = io_sourceD_radr_bits_way;
  wire [9:0]  io_sourceD_radr_bits_set_0 = io_sourceD_radr_bits_set;
  wire [2:0]  io_sourceD_radr_bits_beat_0 = io_sourceD_radr_bits_beat;
  wire        io_sourceD_radr_bits_mask_0 = io_sourceD_radr_bits_mask;
  wire        io_sourceD_wadr_valid_0 = io_sourceD_wadr_valid;
  wire [2:0]  io_sourceD_wadr_bits_way_0 = io_sourceD_wadr_bits_way;
  wire [9:0]  io_sourceD_wadr_bits_set_0 = io_sourceD_wadr_bits_set;
  wire [2:0]  io_sourceD_wadr_bits_beat_0 = io_sourceD_wadr_bits_beat;
  wire        io_sourceD_wadr_bits_mask_0 = io_sourceD_wadr_bits_mask;
  wire [63:0] io_sourceD_wdat_data_0 = io_sourceD_wdat_data;
  wire [3:0]  sinkC_req_bankSum = 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]  sinkC_req_ready_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sinkC_req_ready_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sinkC_req_out_bankEn_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sinkC_req_out_bankEn_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]  sinkC_req_ready = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [63:0] sourceC_req_data_0 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceC_req_data_1 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceC_req_data_2 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceC_req_data_3 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceD_rreq_data_0 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceD_rreq_data_1 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceD_rreq_data_2 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sourceD_rreq_data_3 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire        io_sourceC_adr_bits_noop = 1'h0;
  wire        io_sourceD_radr_bits_noop = 1'h0;
  wire        io_sourceD_wadr_bits_noop = 1'h0;
  wire        sourceC_req_wen = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire        sourceD_rreq_wen = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire        io_sinkD_adr_bits_mask = 1'h1;
  wire        io_sourceC_adr_bits_mask = 1'h1;
  wire        sinkC_req_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire        sinkD_req_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire        sourceD_wreq_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0] sinkC_req_words_0 = io_sinkC_dat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0] sinkD_req_words_0 = io_sinkD_dat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0] decodeC_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:180:85
  wire [63:0] decodeD_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:187:85
  wire [63:0] sourceD_wreq_words_0 = io_sourceD_wdat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0] sinkC_req_data_0 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkC_req_data_1 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkC_req_data_2 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkC_req_data_3 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0] sinkC_req_a_hi = {io_sinkC_adr_bits_way_0, io_sinkC_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0] sinkC_req_a = {sinkC_req_a_hi, io_sinkC_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [3:0]  sourceC_req_bankSum = sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]  sinkC_req_select_shiftAmount = sinkC_req_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]  sinkC_req_select = 4'h1 << sinkC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [3:0]  _sinkC_req_io_sinkC_adr_ready_T_1 = 4'hF >> sinkC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire        io_sinkC_adr_ready_0 = _sinkC_req_io_sinkC_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [13:0] sinkC_req_index = sinkC_req_a[15:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]  sinkC_req_out_bankSel_lo = sinkC_req_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]  sinkC_req_out_bankSel_hi = sinkC_req_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  assign sinkC_req_bankSel =
    io_sinkC_adr_valid_0
      ? {sinkC_req_out_bankSel_hi, sinkC_req_out_bankSel_lo}
        & {4{io_sinkC_adr_bits_mask_0}}
      : 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [3:0]  sinkC_req_bankEn = io_sinkC_adr_bits_noop_0 ? 4'h0 : sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:24
  wire [63:0] sinkD_req_data_0 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkD_req_data_1 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkD_req_data_2 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sinkD_req_data_3 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0] sinkD_req_a_hi = {io_sinkD_adr_bits_way_0, io_sinkD_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0] sinkD_req_a = {sinkD_req_a_hi, io_sinkD_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]  sinkD_req_select_shiftAmount = sinkD_req_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]  sinkD_req_select = 4'h1 << sinkD_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [3:0]  sinkD_req_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]  sinkD_req_ready_lo = {~(sinkD_req_bankSum[1]), ~(sinkD_req_bankSum[0])};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71}
  wire [1:0]  sinkD_req_ready_hi = {~(sinkD_req_bankSum[3]), ~(sinkD_req_bankSum[2])};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71}
  wire [3:0]  sinkD_req_ready = {sinkD_req_ready_hi, sinkD_req_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]  _sinkD_req_io_sinkD_adr_ready_T_1 =
    sinkD_req_ready >> sinkD_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire        io_sinkD_adr_ready_0 = _sinkD_req_io_sinkD_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [13:0] sinkD_req_index = sinkD_req_a[15:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]  sinkD_req_out_bankSel_lo = sinkD_req_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]  sinkD_req_out_bankSel_hi = sinkD_req_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]  sinkD_req_bankSel =
    io_sinkD_adr_valid_0 ? {sinkD_req_out_bankSel_hi, sinkD_req_out_bankSel_lo} : 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49}
  wire [1:0]  sinkD_req_out_bankEn_lo = sinkD_req_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sinkD_req_out_bankEn_hi = sinkD_req_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]  sinkD_req_bankEn =
    io_sinkD_adr_bits_noop_0
      ? 4'h0
      : sinkD_req_bankSel & {sinkD_req_out_bankEn_hi, sinkD_req_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{24,55,72}
  wire [12:0] sourceC_req_a_hi = {io_sourceC_adr_bits_way_0, io_sourceC_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0] sourceC_req_a = {sourceC_req_a_hi, io_sourceC_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]  sourceC_req_select_shiftAmount = sourceC_req_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]  sourceC_req_select = 4'h1 << sourceC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [1:0]  sourceC_req_ready_lo =
    {~(sourceC_req_bankSum[1]), ~(sourceC_req_bankSum[0])};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71}
  wire [1:0]  sourceC_req_ready_hi =
    {~(sourceC_req_bankSum[3]), ~(sourceC_req_bankSum[2])};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71}
  wire [3:0]  sourceC_req_ready = {sourceC_req_ready_hi, sourceC_req_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]  _sourceC_req_io_sourceC_adr_ready_T_1 =
    sourceC_req_ready >> sourceC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire        io_sourceC_adr_ready_0 = _sourceC_req_io_sourceC_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [13:0] sourceC_req_index = sourceC_req_a[15:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]  sourceC_req_out_bankSel_lo = sourceC_req_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]  sourceC_req_out_bankSel_hi = sourceC_req_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]  sourceC_req_bankSel =
    io_sourceC_adr_valid_0
      ? {sourceC_req_out_bankSel_hi, sourceC_req_out_bankSel_lo}
      : 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49}
  wire [1:0]  sourceC_req_out_bankEn_lo = sourceC_req_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sourceC_req_out_bankEn_hi = sourceC_req_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]  sourceC_req_bankEn =
    sourceC_req_bankSel & {sourceC_req_out_bankEn_hi, sourceC_req_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  wire [12:0] sourceD_rreq_a_hi =
    {io_sourceD_radr_bits_way_0, io_sourceD_radr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0] sourceD_rreq_a = {sourceD_rreq_a_hi, io_sourceD_radr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]  sourceD_rreq_select_shiftAmount = sourceD_rreq_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]  sourceD_rreq_select = 4'h1 << sourceD_rreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [3:0]  sourceD_rreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]  sourceD_rreq_ready_lo =
    {~(sourceD_rreq_bankSum[1] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[0] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]  sourceD_rreq_ready_hi =
    {~(sourceD_rreq_bankSum[3] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[2] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]  sourceD_rreq_ready = {sourceD_rreq_ready_hi, sourceD_rreq_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]  _sourceD_rreq_io_sourceD_radr_ready_T_1 =
    sourceD_rreq_ready >> sourceD_rreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire        io_sourceD_radr_ready_0 = _sourceD_rreq_io_sourceD_radr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [13:0] sourceD_rreq_index = sourceD_rreq_a[15:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]  sourceD_rreq_out_bankSel_lo = sourceD_rreq_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]  sourceD_rreq_out_bankSel_hi = sourceD_rreq_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]  sourceD_rreq_bankSel =
    io_sourceD_radr_valid_0
      ? {sourceD_rreq_out_bankSel_hi, sourceD_rreq_out_bankSel_lo}
        & {4{io_sourceD_radr_bits_mask_0}}
      : 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [1:0]  sourceD_rreq_out_bankEn_lo = sourceD_rreq_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sourceD_rreq_out_bankEn_hi = sourceD_rreq_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]  sourceD_rreq_bankEn =
    sourceD_rreq_bankSel & {sourceD_rreq_out_bankEn_hi, sourceD_rreq_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  wire [63:0] sourceD_wreq_data_0 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sourceD_wreq_data_1 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sourceD_wreq_data_2 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0] sourceD_wreq_data_3 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0] sourceD_wreq_a_hi =
    {io_sourceD_wadr_bits_way_0, io_sourceD_wadr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0] sourceD_wreq_a = {sourceD_wreq_a_hi, io_sourceD_wadr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]  sourceD_wreq_select_shiftAmount = sourceD_wreq_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]  sourceD_wreq_select = 4'h1 << sourceD_wreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [3:0]  sourceD_wreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]  sourceD_wreq_ready_lo =
    {~(sourceD_wreq_bankSum[1] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[0] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]  sourceD_wreq_ready_hi =
    {~(sourceD_wreq_bankSum[3] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[2] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]  sourceD_wreq_ready = {sourceD_wreq_ready_hi, sourceD_wreq_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]  _sourceD_wreq_io_sourceD_wadr_ready_T_1 =
    sourceD_wreq_ready >> sourceD_wreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire        io_sourceD_wadr_ready_0 = _sourceD_wreq_io_sourceD_wadr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [13:0] sourceD_wreq_index = sourceD_wreq_a[15:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]  sourceD_wreq_out_bankSel_lo = sourceD_wreq_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]  sourceD_wreq_out_bankSel_hi = sourceD_wreq_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]  sourceD_wreq_bankSel =
    io_sourceD_wadr_valid_0
      ? {sourceD_wreq_out_bankSel_hi, sourceD_wreq_out_bankSel_lo}
        & {4{io_sourceD_wadr_bits_mask_0}}
      : 4'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [1:0]  sourceD_wreq_out_bankEn_lo = sourceD_wreq_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]  sourceD_wreq_out_bankEn_hi = sourceD_wreq_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]  sourceD_wreq_bankEn =
    sourceD_wreq_bankSel & {sourceD_wreq_out_bankEn_hi, sourceD_wreq_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  assign sinkD_req_bankSum = sourceC_req_bankSel | sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  assign sourceD_wreq_bankSum = sinkD_req_bankSel | sinkD_req_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  assign sourceD_rreq_bankSum = sourceD_wreq_bankSel | sourceD_wreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  wire        regout_en =
    sinkC_req_bankEn[0] | sourceC_req_bankEn[0] | sinkD_req_bankEn[0]
    | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire        regout_sel_0 = sinkC_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_1 = sourceC_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_2 = sinkD_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_3 = sourceD_wreq_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_4 = sourceD_rreq_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_wen = regout_sel_0 | ~regout_sel_1 & (regout_sel_2 | regout_sel_3);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [13:0] regout_idx =
    regout_sel_0
      ? sinkC_req_index
      : regout_sel_1
          ? sourceC_req_index
          : regout_sel_2
              ? sinkD_req_index
              : regout_sel_3 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0] regout_data =
    regout_sel_0
      ? sinkC_req_data_0
      : regout_sel_1
          ? 64'h0
          : regout_sel_2 ? sinkD_req_data_0 : regout_sel_3 ? sourceD_wreq_data_0 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_2 = regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_2 = ~regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg         regout_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0] regout_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0] regout_0 = regout_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire        regout_en_1 =
    sinkC_req_bankEn[1] | sourceC_req_bankEn[1] | sinkD_req_bankEn[1]
    | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire        regout_sel_0_1 = sinkC_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_1_1 = sourceC_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_2_1 = sinkD_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_3_1 = sourceD_wreq_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_4_1 = sourceD_rreq_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_wen_1 =
    regout_sel_0_1 | ~regout_sel_1_1 & (regout_sel_2_1 | regout_sel_3_1);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [13:0] regout_idx_1 =
    regout_sel_0_1
      ? sinkC_req_index
      : regout_sel_1_1
          ? sourceC_req_index
          : regout_sel_2_1
              ? sinkD_req_index
              : regout_sel_3_1 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0] regout_data_1 =
    regout_sel_0_1
      ? sinkC_req_data_1
      : regout_sel_1_1
          ? 64'h0
          : regout_sel_2_1
              ? sinkD_req_data_1
              : regout_sel_3_1 ? sourceD_wreq_data_1 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_1 = regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_1 = ~regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg         regout_REG_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0] regout_r_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0] regout_1 = regout_r_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire        regout_en_2 =
    sinkC_req_bankEn[2] | sourceC_req_bankEn[2] | sinkD_req_bankEn[2]
    | sourceD_wreq_bankEn[2] | sourceD_rreq_bankEn[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire        regout_sel_0_2 = sinkC_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_1_2 = sourceC_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_2_2 = sinkD_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_3_2 = sourceD_wreq_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_4_2 = sourceD_rreq_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_wen_2 =
    regout_sel_0_2 | ~regout_sel_1_2 & (regout_sel_2_2 | regout_sel_3_2);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [13:0] regout_idx_2 =
    regout_sel_0_2
      ? sinkC_req_index
      : regout_sel_1_2
          ? sourceC_req_index
          : regout_sel_2_2
              ? sinkD_req_index
              : regout_sel_3_2 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0] regout_data_2 =
    regout_sel_0_2
      ? sinkC_req_data_2
      : regout_sel_1_2
          ? 64'h0
          : regout_sel_2_2
              ? sinkD_req_data_2
              : regout_sel_3_2 ? sourceD_wreq_data_2 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_0 = regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_0 = ~regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg         regout_REG_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0] regout_r_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0] regout_2 = regout_r_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire        regout_en_3 =
    sinkC_req_bankEn[3] | sourceC_req_bankEn[3] | sinkD_req_bankEn[3]
    | sourceD_wreq_bankEn[3] | sourceD_rreq_bankEn[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire        regout_sel_0_3 = sinkC_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_1_3 = sourceC_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_2_3 = sinkD_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_3_3 = sourceD_wreq_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_sel_4_3 = sourceD_rreq_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire        regout_wen_3 =
    regout_sel_0_3 | ~regout_sel_1_3 & (regout_sel_2_3 | regout_sel_3_3);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [13:0] regout_idx_3 =
    regout_sel_0_3
      ? sinkC_req_index
      : regout_sel_1_3
          ? sourceC_req_index
          : regout_sel_2_3
              ? sinkD_req_index
              : regout_sel_3_3 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0] regout_data_3 =
    regout_sel_0_3
      ? sinkC_req_data_3
      : regout_sel_1_3
          ? 64'h0
          : regout_sel_2_3
              ? sinkD_req_data_3
              : regout_sel_3_3 ? sourceD_wreq_data_3 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable = regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable = ~regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg         regout_REG_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0] regout_r_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0] regout_3 = regout_r_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  reg  [3:0]  regsel_sourceC_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:39
  reg  [3:0]  regsel_sourceC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31
  reg  [3:0]  regsel_sourceD_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:39
  reg  [3:0]  regsel_sourceD;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:31
  assign decodeC_0 =
    (regsel_sourceC[0] ? regout_0 : 64'h0) | (regsel_sourceC[1] ? regout_1 : 64'h0)
    | (regsel_sourceC[2] ? regout_2 : 64'h0) | (regsel_sourceC[3] ? regout_3 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :175:31, :179:{23,38}, :180:85
  wire [63:0] io_sourceC_dat_data_0 = decodeC_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:180:85
  assign decodeD_0 =
    (regsel_sourceD[0] ? regout_0 : 64'h0) | (regsel_sourceD[1] ? regout_1 : 64'h0)
    | (regsel_sourceD[2] ? regout_2 : 64'h0) | (regsel_sourceD[3] ? regout_3 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :176:31, :186:{23,38}, :187:85
  wire [63:0] io_sourceD_rdat_data_0 = decodeD_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:187:85
  always @(posedge clock) begin
    regout_REG <= ~regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r <= _cc_banks_0_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_1 <= ~regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_1)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_1 <= _cc_banks_1_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_2 <= ~regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_2)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_2 <= _cc_banks_2_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_3 <= ~regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_3)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_3 <= _cc_banks_3_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regsel_sourceC_REG <= sourceC_req_bankEn;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :175:39
    regsel_sourceC <= regsel_sourceC_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:{31,39}
    regsel_sourceD_REG <= sourceD_rreq_bankEn;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :176:39
    regsel_sourceD <= regsel_sourceD_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:{31,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:8];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        regout_REG = _RANDOM[4'h0][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
        regout_r = {_RANDOM[4'h0][31:1], _RANDOM[4'h1], _RANDOM[4'h2][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_REG_1 = _RANDOM[4'h2][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_1 = {_RANDOM[4'h2][31:2], _RANDOM[4'h3], _RANDOM[4'h4][1:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_2 = _RANDOM[4'h4][2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_2 = {_RANDOM[4'h4][31:3], _RANDOM[4'h5], _RANDOM[4'h6][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_3 = _RANDOM[4'h6][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_3 = {_RANDOM[4'h6][31:4], _RANDOM[4'h7], _RANDOM[4'h8][3:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regsel_sourceC_REG = _RANDOM[4'h8][7:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :175:39
        regsel_sourceC = _RANDOM[4'h8][11:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :175:31
        regsel_sourceD_REG = _RANDOM[4'h8][15:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :176:39
        regsel_sourceD = _RANDOM[4'h8][19:16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :176:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cc_banks_16384x64 cc_banks_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_2 | writeEnable_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_0_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  cc_banks_16384x64 cc_banks_1_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_1 | writeEnable_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_1_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  cc_banks_16384x64 cc_banks_2_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_0 | writeEnable_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_2_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  cc_banks_16384x64 cc_banks_3_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable | writeEnable),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_3_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign io_sinkC_adr_ready = io_sinkC_adr_ready_0;
  assign io_sinkD_adr_ready = io_sinkD_adr_ready_0;
  assign io_sourceC_adr_ready = io_sourceC_adr_ready_0;
  assign io_sourceC_dat_data = io_sourceC_dat_data_0;
  assign io_sourceD_radr_ready = io_sourceD_radr_ready_0;
  assign io_sourceD_rdat_data = io_sourceD_rdat_data_0;
  assign io_sourceD_wadr_ready = io_sourceD_wadr_ready_0;
endmodule

