FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Paravirt target for a generic QEMU e500 machine
 *
 * This is intended to be a flexible device-tree-driven platform, not fixed
 * to a particular piece of hardware or a particular spec of virtual hardware,
 * beyond the assumption of an e500-family CPU.  Some things are still hardcoded
 * here, such as MPIC, but this is a limitation of the current code rather than
 * an interface contract with QEMU.
 *
 * Copyright 2012 Freescale Semiconductor Inc.
 */

#include <linux/kernel.h>
/* bench 15661.3.0 150ff183d26e */
/* bench 15661.3.1 4f95d9c09b9c */
/* bench 15661.3.2 9797f0321458 */
/* bench 15661.3.3 3869f996e3b7 */
/* bench 15661.3.4 f33134924493 */
/* bench 15661.3.5 71a8c2edcb08 */
/* bench 15661.3.6 964cc8ba9a3c */
/* bench 15661.3.7 6c5dd487df66 */
/* bench 15661.3.8 27b54b625f26 */
/* bench 15661.3.9 f9a90ea2bc7e */
#include <linux/pgtable.h>
#include <asm/machdep.h>
#include <asm/time.h>
#include <asm/udbg.h>
#include <asm/mpic.h>
#include <asm/swiotlb.h>
#include <sysdev/fsl_soc.h>
#include <sysdev/fsl_pci.h>
#include "smp.h"
#include "mpc85xx.h"

void __init qemu_e500_pic_init(void)
{
	struct mpic *mpic;
	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
		MPIC_ENABLE_COREINT;

	mpic = mpic_alloc(NULL, 0, flags, 0, 256, " OpenPIC  ");

	BUG_ON(mpic == NULL);
	mpic_init(mpic);
}

static void __init qemu_e500_setup_arch(void)
{
	ppc_md.progress("qemu_e500_setup_arch()", 0);

	fsl_pci_assign_primary();
	swiotlb_detect_4g();
	mpc85xx_smp_init();
}

/*
 * Called very early, device-tree isn't unflattened
 */
static int __init qemu_e500_probe(void)
{
	return !!of_machine_is_compatible("fsl,qemu-e500");
}

machine_arch_initcall(qemu_e500, mpc85xx_common_publish_devices);
/* bench 6991.3.0 c95d81ecbca4 */
/* bench 6991.3.1 86071c4bab02 */
/* bench 6991.3.2 17c2cbdffba5 */
/* bench 6991.3.3 d5e222fc388c */
/* bench 6991.3.4 70dc8adaba5f */
/* bench 6991.3.5 6634f58fb7a1 */
/* bench 6991.3.6 1b02db25b2a4 */
/* bench 6991.3.7 5f0f84371698 */
/* bench 6991.3.8 724a7e12e197 */
/* bench 6991.3.9 d0684a7613b1 */
/* bench 6991.3.10 8fd995a32292 */
/* bench 6991.3.11 2130eecd5ad5 */
/* bench 6991.3.12 f6387afa250f */
/* bench 6991.3.13 7e32e6bc13f4 */
/* bench 6991.3.14 da6b8fba9908 */
define_machine(qemu_e500) {
	.name			= "QEMU e500",
	.probe			= qemu_e500_probe,
	.setup_arch		= qemu_e500_setup_arch,
	.init_IRQ		= qemu_e500_pic_init,
#ifdef CONFIG_PCI
	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
	.pcibios_fixup_phb      = fsl_pcibios_fixup_phb,
#endif
	.get_irq		= mpic_get_coreint_irq,
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};
