#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 06:06:23 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {eth_rst_n} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_rst_n} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_tx_ctl} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 4)] | Port eth_tx_ctl has been placed at location R13, whose type is share pin.
Executing : def_port {eth_tx_ctl} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txc} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 5)] | Port eth_txc has been placed at location V17, whose type is share pin.
Executing : def_port {eth_txc} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[0]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 6)] | Port eth_txd[0] has been placed at location T12, whose type is share pin.
Executing : def_port {eth_txd[0]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 7)] | Port eth_txd[1] has been placed at location V13, whose type is share pin.
Executing : def_port {eth_txd[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_txd[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_txd[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 9)] | Port eth_txd[3] has been placed at location V14, whose type is share pin.
Executing : def_port {eth_txd[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rx_ctl} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 10)] | Port eth_rx_ctl has been placed at location U12, whose type is share pin.
Executing : def_port {eth_rx_ctl} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxc} LOC=P15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rxc} LOC=P15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxd[0]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 12)] | Port eth_rxd[0] has been placed at location V9, whose type is share pin.
Executing : def_port {eth_rxd[0]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxd[1]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 13)] | Port eth_rxd[1] has been placed at location U9, whose type is share pin.
Executing : def_port {eth_rxd[1]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxd[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 14)] | Port eth_rxd[2] has been placed at location V11, whose type is share pin.
Executing : def_port {eth_rxd[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxd[3]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 15)] | Port eth_rxd[3] has been placed at location U11, whose type is share pin.
Executing : def_port {eth_rxd[3]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 16)] Object 'sys_clk' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {sys_rst_n} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/11_eth_udp_loop/project/device_map/eth_udp_loop.pcf(line number: 17)] | Port sys_rst_n has been placed at location G14, whose type is share pin.
Executing : def_port {sys_rst_n} LOC=G14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 10%.
First map gop timing takes 0.73 sec
Worst slack after clock region global placement is 3321
Wirelength after clock region global placement is 17439 and checksum is 16D38D69B0B243E2.
1st GP placement takes 1.50 sec.

Phase 1.2 Clock placement started.
Mapping instance u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/gopclkgate to IOCKB_9_154.
Mapping instance u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/gopclkbufg to USCM_155_270.
Clock placement takes 0.05 sec.

Wirelength after Pre Global Placement is 17439 and checksum is 16D38D69B0B243E2.
Pre global placement takes 1.72 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst eth_rst_n_obuf/opit_1 on IOLHR_16_0.
Placed fixed group with base inst eth_rx_ctl_ibuf/opit_1 on IOLHR_16_30.
Placed fixed group with base inst eth_rxc_ibuf/opit_1 on IOLHR_16_174.
Placed fixed group with base inst eth_rxd_ibuf[0]/opit_1 on IOLHR_16_6.
Placed fixed group with base inst eth_rxd_ibuf[1]/opit_1 on IOLHR_16_12.
Placed fixed group with base inst eth_rxd_ibuf[2]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst eth_rxd_ibuf[3]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst eth_tx_ctl_obuf/opit_1 on IOLHR_16_72.
Placed fixed group with base inst eth_txc_obuf/opit_1 on IOLHR_16_78.
Placed fixed group with base inst eth_txd_obuf[0]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst eth_txd_obuf[1]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst eth_txd_obuf[2]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst eth_txd_obuf[3]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOLHR_16_342.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/gopclkbufg on USCM_155_270.
Placed fixed instance u_gmii_to_rgmii/u_rgmii_rx/u_GTP_IOCLKBUF/gopclkgate on IOCKB_9_154.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3752.
	13 iterations finished.
	Final slack 641.
Super clustering done.
Design Utilization : 10%.
Worst slack after global placement is 4111
2nd GP placement takes 0.70 sec.

Wirelength after global placement is 16589 and checksum is D6963B6398C742F8.
Global placement takes 0.78 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 636 LUT6 in collection, pack success:47
Packing LUT6D takes 0.20 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 17155 and checksum is DD4D4F6E06188AAA.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3752.
	14 iterations finished.
	Final slack 651.
Super clustering done.
Design Utilization : 10%.
Worst slack after post global placement is 2049
3rd GP placement takes 0.50 sec.

Wirelength after post global placement is 16427 and checksum is 499E5AC9C4152786.
Packing LUT6D started.
I: LUT6D pack result: There are 542 LUT6 in collection, pack success:3
Packing LUT6D takes 0.14 sec.
Post global placement takes 0.84 sec.

Phase 4 Legalization started.
The average distance in LP is 0.862117.
Wirelength after legalization is 21150 and checksum is 8229F1D867135C0F.
Legalization takes 0.11 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 3530.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 21150 and checksum is 8229F1D867135C0F.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 3530, TNS before detailed placement is 0. 
Worst slack after detailed placement is 3530, TNS after detailed placement is 0. 
Swapping placement takes 0.06 sec.

Wirelength after detailed placement is 21150 and checksum is 8229F1D867135C0F.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 3530, TNS after placement is 0.
Placement done.
Total placement takes 4.19 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.60 sec.
Setup STE netlist take 73 msec.
Dispose control chain take 68 msec.
Collect const net info take 29 msec.
Total nets for routing: 2804.
Total loads for routing: 11057.
Direct connect net size: 545
Build all design net take 80 msec.
Worst slack is 3530, TNS before route is 0.
Processing design graph takes 0.26 sec.
Delay table total memory: 0.23466110 MB
Route graph total memory: 45.17423820 MB
Route design total memory: 4.13176727 MB
Global routing takes 0.00 sec.
Total 2802 subnets.
Unrouted clock nets at iteration 0 (0.013 sec): 0
Total route nets size: 2799
Pre route takes 1.328 sec
Unrouted general nets at iteration 2 (MT total route time: 0.643 sec): 2487(overused: 13657)
Unrouted general nets at iteration 3 (MT total route time: 0.626 sec): 2013(overused: 10030)
Unrouted general nets at iteration 4 (MT total route time: 0.460 sec): 1633(overused: 6286)
Unrouted general nets at iteration 5 (MT total route time: 0.330 sec): 1247(overused: 3992)
Unrouted general nets at iteration 6 (MT total route time: 0.242 sec): 981(overused: 2604)
Unrouted general nets at iteration 7 (MT total route time: 0.156 sec): 748(overused: 1880)
Unrouted general nets at iteration 8 (MT total route time: 0.123 sec): 526(overused: 1224)
Unrouted general nets at iteration 9 (MT total route time: 0.086 sec): 369(overused: 785)
Unrouted general nets at iteration 10 (MT total route time: 0.065 sec): 224(overused: 460)
Unrouted general nets at iteration 11 (MT total route time: 0.037 sec): 162(overused: 292)
Unrouted general nets at iteration 12 (MT total route time: 0.033 sec): 101(overused: 190)
Unrouted general nets at iteration 13 (MT total route time: 0.018 sec): 65(overused: 106)
Unrouted general nets at iteration 14 (MT total route time: 0.013 sec): 44(overused: 66)
Unrouted general nets at iteration 15 (MT total route time: 0.008 sec): 29(overused: 50)
Unrouted general nets at iteration 16 (MT total route time: 0.005 sec): 20(overused: 31)
Unrouted general nets at iteration 17 (MT total route time: 0.006 sec): 19(overused: 36)
Unrouted general nets at iteration 18 (MT total route time: 0.005 sec): 17(overused: 26)
Unrouted general nets at iteration 19 (MT total route time: 0.005 sec): 17(overused: 32)
Unrouted general nets at iteration 20 (MT total route time: 0.004 sec): 11(overused: 20)
Unrouted general nets at iteration 21 (MT total route time: 0.005 sec): 10(overused: 16)
Unrouted general nets at iteration 22 (MT total route time: 0.005 sec): 4(overused: 6)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 2(overused: 2)
Unrouted general nets at iteration 24 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.008 sec
Unrouted nets at iteration 25 (0.011 sec): 0
Detailed routing takes 4.71 sec.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 1.37 sec.
Sort Original Nets take 0.001 sec
Build solution node for device pins which were mapped to more than one design pin take 0.003 sec
Total net: 2804, route succeed net: 2804
Generate routing result take 0.004 sec
Handle PERMUX permutation take 0.116 sec
Handle const net take 0.005 sec
Handle route through take 0.002 sec
Handle loads' routing node take 0.016 sec
Used SRB routing arc is 25612.
Finish routing takes 0.17 sec.
Total routing takes 7.77 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 414      | 3075          | 14                 
|   FF                        | 1106     | 24600         | 5                  
|   LUT                       | 1331     | 12300         | 11                 
|   LUT-FF pairs              | 487      | 12300         | 4                  
| Use of CLMS                 | 165      | 1375          | 12                 
|   FF                        | 529      | 11000         | 5                  
|   LUT                       | 511      | 5500          | 10                 
|   LUT-FF pairs              | 150      | 5500          | 3                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0.5      | 55            | 1                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 183      | 3150          | 6                  
| Use of HCKB                 | 2        | 48            | 5                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 14       | 150           | 10                 
|   IOBD                      | 7        | 72            | 10                 
|   IOBS                      | 7        | 78            | 9                  
| Use of IOCKB                | 1        | 12            | 9                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 14       | 150           | 10                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'eth_udp_loop' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:24s
Action pnr: CPU time elapsed is 0h:0m:20s
Action pnr: Process CPU time elapsed is 0h:0m:25s
Current time: Fri Nov 21 06:06:46 2025
Action pnr: Peak memory pool usage is 991 MB
