{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709506117051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709506117052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  3 16:48:36 2024 " "Processing started: Sun Mar  3 16:48:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709506117052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709506117052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709506117052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709506118022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709506118022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bit " "Found entity 1: subtractor_4bit" {  } { { "subtractor_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/subtractor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit " "Found entity 1: alu_4bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135931 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" alu_4bit_tb.sv(98) " "Verilog HDL syntax error at alu_4bit_tb.sv(98) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu_4bit_tb.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit_tb.sv" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1709506135936 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_4bit_tb alu_4bit_tb.sv(4) " "Ignored design unit \"alu_4bit_tb\" at alu_4bit_tb.sv(4) due to previous errors" {  } { { "alu_4bit_tb.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit_tb.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1709506135937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu_4bit_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4bit " "Found entity 1: multiplier_4bit" {  } { { "multiplier_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/multiplier_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_4bit " "Found entity 1: divider_4bit" {  } { { "divider_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/and_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/or_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "xor_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/xor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_4bit " "Found entity 1: shiftLeft_4bit" {  } { { "shiftLeft_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftLeft_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_4bit " "Found entity 1: shiftRight_4bit" {  } { { "shiftRight_4bit.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftRight_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709506135988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709506135988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709506136065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar  3 16:48:56 2024 " "Processing ended: Sun Mar  3 16:48:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709506136065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709506136065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709506136065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709506136065 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709506136773 ""}
