# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Clock_Example.srcs/sources_1/new/testclk.vhd" \
"../../../../Clock_Example.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Clock_Example.ip_user_files/bd/design_1/ip/design_1_testclk_0_0/sim/design_1_testclk_0_0.vhd" \
"../../../../Clock_Example.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
