<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<!-- #BeginTemplate "sopc_template.dwt" -->

<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<meta content="IE=Edge" http-equiv="X-UA-Compatible" />
<!-- #BeginEditable "doctitle" -->
<title>IP核</title>
<!-- #EndEditable -->
<!-- #BeginEditable "description" -->
<meta content="insert DESCRIPTION here" name="description" />
<!-- #EndEditable -->
<meta content="en-us" http-equiv="Content-Language" />
<meta content="General" name="rating" />
<meta content="no" http-equiv="imagetoolbar" />
<meta content="Copyright 2015, Pat Geary  http://genealogy-web-creations.com/ All Rights Reserved" name="copyright" />
<!-- 
*********************************
Design by: Genealogy Web Creations
http://www.genealogy-web-creations.com/
Release Date: May 2015
*********************************
-->
<!-- main css -->
<link href="../styles/site.css" rel="stylesheet" type="text/css" />
<!-- media queries css -->
<link href="../styles/media-queries.css" rel="stylesheet" type="text/css" />
<!-- css3-mediaqueries.js for IE less than 9 --><!--[if lt IE 9]>
<script src="http://css3-mediaqueries-js.googlecode.com/svn/trunk/css3-mediaqueries.js">


</script>
<![endif]-->
<meta content="width=device-width; initial-scale=1.0" name="viewport" />
</head>

<body>

<!-- Page Container begins here -->
<div id="outerWrapper">
	<!-- Masthead begins here -->
	<div id="header">
		<img alt="" src="../images/title_pic.png" style="height: 170px; width: 699px" /></div>
	<!-- Masthead ends here -->
	<!-- Top Navigation begins here -->
	<div id="topNavigation">
		<ul>
			<li><a href="../index.html" title="Home">主页</a></li>
			<li><a href="../about.html" title="About">关于</a></li>
			<li><a href="../contact.html" title="Contact">联系</a></li>
			<li><a href="../links.html" title="Links">课程</a></li>
			<li><a href="../search.html" title="Search">搜索</a></li>
			<li><a href="../site-map.html" title="Site Map">站点地图</a></li>
		</ul>
	</div>
	<!-- Top Navigation ends here -->
	<!-- Columns Container begins here -->
	<div id="contentWrapper">
		<!-- Left Sidebar Begins Here	-->
		<div id="leftColumn1">
			<!--	Sectional Menu Begins Here	-->
			<p class="heading">课程</p>
			<ul>
				<li><a href="../sopc/目录.htm" title="SOPC">SOPC</a></li>
				<li><a href="../embeddedsys/coming.html" title="嵌入式系统应用">嵌入式系统应用</a></li>
				<li><a href="../ecircuit/from-name.htm" title="电子线路设计">电子线路设计</a></li>
			</ul>
			
			<!--	Sectional Menu ends Here	-->
			<p class="heading">教学相长</p>
			<p>认真教书，认真学习</p>
		</div>
		<!-- Left Sidebar ends Here	-->
		<!--Main Content Area Begins Here-->
		<div id="content">
			<div style="color: red; background-color: #000000;"  >
					<div id="content1" onclick="document.all.child1.style.display=(document.all.child1.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第一章 概述</div> 
					<div id="child1" align="left" style="display:none"> 
						1.<a href="SOPC基本概念.htm">SOPC系统的基本概念</a> <br> 
						2.<a href="IP-core.htm">IP核</a> <br> 
						3.<a href="sopc-dev-process.htm">SOPC开发基本流程</a> <br> 
						4.<a href="NiosII-introduction.htm">Nios II处理器介绍</a> <br>
						5.<a href="FPGA-implemented-sopc.htm">用FPGA实现SOPC</a><br>
						6.<a href="nios-app.htm">应用</a><br>
					</div> 
					
					<div id="content2" onclick="document.all.child2.style.display=(document.all.child2.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第二章 Nios II处理器体系结构 </div> 
					<div id="child2" align="left" style="display:none"> 
						1.<a href="NiosII-architecture.htm">Nios II处理器结构</a> <br> 
						2.<a href="Nios-architecture/nios-register.htm">Nios II寄存器的配置</a> <br> 
						3.<a href="Nios-architecture/nios-alu.htm">ALU</a> <br>
						4.<a href="Nios-architecture/operating-modes.htm">Nios II处理器运行模式及</a><br>
						  <a href="Nios-architecture/exception.htm">异常和中断</a> <br>
						5.<a href="Nios-architecture/memory.htm">存储器和外设访问</a><br>
						附录：<a href="Nios-architecture/implement-cpu-instruction.htm">计算机指令执行</a><br>
					</div> 
					<div id="content3" onclick="document.all.child3.style.display=(document.all.child3.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第三章 Avalon接口规范 </div> 
					<div id="child3" style="display:none"> 
						1.<a href="avalon/avalon-introduction.htm">Avalon总线简介</a> <br> 
						2.<a href="avalon/avalon-concept.htm">Avalon总线基本概念</a> <br> 
						3.<a href="avalon/avalon-signal.htm">Avalon信号</a>  <br>
						4.<a href="avalon/avalon-slave.htm">从端口传输</a> <br>
						5.<a href="avalon/avalon-master.htm">主端口传输</a> <br>
						6.<a href="avalon/avalon-streaming.htm">流水线传输</a> <br>
						7.<a href="avalon/avalon-tristate.htm">三态传输</a> <br>
					</div> 
					
					<div id="content4" onclick="document.all.child5.style.display=(document.all.child5.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第四章 SOPC软硬件开发平台 </div> 
					<div id="child5" style="display:none"> 
						1.<a href="sopcdevelopment/sopc-dev-platform.htm">SOPC系统开发的软硬件平台</a> <br> 
						2.<a href="#">Quartus II下的SOPC Builder工具</a>(Qsys) <br> 
						3.<a href="#">Nios II IDE集成开发环境</a><br>
						4.<a href="sopcdevelopment/software/HAL/Nios_HAL.htm">软硬件接口的硬件抽象层（HAL)</a><br>
						5.<a href="sopcdevelopment/example-list.htm">例子</a>
					</div> 
					
					<div id="content5" onclick="document.all.child4.style.display=(document.all.child4.style.display =='none')?'':'none'" > 
					第五章 Nios II处理器常用外设 </div> 
					<div id="child4" style="display:none"> 
						1.<a href="#">并行I/O</a>(重点讲解结构) <br> 
						2.<a href="#">定时器</a> <br> 
						3.<a href="#">异步串口UART</a> <br>
						4.<a href="#">Optrex 1207 LCD</a><br>
						5.<a href="sopcdevelopment/devices/SDRAM.htm">SDRAM</a>
					</div> 
					
					<div id="content6" onclick="document.all.child6.style.display=(document.all.child6.style.display =='none')?'':'none'" > 
					第六章 μC/OS II操作系统移植 </div> 
					<div id="child6" style="display:none"> 
						1.<a href="sopcdevelopment/software/os/os.htm">操作系统概念</a> <br> 
						2.<a href="sopcdevelopment/software/os/ucos/first_ucos.htm">μC/OS II运行在Nios II</a> <br> 
						3.<a href="sopcdevelopment/software/os/ucos/ucos_api.htm">μC/OS II编程介绍</a> 
					</div> 
					
					<div id="content8" onclick="document.all.child7.style.display=(document.all.child7.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第七章 Nios II系统深入设计 </div> 
					<div id="child7" style="display:none"> 
						1.<a href="sopcdevelopment/hardware/user_instructions/user_instructions.htm">用户定制指令</a> <br> 
						2.<a href="sopcdevelopment/develop_user_devices.htm">用户定制外设</a> 
					</div>
					
					<div id="content8" onclick="document.all.child8.style.display=(document.all.child8.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第八章 调试技术 </div> 
					<div id="child8" style="display:none"> 
						1.<a href="debug-tech/hardware/ModelSim/modelsim_introduction.htm">ModelSim</a><br>
						2.<a href="debug-tech/hardware/signaltap/signaltap_introduction.htm">SignalTap</a><br>
						3.Nios EDS调试<br> 
					</div> 
			</div>
			<hr/>
			<!-- #BeginEditable "content" -->
			
<p><font size="5">IP核</font></p>
<p><font size="5"><b><font color="#FF0000">I</font></b>ntellectual
<font color="#FF0000"><b>P</b></font>roperty core （IP core）is a reusable design 
unit owned by one party.</font></p>
<p><b><font size="5">互动百科 IP核&nbsp; </font></b></p>
<p>From：http://www.baike.com/wiki/IP%E6%A0%B8</p>
<div id="primary0" sizcache="16" sizset="0">
	<div class="w-990" sizcache="8" sizset="0">
		<div class="l w-640" sizcache="8" sizset="0">
			<div id="content0">
				<div class="content_h2">
					<h2 class="mar-t10"><font size="4">IP核 - IP核的分类 </font>
					<a class="bjbd" target="_self" jQuery164042024881905388106="52" secid="3" href="#">
					</a></h2>
				</div>
				<table class="table" width="808" border="2" bordercolor="#000000">
					<!-- MSTableType="layout" -->
					<tr>
						<td width="298" style="border-style: solid; border-width: 1px">
						&nbsp;Soft Cores(“code”)（软核） 
						</td>
						<td style="border-style: solid; border-width: 1px">
						HDL语言形式</td>
						<td width="393" style="border-style: solid; border-width: 1px">
						HDL语言描述 <br>
						灵活度高，可修改 <br>
						与工艺独立，可根据具体的加工工艺重新综合； <br>
						IP很难保护&nbsp;</td>
					</tr>
					<tr>
						<td width="298" style="border-style: solid; border-width: 1px">
						&nbsp;Firm cores(“code+structure”)(固核） </td>
						<td style="border-style: solid; border-width: 1px">
						<a href="netlist.htm">网表</a>形式</td>
						<td width="393" style="border-style: solid; border-width: 1px">
						逻辑综合后的描述 <br>
						与工艺相关 </td>
					</tr>
					<tr>
						<td width="298" style="border-style: solid; border-width: 1px">
						&nbsp;Hard cores(“physical”)(硬核） <br>
						　</td>
						<td style="border-style: solid; border-width: 1px">版图形式</td>
						<td width="393" style="border-style: solid; border-width: 1px">
						物理综合后的描述 <br>
						准备流片 <br>
						包含工艺相关的布局和时序信息 <br>
						IP很容易保护 <br>
						多数的处理器和存储器 
						</td>
					</tr>
				</table>
			</div>
		</div>
	</div>
</div>
<p>　</p>
<p><b><font size="5">wikipedia：</font></b></p>
<p>In electronic design a semiconductor intellectual property core, IP core, or 
IP block is <b>a reusable unit of logic, cell, or chip layout</b> design that is 
the intellectual property of one party. IP cores may be licensed to another 
party or can be owned and used by a single party alone. The term is derived from 
the licensing of the patent and/or source code copyright that exist in the 
design. 
<b>IP cores can be used as building blocks within ASIC chip designs or FPGA 
logic designs.</b> </p>
<p><u><b>History</b></u></p>
<p><b>IP cores in the electronic design industry have had a profound impact on 
the design of systems on a chip</b>. By licensing a design multiple times, an IP 
core licensor spreads the cost of development among multiple chip makers. IP 
cores for standard processors, interfaces, and internal functions have enabled 
chip makers to put more of their resources into developing the differentiating 
features of their chips. As a result, <b>chip makers have developed innovations 
more quickly</b>. </p>
<p><b>The licensing and use of IP cores in chip design came into common practice 
in the 1990s</b>. There were many licensors and also many foundries competing on 
the market. <b>Today, the most widely licensed IP cores are from ARM Holdings 
(43.2% market share in 2013), Synopsys Inc. (13.9% market share in 2013), 
Imagination Technology (9% market share in 2013) and Cadence Design Systems 
(5.1% market share in 2013).</b>[1] </p>
<p><u><b>Types of IP cores</b></u></p>
<p>The IP core can be described as being for chip design what a library is for 
computer programming or a discrete integrated circuit component is for printed 
circuit board design. </p>
<p><b>Soft cores</b></p>
<p>IP cores are typically offered as synthesizable RTL. <b>Synthesizable cores 
are delivered in a hardware description language such as Verilog or VHDL.</b> 
These are analogous to high level languages such as C in the field of computer 
programming. IP cores delivered to chip makers as RTL permit chip designers to 
modify designs (at the functional level), though many IP vendors offer no 
warranty or support for modified designs. </p>
<p><b>IP cores are also sometimes offered as generic gate-level netlists.</b> 
The netlist is a boolean-algebra representation of the IP's logical function 
implemented as generic gates or process specific standard cells. An IP core 
implemented as generic gates is portable to any process technology. A gate-level 
netlist is analogous to an assembly-code listing in the field of computer 
programming. A netlist gives the IP core vendor reasonable protection against 
reverse engineering. </p>
<p>Both netlist and synthesizable cores are called "soft cores", as both allow a 
synthesis, placement and route (SPR) design flow. </p>
<p><b>Hard cores</b></p>
<p>Hard cores, by the nature of their low-level representation, <b>offer better 
predictability of chip performance</b> in terms of timing performance and area. </p>
<p>Analog and mixed-signal logic are generally defined as a lower-level, 
physical description. Hence, analog IP (SerDes, PLLs, DAC, ADC, PHYs, etc.) are 
provided to chip makers in transistor-layout format (such as 
<a href="参考资料/GDSII.htm">GDSII</a>). Digital IP cores are sometimes offered in 
layout format, as well. </p>
<p>Such cores, whether analog or digital, are called "hard cores" (or hard 
macros), because the core's application function cannot be meaningfully modified 
by chip designers. Transistor layouts must obey the target foundry's process 
design rules, and hence, hard cores delivered for one foundry's process cannot 
be easily ported to a different process or foundry. Merchant foundry operators 
(such as IBM, Fujitsu, Samsung, TI, etc.) offer a variety of hard-macro IP 
functions built for their own foundry process, helping to ensure customer 
lock-in. </p>
<p><b><font size="5"><a href="参考资料/Altera-IP-core.htm">Altera提供的IP core</a></font></b></p>
<p>　</p>
<p><b><font size="5">IP core的实例：8051的IP core（<a href="参考资料/ip-core-dp8051_ds.pdf">ip-core-dp8051_ds.pdf</a>）</font></b></p>
<p>　</p>
<div id="primary" sizcache="16" sizset="0">
	<div class="w-990" sizcache="8" sizset="0">
		<div class="l w-640" sizcache="8" sizset="0">
			<div id="content9">
				　</P></div>
		</div>
	</div>
</div>
<p>　</p>

			<!-- #EndEditable --></div>
		<!--Main Content Area Ends Here--></div>
	<!-- Columns Container ends here -->
	<!-- Footer begins here -->
	<div id="footer">
		
		<p class="smltxt">模板来自于:
		<a href="http://www.genealogy-web-creations.com/" title="Genealogy Web Creations.">
		Genealogy Web Creations</a> </p>
		<p class="smltxt">Template Updated: May 2015 </p>
		<p class="smltxt"><a href="http://www.miitbeian.gov.cn/" title="备案后">京ICP备15041520号</a></p>
	</div>
	<!-- Footer ends here -->
	<!-- Page Container ends here --></div>

</body>

<!-- #EndTemplate -->

</html>
