/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set MISO_1__0__MASK, 0x01
.set MISO_1__0__PC, CYREG_PRT2_PC0
.set MISO_1__0__PORT, 2
.set MISO_1__0__SHIFT, 0
.set MISO_1__AG, CYREG_PRT2_AG
.set MISO_1__AMUX, CYREG_PRT2_AMUX
.set MISO_1__BIE, CYREG_PRT2_BIE
.set MISO_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_1__BYP, CYREG_PRT2_BYP
.set MISO_1__CTL, CYREG_PRT2_CTL
.set MISO_1__DM0, CYREG_PRT2_DM0
.set MISO_1__DM1, CYREG_PRT2_DM1
.set MISO_1__DM2, CYREG_PRT2_DM2
.set MISO_1__DR, CYREG_PRT2_DR
.set MISO_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_1__MASK, 0x01
.set MISO_1__PORT, 2
.set MISO_1__PRT, CYREG_PRT2_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_1__PS, CYREG_PRT2_PS
.set MISO_1__SHIFT, 0
.set MISO_1__SLW, CYREG_PRT2_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MOSI_1__0__MASK, 0x02
.set MOSI_1__0__PC, CYREG_PRT2_PC1
.set MOSI_1__0__PORT, 2
.set MOSI_1__0__SHIFT, 1
.set MOSI_1__AG, CYREG_PRT2_AG
.set MOSI_1__AMUX, CYREG_PRT2_AMUX
.set MOSI_1__BIE, CYREG_PRT2_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT2_BYP
.set MOSI_1__CTL, CYREG_PRT2_CTL
.set MOSI_1__DM0, CYREG_PRT2_DM0
.set MOSI_1__DM1, CYREG_PRT2_DM1
.set MOSI_1__DM2, CYREG_PRT2_DM2
.set MOSI_1__DR, CYREG_PRT2_DR
.set MOSI_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI_1__MASK, 0x02
.set MOSI_1__PORT, 2
.set MOSI_1__PRT, CYREG_PRT2_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT2_PS
.set MOSI_1__SHIFT, 1
.set MOSI_1__SLW, CYREG_PRT2_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SCLK_1__0__MASK, 0x04
.set SCLK_1__0__PC, CYREG_PRT2_PC2
.set SCLK_1__0__PORT, 2
.set SCLK_1__0__SHIFT, 2
.set SCLK_1__AG, CYREG_PRT2_AG
.set SCLK_1__AMUX, CYREG_PRT2_AMUX
.set SCLK_1__BIE, CYREG_PRT2_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT2_BYP
.set SCLK_1__CTL, CYREG_PRT2_CTL
.set SCLK_1__DM0, CYREG_PRT2_DM0
.set SCLK_1__DM1, CYREG_PRT2_DM1
.set SCLK_1__DM2, CYREG_PRT2_DM2
.set SCLK_1__DR, CYREG_PRT2_DR
.set SCLK_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK_1__MASK, 0x04
.set SCLK_1__PORT, 2
.set SCLK_1__PRT, CYREG_PRT2_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT2_PS
.set SCLK_1__SHIFT, 2
.set SCLK_1__SLW, CYREG_PRT2_SLW

/* SPIS_1 */
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIS_1_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_1_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPIS_1_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIS_1_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIS_1_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x01
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x02
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x02

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Limit_Up */
.set Limit_Up__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Limit_Up__0__MASK, 0x40
.set Limit_Up__0__PC, CYREG_PRT2_PC6
.set Limit_Up__0__PORT, 2
.set Limit_Up__0__SHIFT, 6
.set Limit_Up__AG, CYREG_PRT2_AG
.set Limit_Up__AMUX, CYREG_PRT2_AMUX
.set Limit_Up__BIE, CYREG_PRT2_BIE
.set Limit_Up__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Limit_Up__BYP, CYREG_PRT2_BYP
.set Limit_Up__CTL, CYREG_PRT2_CTL
.set Limit_Up__DM0, CYREG_PRT2_DM0
.set Limit_Up__DM1, CYREG_PRT2_DM1
.set Limit_Up__DM2, CYREG_PRT2_DM2
.set Limit_Up__DR, CYREG_PRT2_DR
.set Limit_Up__INP_DIS, CYREG_PRT2_INP_DIS
.set Limit_Up__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Limit_Up__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Limit_Up__LCD_EN, CYREG_PRT2_LCD_EN
.set Limit_Up__MASK, 0x40
.set Limit_Up__PORT, 2
.set Limit_Up__PRT, CYREG_PRT2_PRT
.set Limit_Up__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Limit_Up__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Limit_Up__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Limit_Up__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Limit_Up__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Limit_Up__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Limit_Up__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Limit_Up__PS, CYREG_PRT2_PS
.set Limit_Up__SHIFT, 6
.set Limit_Up__SLW, CYREG_PRT2_SLW

/* isr_motor */
.set isr_motor__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_motor__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_motor__INTC_MASK, 0x01
.set isr_motor__INTC_NUMBER, 0
.set isr_motor__INTC_PRIOR_NUM, 7
.set isr_motor__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_motor__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_motor__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Limit_Down */
.set Limit_Down__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Limit_Down__0__MASK, 0x20
.set Limit_Down__0__PC, CYREG_PRT2_PC5
.set Limit_Down__0__PORT, 2
.set Limit_Down__0__SHIFT, 5
.set Limit_Down__AG, CYREG_PRT2_AG
.set Limit_Down__AMUX, CYREG_PRT2_AMUX
.set Limit_Down__BIE, CYREG_PRT2_BIE
.set Limit_Down__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Limit_Down__BYP, CYREG_PRT2_BYP
.set Limit_Down__CTL, CYREG_PRT2_CTL
.set Limit_Down__DM0, CYREG_PRT2_DM0
.set Limit_Down__DM1, CYREG_PRT2_DM1
.set Limit_Down__DM2, CYREG_PRT2_DM2
.set Limit_Down__DR, CYREG_PRT2_DR
.set Limit_Down__INP_DIS, CYREG_PRT2_INP_DIS
.set Limit_Down__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Limit_Down__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Limit_Down__LCD_EN, CYREG_PRT2_LCD_EN
.set Limit_Down__MASK, 0x20
.set Limit_Down__PORT, 2
.set Limit_Down__PRT, CYREG_PRT2_PRT
.set Limit_Down__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Limit_Down__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Limit_Down__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Limit_Down__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Limit_Down__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Limit_Down__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Limit_Down__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Limit_Down__PS, CYREG_PRT2_PS
.set Limit_Down__SHIFT, 5
.set Limit_Down__SLW, CYREG_PRT2_SLW

/* Limit_Left */
.set Limit_Left__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Limit_Left__0__MASK, 0x10
.set Limit_Left__0__PC, CYREG_PRT2_PC4
.set Limit_Left__0__PORT, 2
.set Limit_Left__0__SHIFT, 4
.set Limit_Left__AG, CYREG_PRT2_AG
.set Limit_Left__AMUX, CYREG_PRT2_AMUX
.set Limit_Left__BIE, CYREG_PRT2_BIE
.set Limit_Left__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Limit_Left__BYP, CYREG_PRT2_BYP
.set Limit_Left__CTL, CYREG_PRT2_CTL
.set Limit_Left__DM0, CYREG_PRT2_DM0
.set Limit_Left__DM1, CYREG_PRT2_DM1
.set Limit_Left__DM2, CYREG_PRT2_DM2
.set Limit_Left__DR, CYREG_PRT2_DR
.set Limit_Left__INP_DIS, CYREG_PRT2_INP_DIS
.set Limit_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Limit_Left__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Limit_Left__LCD_EN, CYREG_PRT2_LCD_EN
.set Limit_Left__MASK, 0x10
.set Limit_Left__PORT, 2
.set Limit_Left__PRT, CYREG_PRT2_PRT
.set Limit_Left__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Limit_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Limit_Left__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Limit_Left__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Limit_Left__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Limit_Left__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Limit_Left__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Limit_Left__PS, CYREG_PRT2_PS
.set Limit_Left__SHIFT, 4
.set Limit_Left__SLW, CYREG_PRT2_SLW

/* Limit_Right */
.set Limit_Right__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Limit_Right__0__MASK, 0x08
.set Limit_Right__0__PC, CYREG_PRT2_PC3
.set Limit_Right__0__PORT, 2
.set Limit_Right__0__SHIFT, 3
.set Limit_Right__AG, CYREG_PRT2_AG
.set Limit_Right__AMUX, CYREG_PRT2_AMUX
.set Limit_Right__BIE, CYREG_PRT2_BIE
.set Limit_Right__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Limit_Right__BYP, CYREG_PRT2_BYP
.set Limit_Right__CTL, CYREG_PRT2_CTL
.set Limit_Right__DM0, CYREG_PRT2_DM0
.set Limit_Right__DM1, CYREG_PRT2_DM1
.set Limit_Right__DM2, CYREG_PRT2_DM2
.set Limit_Right__DR, CYREG_PRT2_DR
.set Limit_Right__INP_DIS, CYREG_PRT2_INP_DIS
.set Limit_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Limit_Right__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Limit_Right__LCD_EN, CYREG_PRT2_LCD_EN
.set Limit_Right__MASK, 0x08
.set Limit_Right__PORT, 2
.set Limit_Right__PRT, CYREG_PRT2_PRT
.set Limit_Right__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Limit_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Limit_Right__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Limit_Right__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Limit_Right__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Limit_Right__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Limit_Right__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Limit_Right__PS, CYREG_PRT2_PS
.set Limit_Right__SHIFT, 3
.set Limit_Right__SLW, CYREG_PRT2_SLW

/* isr_uart_rx */
.set isr_uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_uart_rx__INTC_MASK, 0x02
.set isr_uart_rx__INTC_NUMBER, 1
.set isr_uart_rx__INTC_PRIOR_NUM, 7
.set isr_uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Azimuth_Pin_1 */
.set Azimuth_Pin_1__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Azimuth_Pin_1__0__MASK, 0x10
.set Azimuth_Pin_1__0__PC, CYREG_PRT3_PC4
.set Azimuth_Pin_1__0__PORT, 3
.set Azimuth_Pin_1__0__SHIFT, 4
.set Azimuth_Pin_1__AG, CYREG_PRT3_AG
.set Azimuth_Pin_1__AMUX, CYREG_PRT3_AMUX
.set Azimuth_Pin_1__BIE, CYREG_PRT3_BIE
.set Azimuth_Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Azimuth_Pin_1__BYP, CYREG_PRT3_BYP
.set Azimuth_Pin_1__CTL, CYREG_PRT3_CTL
.set Azimuth_Pin_1__DM0, CYREG_PRT3_DM0
.set Azimuth_Pin_1__DM1, CYREG_PRT3_DM1
.set Azimuth_Pin_1__DM2, CYREG_PRT3_DM2
.set Azimuth_Pin_1__DR, CYREG_PRT3_DR
.set Azimuth_Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Azimuth_Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Azimuth_Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Azimuth_Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Azimuth_Pin_1__MASK, 0x10
.set Azimuth_Pin_1__PORT, 3
.set Azimuth_Pin_1__PRT, CYREG_PRT3_PRT
.set Azimuth_Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Azimuth_Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Azimuth_Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Azimuth_Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Azimuth_Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Azimuth_Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Azimuth_Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Azimuth_Pin_1__PS, CYREG_PRT3_PS
.set Azimuth_Pin_1__SHIFT, 4
.set Azimuth_Pin_1__SLW, CYREG_PRT3_SLW

/* Azimuth_Pin_2 */
.set Azimuth_Pin_2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Azimuth_Pin_2__0__MASK, 0x20
.set Azimuth_Pin_2__0__PC, CYREG_PRT3_PC5
.set Azimuth_Pin_2__0__PORT, 3
.set Azimuth_Pin_2__0__SHIFT, 5
.set Azimuth_Pin_2__AG, CYREG_PRT3_AG
.set Azimuth_Pin_2__AMUX, CYREG_PRT3_AMUX
.set Azimuth_Pin_2__BIE, CYREG_PRT3_BIE
.set Azimuth_Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Azimuth_Pin_2__BYP, CYREG_PRT3_BYP
.set Azimuth_Pin_2__CTL, CYREG_PRT3_CTL
.set Azimuth_Pin_2__DM0, CYREG_PRT3_DM0
.set Azimuth_Pin_2__DM1, CYREG_PRT3_DM1
.set Azimuth_Pin_2__DM2, CYREG_PRT3_DM2
.set Azimuth_Pin_2__DR, CYREG_PRT3_DR
.set Azimuth_Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Azimuth_Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Azimuth_Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Azimuth_Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Azimuth_Pin_2__MASK, 0x20
.set Azimuth_Pin_2__PORT, 3
.set Azimuth_Pin_2__PRT, CYREG_PRT3_PRT
.set Azimuth_Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Azimuth_Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Azimuth_Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Azimuth_Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Azimuth_Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Azimuth_Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Azimuth_Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Azimuth_Pin_2__PS, CYREG_PRT3_PS
.set Azimuth_Pin_2__SHIFT, 5
.set Azimuth_Pin_2__SLW, CYREG_PRT3_SLW

/* Azimuth_Pin_3 */
.set Azimuth_Pin_3__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Azimuth_Pin_3__0__MASK, 0x40
.set Azimuth_Pin_3__0__PC, CYREG_PRT3_PC6
.set Azimuth_Pin_3__0__PORT, 3
.set Azimuth_Pin_3__0__SHIFT, 6
.set Azimuth_Pin_3__AG, CYREG_PRT3_AG
.set Azimuth_Pin_3__AMUX, CYREG_PRT3_AMUX
.set Azimuth_Pin_3__BIE, CYREG_PRT3_BIE
.set Azimuth_Pin_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Azimuth_Pin_3__BYP, CYREG_PRT3_BYP
.set Azimuth_Pin_3__CTL, CYREG_PRT3_CTL
.set Azimuth_Pin_3__DM0, CYREG_PRT3_DM0
.set Azimuth_Pin_3__DM1, CYREG_PRT3_DM1
.set Azimuth_Pin_3__DM2, CYREG_PRT3_DM2
.set Azimuth_Pin_3__DR, CYREG_PRT3_DR
.set Azimuth_Pin_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Azimuth_Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Azimuth_Pin_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Azimuth_Pin_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Azimuth_Pin_3__MASK, 0x40
.set Azimuth_Pin_3__PORT, 3
.set Azimuth_Pin_3__PRT, CYREG_PRT3_PRT
.set Azimuth_Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Azimuth_Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Azimuth_Pin_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Azimuth_Pin_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Azimuth_Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Azimuth_Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Azimuth_Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Azimuth_Pin_3__PS, CYREG_PRT3_PS
.set Azimuth_Pin_3__SHIFT, 6
.set Azimuth_Pin_3__SLW, CYREG_PRT3_SLW

/* Azimuth_Pin_4 */
.set Azimuth_Pin_4__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Azimuth_Pin_4__0__MASK, 0x80
.set Azimuth_Pin_4__0__PC, CYREG_PRT3_PC7
.set Azimuth_Pin_4__0__PORT, 3
.set Azimuth_Pin_4__0__SHIFT, 7
.set Azimuth_Pin_4__AG, CYREG_PRT3_AG
.set Azimuth_Pin_4__AMUX, CYREG_PRT3_AMUX
.set Azimuth_Pin_4__BIE, CYREG_PRT3_BIE
.set Azimuth_Pin_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Azimuth_Pin_4__BYP, CYREG_PRT3_BYP
.set Azimuth_Pin_4__CTL, CYREG_PRT3_CTL
.set Azimuth_Pin_4__DM0, CYREG_PRT3_DM0
.set Azimuth_Pin_4__DM1, CYREG_PRT3_DM1
.set Azimuth_Pin_4__DM2, CYREG_PRT3_DM2
.set Azimuth_Pin_4__DR, CYREG_PRT3_DR
.set Azimuth_Pin_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Azimuth_Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Azimuth_Pin_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Azimuth_Pin_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Azimuth_Pin_4__MASK, 0x80
.set Azimuth_Pin_4__PORT, 3
.set Azimuth_Pin_4__PRT, CYREG_PRT3_PRT
.set Azimuth_Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Azimuth_Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Azimuth_Pin_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Azimuth_Pin_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Azimuth_Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Azimuth_Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Azimuth_Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Azimuth_Pin_4__PS, CYREG_PRT3_PS
.set Azimuth_Pin_4__SHIFT, 7
.set Azimuth_Pin_4__SLW, CYREG_PRT3_SLW

/* Elevation_Pin_1 */
.set Elevation_Pin_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Elevation_Pin_1__0__MASK, 0x01
.set Elevation_Pin_1__0__PC, CYREG_PRT3_PC0
.set Elevation_Pin_1__0__PORT, 3
.set Elevation_Pin_1__0__SHIFT, 0
.set Elevation_Pin_1__AG, CYREG_PRT3_AG
.set Elevation_Pin_1__AMUX, CYREG_PRT3_AMUX
.set Elevation_Pin_1__BIE, CYREG_PRT3_BIE
.set Elevation_Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Elevation_Pin_1__BYP, CYREG_PRT3_BYP
.set Elevation_Pin_1__CTL, CYREG_PRT3_CTL
.set Elevation_Pin_1__DM0, CYREG_PRT3_DM0
.set Elevation_Pin_1__DM1, CYREG_PRT3_DM1
.set Elevation_Pin_1__DM2, CYREG_PRT3_DM2
.set Elevation_Pin_1__DR, CYREG_PRT3_DR
.set Elevation_Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Elevation_Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Elevation_Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Elevation_Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Elevation_Pin_1__MASK, 0x01
.set Elevation_Pin_1__PORT, 3
.set Elevation_Pin_1__PRT, CYREG_PRT3_PRT
.set Elevation_Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Elevation_Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Elevation_Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Elevation_Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Elevation_Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Elevation_Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Elevation_Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Elevation_Pin_1__PS, CYREG_PRT3_PS
.set Elevation_Pin_1__SHIFT, 0
.set Elevation_Pin_1__SLW, CYREG_PRT3_SLW

/* Elevation_Pin_2 */
.set Elevation_Pin_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Elevation_Pin_2__0__MASK, 0x02
.set Elevation_Pin_2__0__PC, CYREG_PRT3_PC1
.set Elevation_Pin_2__0__PORT, 3
.set Elevation_Pin_2__0__SHIFT, 1
.set Elevation_Pin_2__AG, CYREG_PRT3_AG
.set Elevation_Pin_2__AMUX, CYREG_PRT3_AMUX
.set Elevation_Pin_2__BIE, CYREG_PRT3_BIE
.set Elevation_Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Elevation_Pin_2__BYP, CYREG_PRT3_BYP
.set Elevation_Pin_2__CTL, CYREG_PRT3_CTL
.set Elevation_Pin_2__DM0, CYREG_PRT3_DM0
.set Elevation_Pin_2__DM1, CYREG_PRT3_DM1
.set Elevation_Pin_2__DM2, CYREG_PRT3_DM2
.set Elevation_Pin_2__DR, CYREG_PRT3_DR
.set Elevation_Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Elevation_Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Elevation_Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Elevation_Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Elevation_Pin_2__MASK, 0x02
.set Elevation_Pin_2__PORT, 3
.set Elevation_Pin_2__PRT, CYREG_PRT3_PRT
.set Elevation_Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Elevation_Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Elevation_Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Elevation_Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Elevation_Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Elevation_Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Elevation_Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Elevation_Pin_2__PS, CYREG_PRT3_PS
.set Elevation_Pin_2__SHIFT, 1
.set Elevation_Pin_2__SLW, CYREG_PRT3_SLW

/* Elevation_Pin_3 */
.set Elevation_Pin_3__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Elevation_Pin_3__0__MASK, 0x04
.set Elevation_Pin_3__0__PC, CYREG_PRT3_PC2
.set Elevation_Pin_3__0__PORT, 3
.set Elevation_Pin_3__0__SHIFT, 2
.set Elevation_Pin_3__AG, CYREG_PRT3_AG
.set Elevation_Pin_3__AMUX, CYREG_PRT3_AMUX
.set Elevation_Pin_3__BIE, CYREG_PRT3_BIE
.set Elevation_Pin_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Elevation_Pin_3__BYP, CYREG_PRT3_BYP
.set Elevation_Pin_3__CTL, CYREG_PRT3_CTL
.set Elevation_Pin_3__DM0, CYREG_PRT3_DM0
.set Elevation_Pin_3__DM1, CYREG_PRT3_DM1
.set Elevation_Pin_3__DM2, CYREG_PRT3_DM2
.set Elevation_Pin_3__DR, CYREG_PRT3_DR
.set Elevation_Pin_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Elevation_Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Elevation_Pin_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Elevation_Pin_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Elevation_Pin_3__MASK, 0x04
.set Elevation_Pin_3__PORT, 3
.set Elevation_Pin_3__PRT, CYREG_PRT3_PRT
.set Elevation_Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Elevation_Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Elevation_Pin_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Elevation_Pin_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Elevation_Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Elevation_Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Elevation_Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Elevation_Pin_3__PS, CYREG_PRT3_PS
.set Elevation_Pin_3__SHIFT, 2
.set Elevation_Pin_3__SLW, CYREG_PRT3_SLW

/* Elevation_Pin_4 */
.set Elevation_Pin_4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Elevation_Pin_4__0__MASK, 0x08
.set Elevation_Pin_4__0__PC, CYREG_PRT3_PC3
.set Elevation_Pin_4__0__PORT, 3
.set Elevation_Pin_4__0__SHIFT, 3
.set Elevation_Pin_4__AG, CYREG_PRT3_AG
.set Elevation_Pin_4__AMUX, CYREG_PRT3_AMUX
.set Elevation_Pin_4__BIE, CYREG_PRT3_BIE
.set Elevation_Pin_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Elevation_Pin_4__BYP, CYREG_PRT3_BYP
.set Elevation_Pin_4__CTL, CYREG_PRT3_CTL
.set Elevation_Pin_4__DM0, CYREG_PRT3_DM0
.set Elevation_Pin_4__DM1, CYREG_PRT3_DM1
.set Elevation_Pin_4__DM2, CYREG_PRT3_DM2
.set Elevation_Pin_4__DR, CYREG_PRT3_DR
.set Elevation_Pin_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Elevation_Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Elevation_Pin_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Elevation_Pin_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Elevation_Pin_4__MASK, 0x08
.set Elevation_Pin_4__PORT, 3
.set Elevation_Pin_4__PRT, CYREG_PRT3_PRT
.set Elevation_Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Elevation_Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Elevation_Pin_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Elevation_Pin_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Elevation_Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Elevation_Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Elevation_Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Elevation_Pin_4__PS, CYREG_PRT3_PS
.set Elevation_Pin_4__SHIFT, 3
.set Elevation_Pin_4__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
