#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 21 03:32:38 2022
# Process ID: 6724
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16112 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab1\lab1_2_1_input_output_dataflow\lab1_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow'
INFO: [Project 1-313] Project file moved from 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/lab1_2_1.v', nor could it be found using path 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1/lab1_2_1.srcs/sources_1/new/lab1_2_1.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 857.582 ; gain = 218.922
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/lab1_2_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/lab1_2_1.v
add_files -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_2_1_input_output_dataflow/lab1_2_1.srcs/sources_1/new/input_output_dataflow.v
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 03:34:42 2022...
