
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011714                       # Number of seconds simulated (Second)
simTicks                                  11713908480                       # Number of ticks simulated (Tick)
finalTick                                 11713908480                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     59.07                       # Real time elapsed on the host (Second)
hostTickRate                                198297734                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4524728                       # Number of bytes of host memory used (Byte)
simInsts                                     24773670                       # Number of instructions simulated (Count)
simOps                                       28709497                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   419377                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     486004                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28710561                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data        5175827                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5175827                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5178951                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5178951                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       144392                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          144392                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       144421                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         144421                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data      5320219                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5320219                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5323372                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5323372                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.027140                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.027140                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.027130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.027130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       119147                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            119147                       # number of writebacks (Count)
system.cpu.dcache.replacements                 142386                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data         8108                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         8108                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         8121                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         8121                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001601                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001601                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.ReadReq.hits::cpu.data      3466964                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3466964                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        75703                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         75703                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      3542667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3542667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021369                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021369                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.hits::cpu.data         3124                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3124                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           29                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           29                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3153                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3153                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.009198                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.009198                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.hits::cpu.data         8121                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         8121                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         8121                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         8121                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         8309                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         8309                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         8391                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         8391                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.990228                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.990228                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      1708781                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1708781                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        60380                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        60380                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      1769161                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1769161                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.034129                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.034129                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1992.161454                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5254608                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             142386                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.903965                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                1224                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1992.161454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.972735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.972735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1592                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          438                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10823662                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10823662                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     24773670                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      28709497                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     13695330                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses     16618419                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       682049                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1804991                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     13695330                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts     16618419                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     17192583                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites      7853539                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads     36606930                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites     16330941                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      5120711                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      5511098                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     33392646                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      1831334                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      5284213                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      3498339                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      1785874                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     28710561                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      2521779                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass       844110      2.94%      2.94% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      9831839     34.24%     37.18% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        10462      0.04%     37.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         2277      0.01%     37.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd       526367      1.83%     39.06% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp       396839      1.38%     40.44% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt       266891      0.93%     41.37% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult       262174      0.91%     42.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc           10      0.00%     42.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv         2107      0.01%     42.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc         5944      0.02%     42.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     42.32% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd       328380      1.14%     43.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     43.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu       950724      3.31%     46.77% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp       262284      0.91%     47.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt        98359      0.34%     48.03% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc       364249      1.27%     49.30% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     49.30% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc      8388608     29.22%     78.51% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift       655219      2.28%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     80.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp       131073      0.46%     81.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     81.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     81.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     81.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult        98432      0.34%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     81.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      3498339     12.18%     93.78% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      1785874      6.22%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     28710561                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       24769046                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          24769046                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      24769046                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         24769046                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5688                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5688                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5688                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5688                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     24774734                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      24774734                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     24774734                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     24774734                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000230                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000230                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000230                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000230                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3691                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3691                       # number of writebacks (Count)
system.cpu.icache.replacements                   3691                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     24769046                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        24769046                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5688                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5688                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     24774734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     24774734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000230                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000230                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1941.372661                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5227422                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3691                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1416.261718                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1941.372661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.947936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.947936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1997                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1520                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.975098                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           49555156                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          49555156                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   104                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    853                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  66943                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     67796                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   853                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 66943                       # number of overall hits (Count)
system.l2.overallHits::total                    67796                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 4835                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                69182                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   74017                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                4835                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               69182                       # number of overall misses (Count)
system.l2.overallMisses::total                  74017                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               5688                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             136125                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                141813                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              5688                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            136125                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               141813                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.850035                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.508224                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.521934                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.850035                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.508224                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.521934                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                37727                       # number of writebacks (Count)
system.l2.writebacks::total                     37727                       # number of writebacks (Count)
system.l2.replacements                          49935                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data         8309                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            8309                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         8309                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          8309                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             853                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                853                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          4835                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             4835                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         5688                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5688                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.850035                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.850035                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            60151                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               60151                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          60380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             60380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.996207                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.996207                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data          66714                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             66714                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         9031                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            9031                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data        75745                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         75745                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.119229                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.119229                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         3691                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3691                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3691                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3691                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       119147                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           119147                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       119147                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       119147                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 24340.373343                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       134644                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      49935                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.696385                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1797.672548                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1911.595795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     20631.105000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.054861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.058337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.629611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.742809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   23                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  319                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 9049                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                23375                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2452287                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2452287                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       309440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4427648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4737088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       309440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       309440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2414528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2414528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         4835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        69182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           74017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        37727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          37727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       26416460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      377982123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         404398584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     26416460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      26416460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    206124882                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        206124882                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    206124882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      26416460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     377982123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        610523466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 382341981.600000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  382341981.600000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    32.640001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11713908480                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13866                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         37727                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10158                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              60151                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             60151                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13866                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           8309                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp          8309                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       212537                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  212537                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              82326                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    82326    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                82326                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         130211                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        47885                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean            nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev           nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total             0                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                      nan                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                           0                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                     nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads                0                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites               0                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses                   0                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                         0                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                     0                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts                 0                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                          0                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                      0                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                    0                       # Number of stores executed (Count)
system.switch_cpus.numRate                        nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.committedInsts                   0                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                     0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                            nan                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                       nan                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                       nan                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted            0                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted              0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs                   0                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                     0                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches                  0                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer                   0                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean           nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.idleRate                 nan                       # Ratio of cycles fetch was idle (Ratio)
system.switch_cpus.fetch.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                     nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles                 0                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles                  0                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles                0                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts              0                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts                0                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts               0                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents                0                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit                0                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount               0                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst                 0                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst                 0                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                     nan                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout                   nan                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                   0                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads               0                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores              0                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                        0                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                       0                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              81433                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       119147                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3691                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            23239                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             60380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            60380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5688                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         75745                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          8309                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         8309                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15067                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       431254                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 446321                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       600256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16337408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16937664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           49935                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2414528                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            200057                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.010252                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.100732                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  198006     98.97%     98.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2051      1.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              200057                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11713908480                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests        296199                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       146077                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2050                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2050                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.039714                       # Number of seconds simulated (Second)
simTicks                                  39714239376                       # Number of ticks simulated (Tick)
finalTick                                 51428308608                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    977.83                       # Real time elapsed on the host (Second)
hostTickRate                                 40614569                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4527800                       # Number of bytes of host memory used (Byte)
simInsts                                     88687414                       # Number of instructions simulated (Count)
simOps                                      107120729                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    90698                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     109549                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     10068617                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10068617                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     10068734                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10068734                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      2559994                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2559994                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      2560011                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2560011                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 214344724195                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 214344724195                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 214344724195                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 214344724195                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     12628611                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12628611                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     12628745                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12628745                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.202714                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.202714                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.202713                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.202713                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 83728.604128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83728.604128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 83728.048120                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83728.048120                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3163489                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        53621                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      58.997203                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       423562                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            423562                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      1948645                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1948645                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      1948645                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1948645                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       611349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       611349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       611364                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       611364                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  44969944266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  44969944266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  44971247826                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  44971247826                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.048410                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.048410                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.048411                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.048411                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 73558.547190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73558.547190                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 73558.874625                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73558.874625                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 611364                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      9258180                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9258180                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      1165232                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1165232                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  50708734512                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  50708734512                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     10423412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10423412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.111790                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.111790                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 43518.144466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 43518.144466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       800470                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       800470                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       364762                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       364762                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  18663007320                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  18663007320                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.034994                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.034994                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 51164.889215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51164.889215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          117                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           117                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          134                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          134                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.126866                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.126866                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1303560                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1303560                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.111940                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.111940                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data        86904                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        86904                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data        40940                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        40940                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data   1336742087                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   1336742087                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data        40940                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        40940                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 32651.247851                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 32651.247851                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data        40940                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        40940                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data   1303335047                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   1303335047                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 31835.247851                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 31835.247851                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data       810437                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         810437                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      1353822                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1353822                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 162299247596                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 162299247596                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      2164259                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2164259                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.625536                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.625536                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 119882.264874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 119882.264874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      1148175                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1148175                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       205647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       205647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  25003601899                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  25003601899                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.095020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.095020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 121585.055454                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 121585.055454                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10683094                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             611364                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.474195                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     3.191294                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  2044.808706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.001558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.998442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          898                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1017                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           25868890                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          25868890                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     20579669                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          20579669                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     20579669                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         20579669                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          641                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             641                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          641                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            641                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     48168072                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     48168072                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     48168072                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     48168072                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     20580310                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      20580310                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     20580310                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     20580310                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000031                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 75145.198128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75145.198128                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 75145.198128                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75145.198128                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          293                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      97.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          518                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               518                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          117                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           117                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          117                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          117                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          524                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          524                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          524                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          524                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     38639640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     38639640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     38639640                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     38639640                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 73739.770992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73739.770992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 73739.770992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73739.770992                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    518                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     20579669                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        20579669                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          641                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           641                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     48168072                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     48168072                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     20580310                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     20580310                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 75145.198128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75145.198128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          117                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          117                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          524                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          524                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     38639640                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     38639640                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 73739.770992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73739.770992                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2002.497672                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17326962                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                518                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           33449.733591                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1826.532574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   175.965098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.891862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.085920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.977782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2003                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1958                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.978027                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           41161144                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          41161144                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  39714239376                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    85                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst            173                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data         248234                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    248407                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst           173                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data        248234                       # number of overall hits (Count)
system.l2.overallHits::total                   248407                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          351                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       322183                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  322534                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          351                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       322183                       # number of overall misses (Count)
system.l2.overallMisses::total                 322534                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     36490711                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  40821538664                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        40858029375                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     36490711                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  40821538664                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       40858029375                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          524                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       570417                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                570941                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          524                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       570417                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               570941                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.669847                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.564820                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.564917                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.669847                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.564820                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.564917                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 103962.139601                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 126702.956593                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    126678.208731                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 103962.139601                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 126702.956593                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   126678.208731                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               245918                       # number of writebacks (Count)
system.l2.writebacks::total                    245918                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          351                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       322183                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              322534                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          351                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       322183                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             322534                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     33555975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  38127227536                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    38160783511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     33555975                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  38127227536                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   38160783511                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.669847                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.564820                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.564917                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.669847                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.564820                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.564917                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 95601.068376                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 118340.283429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 118315.537311                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 95601.068376                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 118340.283429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 118315.537311                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         363920                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data        40947                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           40947                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data        40947                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         40947                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data        40947                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total        40947                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data    860332407                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    860332407                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21010.877647                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 21010.877647                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst          173                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                173                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          351                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              351                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     36490711                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     36490711                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          524                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            524                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.669847                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.669847                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 103962.139601                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 103962.139601                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          351                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          351                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     33555975                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     33555975                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.669847                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.669847                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 95601.068376                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 95601.068376                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          200                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   200                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data       205440                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              205440                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  24735261528                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    24735261528                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data       205640                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            205640                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.999027                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999027                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 120401.389836                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 120401.389836                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       205440                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          205440                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  23016988424                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  23016988424                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.999027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 112037.521534                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 112037.521534                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       248034                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            248034                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       116743                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          116743                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  16086277136                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  16086277136                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data       364777                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        364777                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.320039                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.320039                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 137792.219970                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 137792.219970                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       116743                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       116743                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  15110239112                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  15110239112                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.320039                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.320039                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 129431.649966                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 129431.649966                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          518                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              518                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          518                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          518                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       423562                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           423562                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       423562                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       423562                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1180774                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     363920                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.244598                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    2366.780420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.774773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       815.596660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    31.748434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 29548.099713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.072228                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.024890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.901736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   48                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3028                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                29690                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   10154080                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  10154080                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    491836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       702.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    644021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001657634336                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28096                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28096                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1054869                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             465183                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      322534                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     245918                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    645068                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   491836                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    345                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       5.83                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      28.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     12400                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                645068                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               491836                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  125002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  160292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  129670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  105202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   57142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   46320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   10521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   10519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   7720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  14862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  18683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  25061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  28280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  29345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  32580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  38070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  37324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  36353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  37815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  35049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  34665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  37214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  34475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   9894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   8862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   8769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28096                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.946718                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     70.838634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         27772     98.85%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          220      0.78%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           33      0.12%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511           11      0.04%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            8      0.03%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767           10      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            7      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.02%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28096                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28096                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.504591                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.715734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     49.364365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-63          28081     99.95%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-127           10      0.04%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3648-3711            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3712-3775            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28096                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   11040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                20642176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15738752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              519767628.04311502                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              396299973.19075435                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   39714167976                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      69863.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        22464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     20608672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15737888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 565640.947754758759                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 518924001.159497857094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 396278217.769686818123                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          702                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       644366                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       491836                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     37764176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  48821485772                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 981114311708                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     53795.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     75766.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1994799.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        22464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     20619712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       20642176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        22464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15738752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15738752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       322183                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          322534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       245918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         245918                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst       565641                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    519201987                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         519767628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       565641                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        565641                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    396299973                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        396299973                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    396299973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       565641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    519201987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        916067601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               644723                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              491809                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        82506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        79195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        82006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        78926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        81238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        81303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        80481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        79068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        61780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        61400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        61204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        61410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        61430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        61926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        61234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        61425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             35964789948                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3223615000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        48859249948                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                55783.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           75783.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              548292                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             451893                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       136341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   266.746936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   210.132348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   170.641615                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63         1724      1.26%      1.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        20378     14.95%     16.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        19866     14.57%     30.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        41656     30.55%     61.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         6803      4.99%     66.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         2301      1.69%     68.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         2725      2.00%     70.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         2862      2.10%     72.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575        38026     27.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       136341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              20631136                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           15737888                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              519.489642                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              396.278218                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       243379395                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    128269612.800001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      758194248                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     460333224                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy    247361400                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1266410377.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 365287826.400009                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3469236083.699960                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    87.354967                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9554023608                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1329900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28830315768                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              117094                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        245918                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            117272                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             205440                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            205440                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         117094                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          40947                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1049205                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1049205                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     36380928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 36380928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             363481                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   363481    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               363481                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2043441428                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1685538764                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         739071                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       375590                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 97338822                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                84120399                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              121                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               82992147                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          86233                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      5709680                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      6005319                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     97285351                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.853080                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.084338                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          53742456     55.24%     55.24% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          12044486     12.38%     67.62% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          26625415     27.37%     94.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           2403245      2.47%     97.46% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           1872049      1.92%     99.39% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            587797      0.60%     99.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6              9406      0.01%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7               497      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            7                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      97285351                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           36808      0.19%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              5      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp         19101      0.10%      0.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt         36025      0.19%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd         343164      1.80%      2.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      2.29% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu          10161      0.05%      2.34% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp           6879      0.04%      2.38% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt          17886      0.09%      2.47% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc        218568      1.15%      3.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      3.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc     10127386     53.26%     56.89% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift       682615      3.59%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     60.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult        19540      0.10%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     60.58% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        6775321     35.63%     96.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        719969      3.79%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      4179200      5.04%      5.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     13247143     15.96%     21.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         2993      0.00%     21.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            5      0.00%     21.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        10446      0.01%     21.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp      1087429      1.31%     22.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt        23799      0.03%     22.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           49      0.00%     22.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc           26      0.00%     22.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv        10589      0.01%     22.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc        22977      0.03%     22.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     22.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd      1641116      1.98%     24.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     24.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu       169422      0.20%     24.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp       655365      0.79%     25.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt       491655      0.59%     25.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      1815852      2.19%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc     41943040     50.54%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift      2621440      3.16%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp       655365      0.79%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult       492160      0.59%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     10812713     13.03%     96.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      3109363      3.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     82992147                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.852611                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    19013428                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.229099                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        128657149                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        19804851                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     15225433                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        153712157                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites        70025460                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses     66781740                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            15942855                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            81883520                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                  82147463                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts              10494493                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts            844684                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         207                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   13439647                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                3764109                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              2945154                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.843933                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   53471                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            63913421                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              78410838                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.522979                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.522979                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.656608                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.656608                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           29521291                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites           7453502                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads          227961051                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads            11122097                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites           12059133                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads         131497823                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites          2520165                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads     10828570                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      3142773                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          149                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          184                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         5217383                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      5152630                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       381183                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups      4264772                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       166110                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         4262840                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999547                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            5631                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups          320                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          177                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          143                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts      5338085                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           96                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       380467                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     96476880                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.812744                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.440346                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     62417518     64.70%     64.70% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      7865300      8.15%     72.85% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     21027911     21.80%     94.65% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      1171397      1.21%     95.86% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       192898      0.20%     96.06% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       695742      0.72%     96.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      1970386      2.04%     98.82% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       182756      0.19%     99.01% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       952972      0.99%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     96476880                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted     63913582                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       78410999                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs            12144719                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads               9939520                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            2958200                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions     65903636                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            20086088                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          4693                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      4179200      5.33%      5.33% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     10860740     13.85%     19.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         2745      0.00%     19.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            5      0.00%     19.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        10240      0.01%     19.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp       673290      0.86%     20.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt        23135      0.03%     20.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           40      0.00%     20.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc           20      0.00%     20.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv        10370      0.01%     20.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc        22215      0.03%     20.13% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     20.13% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd      1640960      2.09%     22.22% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     22.22% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu       169205      0.22%     22.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp       655365      0.84%     23.27% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt       491655      0.63%     23.90% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      1815090      2.31%     26.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     26.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc     41943040     53.49%     79.70% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift      2621440      3.34%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       655365      0.84%     83.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult       492160      0.63%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      9939520     12.68%     97.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      2205199      2.81%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     78410999                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       952972                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         20002814                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      37172871                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          38908024                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        820990                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         380650                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      4045904                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           742                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       85579108                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        823557                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     20846457                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts               72692888                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             5217383                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      4268648                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              76057502                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          762732                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          20580310                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         57420                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     97285351                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.899112                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.233116                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         56453044     58.03%     58.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1         17108565     17.59%     75.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           809373      0.83%     76.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         22914369     23.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     97285351                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.053600                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.746803                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            380650                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             438648                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         22809285                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       84120727                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         10828570                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         3142773                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           121                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents               148                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         22809189                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents          111                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       227716                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       177803                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       405519                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         82007555                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        82007173                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          20783759                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          36831325                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.842492                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.564296                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 384                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          889050                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          111                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         937574                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads           58                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          46187                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      9939389                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     17.541917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    68.675500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        8814467     88.68%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        93295      0.94%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       589966      5.94%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         5936      0.06%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         6572      0.07%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         1721      0.02%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69          644      0.01%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         5931      0.06%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          891      0.01%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          594      0.01%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          169      0.00%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          129      0.00%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129          177      0.00%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        34742      0.35%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149        25648      0.26%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159          249      0.00%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        33610      0.34%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179        31051      0.31%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        79702      0.80%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199         1710      0.02%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          839      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        20089      0.20%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        13406      0.13%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         1498      0.02%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          887      0.01%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         1965      0.02%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         7596      0.08%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        10309      0.10%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        45870      0.46%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        31232      0.31%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        78494      0.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      9939389                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         380650                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         21117093                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        28698368                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        62093                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          38569876                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       8457269                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       84775693                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts        187476                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        148041                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents              6                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents          11865                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents        7965913                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           22                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands     98731757                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           337466726                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         31461167                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        160205899                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      89073141                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          9658612                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1370                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          123                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           1612605                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                179271887                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               168306653                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         63913421                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           78410838                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             365301                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       669480                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          518                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           305804                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            205640                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           205640                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            524                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        364777                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         40947                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        40947                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1566                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1834092                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1835658                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63614656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                63681344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          363920                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15738752                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            975857                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000748                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027340                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  975127     99.93%     99.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     730      0.07%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              975857                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39714400128                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          846602543                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            642190                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         714897191                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1225810                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       613873                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             730                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000162                       # Number of seconds simulated (Second)
simTicks                                    161647968                       # Number of ticks simulated (Tick)
finalTick                                 51589956576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.25                       # Real time elapsed on the host (Second)
hostTickRate                                 30797238                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4528692                       # Number of bytes of host memory used (Byte)
simInsts                                     88841181                       # Number of instructions simulated (Count)
simOps                                      107305213                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 16919369                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   20433907                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data        60522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             60522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data        60647                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            60647                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data         1772                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1772                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data         1783                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1783                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data    177311081                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    177311081                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data    177311081                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    177311081                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data        62294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         62294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data        62430                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        62430                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.028446                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028446                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.028560                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028560                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 100062.686795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 100062.686795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 99445.362311                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 99445.362311                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3412                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           29                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     117.655172                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          830                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               830                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data          921                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           921                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data          921                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          921                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data          851                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          851                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data          861                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          861                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data     90009695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     90009695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data     91030511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     91030511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.013661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.013791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 105769.324324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 105769.324324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 105726.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 105726.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    862                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          791                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          791                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       852720                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       852720                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          798                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          798                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.008772                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.008772                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 121817.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 121817.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       625056                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       625056                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.005013                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.005013                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data       156264                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       156264                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data        34004                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           34004                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data         1241                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1241                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    126807624                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    126807624                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data        35245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        35245                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.035211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 102181.808219                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 102181.808219                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data          511                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          511                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data          730                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          730                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     78622824                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     78622824                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.020712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 107702.498630                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 107702.498630                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          125                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           125                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           11                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           11                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.080882                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.080882                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1020816                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1020816                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.073529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.073529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 102081.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 102081.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          747                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          747                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          747                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          747                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data        26517                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26517                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data          526                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          526                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data     50356986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     50356986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data        27043                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        27043                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.019451                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.019451                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 95735.714829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 95735.714829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data          410                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          410                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data          116                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          116                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     11244480                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     11244480                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.004289                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004289                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 96935.172414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 96935.172414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               145199                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2910                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              49.896564                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          412                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1587                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             128812                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            128812                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst        64120                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             64120                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst        64120                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            64120                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          756                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             756                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          756                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            756                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     75613416                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     75613416                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     75613416                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     75613416                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst        64876                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         64876                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst        64876                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        64876                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.011653                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011653                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.011653                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011653                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 100017.746032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 100017.746032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 100017.746032                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 100017.746032                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          784                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     130.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          611                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               611                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          133                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          133                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          623                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          623                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          623                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          623                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     63679824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     63679824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     63679824                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     63679824                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.009603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.009603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 102214.805778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102214.805778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 102214.805778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102214.805778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    611                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst        64120                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           64120                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          756                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           756                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     75613416                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     75613416                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst        64876                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        64876                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.011653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 100017.746032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100017.746032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          133                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          133                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          623                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          623                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     63679824                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     63679824                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.009603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 102214.805778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102214.805778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2005.827192                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22865548                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2625                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8710.684952                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1601.585686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   404.241505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.782024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.197384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2011                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          229                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          190                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1511                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.981934                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             130374                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            130374                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    21                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst            133                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data             94                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       227                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst           133                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data            94                       # number of overall hits (Count)
system.l2.overallHits::total                      227                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          487                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data          762                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1249                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          487                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data          762                       # number of overall misses (Count)
system.l2.overallMisses::total                   1249                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     61763448                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data     89588232                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          151351680                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     61763448                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data     89588232                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         151351680                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          620                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data          856                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1476                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          620                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data          856                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1476                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.785484                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.890187                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.846206                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.785484                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.890187                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.846206                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 126824.328542                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 117569.858268                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    121178.286629                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 126824.328542                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 117569.858268                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   121178.286629                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1668                       # number of writebacks (Count)
system.l2.writebacks::total                      1668                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          487                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data          762                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1249                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          487                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data          762                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1249                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     57696800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data     83217192                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      140913992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     57696800                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data     83217192                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     140913992                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.785484                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.890187                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.846206                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.785484                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.890187                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.846206                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 118473.921971                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 109208.913386                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 112821.450761                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 118473.921971                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 109208.913386                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 112821.450761                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1695                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       108768                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       108768                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        18128                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18128                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst          133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          487                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              487                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     61763448                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     61763448                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          620                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            620                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.785484                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.785484                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 126824.328542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 126824.328542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          487                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          487                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     57696800                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     57696800                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.785484                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.785484                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 118473.921971                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 118473.921971                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data           20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data           92                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  92                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     10873608                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       10873608                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data          112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.821429                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.821429                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 118191.391304                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 118191.391304                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data           92                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              92                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data     10105520                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     10105520                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.821429                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.821429                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 109842.608696                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 109842.608696                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data           74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data          670                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             670                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data     78714624                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     78714624                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data          744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.900538                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.900538                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 117484.513433                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 117484.513433                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data          670                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          670                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data     73111672                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     73111672                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.900538                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.900538                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 109121.898507                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 109121.898507                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data            3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          611                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              611                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          611                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          611                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          830                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              830                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          830                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          830                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       158225                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34463                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.591156                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     302.746940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data                2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   291.704641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32171.548420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.008902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.981798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  151                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  776                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1038                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                30801                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      25359                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     25359                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3336.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      1524.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000024404680                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          196                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          197                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4763                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3152                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1248                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1668                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2496                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3336                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                  2496                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                 3336                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     830                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.730964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.105492                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.864240                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4                 3      1.52%      1.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 7      3.55%      5.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                22     11.17%     16.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10               42     21.32%     37.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12               33     16.75%     54.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14               34     17.26%     71.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16               24     12.18%     83.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18               23     11.68%     95.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                5      2.54%     97.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                4      2.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.984694                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.914311                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.625051                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              129     65.82%     65.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                9      4.59%     70.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               26     13.27%     83.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               12      6.12%     89.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               10      5.10%     94.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      3.57%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.51%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.51%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.51%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           196                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   79872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               106752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              494110758.01460123                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              660398032.34643817                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     161614104                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      55423.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        31104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data        48768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       106848                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 192418131.726839900017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 301692626.287761330605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 660991915.469051957130                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         1524                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3336                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     73587380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    102141956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   4017050568                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     75707.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     67022.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1204151.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        31104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data        48768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          79872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        31104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       106752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       106752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data          762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1248                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1668                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1668                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst    192418132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    301692626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         494110758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    192418132                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     192418132                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    660398032                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        660398032                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    660398032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    192418132                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    301692626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1154508790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2496                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3339                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               125809336                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              12480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          175729336                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                50404.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           70404.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1794                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2468                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           73.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   118.682772                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    95.807098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    92.194805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63           74      4.70%      4.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          849     53.97%     58.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          337     21.42%     80.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          138      8.77%     88.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           76      4.83%     93.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           42      2.67%     96.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           26      1.65%     98.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           11      0.70%     98.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           20      1.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 79872                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             106848                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              494.110758                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              660.991915                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.72                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2807805                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1478937.600000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2935296                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3118752                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy       991380                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      6982455                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 143167.200000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18457792.800000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   114.185121                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2696580                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5330000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    153621388                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1156                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1668                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                27                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 92                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                92                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1156                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              6                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         4197                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4197                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       186624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   186624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1254                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1254    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1254                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11187848                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6500832                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2949                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1695                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                   396196                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                  202128                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              843                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued                 198594                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued            531                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined        18488                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined        11155                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples       310741                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.639098                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      0.969508                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0            198226     63.79%     63.79% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1             48602     15.64%     79.43% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2             43704     14.06%     93.50% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3             18253      5.87%     99.37% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4              1955      0.63%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total        310741                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           12594     35.03%     35.03% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult            335      0.93%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     35.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp             37      0.10%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead           9069     25.22%     61.28% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         13921     38.72%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           49      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu       129564     65.24%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          771      0.39%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv           91      0.05%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            3      0.00%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp           33      0.02%     65.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            3      0.00%     65.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           12      0.01%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            1      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            4      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc          399      0.20%     65.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            1      0.00%     65.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd          104      0.05%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu          183      0.09%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          166      0.08%     66.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            8      0.00%     66.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc          177      0.09%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead        37770     19.02%     85.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite        29255     14.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total       198594                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.501252                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                       35956                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.181053                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads           740146                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites          219432                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses       192378                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads             4270                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites            2056                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses         1822                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses              232151                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                2350                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                    195809                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                 36933                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts              2785                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         223                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                      65777                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                  34371                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                28844                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.494223                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     437                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   85455                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts              153767                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                184484                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       2.576600                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  2.576600                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.388108                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.388108                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads             212815                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites            129101                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads               3093                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads               46829                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites              46152                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads             25891                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites             3068                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads        38076                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores        29775                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          419                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          202                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups           42442                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted        29759                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect         3147                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups        14985                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         2626                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits           12490                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.833500                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            4426                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect           26                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups         1003                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          616                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          387                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted          268                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts        15843                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts         2369                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples       307217                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.600891                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.324436                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0       222723     72.50%     72.50% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1        40637     13.23%     85.72% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2        21970      7.15%     92.88% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3         7631      2.48%     95.36% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4         6295      2.05%     97.41% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5         2604      0.85%     98.26% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6         1395      0.45%     98.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7         1132      0.37%     99.08% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8         2830      0.92%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total       307217                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted       153887                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted         184604                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs               62048                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                 34272                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                1009                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches              32490                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions         1770                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer              169419                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          3576                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           45      0.02%      0.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu       120623     65.34%     65.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          766      0.41%     65.78% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv           84      0.05%     65.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     65.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp           33      0.02%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            3      0.00%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           12      0.01%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            1      0.00%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            4      0.00%     65.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc          388      0.21%     66.07% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            1      0.00%     66.07% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd          104      0.06%     66.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu          163      0.09%     66.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          150      0.08%     66.29% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            8      0.00%     66.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc          168      0.09%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead        34272     18.57%     84.95% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite        27776     15.05%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total       184604                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples         2830                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles            64214                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles        150497                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles             89023                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles          4597                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles           2410                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved        12563                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           795                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts         212413                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts          8472                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles        83024                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts                 197681                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches               42442                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches        17532                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles                224487                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles            6376                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines             64877                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          1219                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples       310741                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.758281                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.173581                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0           203546     65.50%     65.50% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1            35839     11.53%     77.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2            14278      4.59%     81.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            57078     18.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total       310741                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.107124                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.498947                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles              2410                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles               1114                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles             2185                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts         203194                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts            38076                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts           29775                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           843                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents             2186                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents           30                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect          343                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         2142                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts         2485                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit           194503                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount          194200                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst             87154                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst            144421                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.490161                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.603472                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 465                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads            3804                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation           30                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores           1999                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads          249                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache             23                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples        34140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     12.241857                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    56.318068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9          32965     96.56%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19           81      0.24%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29           91      0.27%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39            6      0.02%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49            6      0.02%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59            3      0.01%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69            1      0.00%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89            1      0.00%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99            5      0.01%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109            1      0.00%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119            7      0.02%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129            5      0.01%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139            2      0.01%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149            5      0.01%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159            4      0.01%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169            6      0.02%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179           41      0.12%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          302      0.88%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           24      0.07%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209           20      0.06%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219           11      0.03%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           90      0.26%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           24      0.07%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            4      0.01%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           15      0.04%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           13      0.04%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          133      0.39%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           20      0.06%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           17      0.05%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          237      0.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total        34140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            3                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles           2410                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles            71978                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles           40888                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        94770                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles             85837                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles         14858                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts         205971                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts          2772                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          1602                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.LQFullEvents           2403                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           8480                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           12                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands       204279                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups              300616                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups           223672                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             2029                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps        182174                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps            22109                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1879                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          849                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts              9399                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                   504574                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                  404441                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts           153767                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps             184484                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp               1366                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2498                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          611                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               59                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            623                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           744                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1853                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2592                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   4445                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        78720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       107904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  186624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1698                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    106944                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3183                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002513                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.050078                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3175     99.75%     99.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       8      0.25%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3183                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    161647968                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2383944                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            761328                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1051416                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2961                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1478                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
