/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_webhif_l1_mask.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 12/7/11 5:03p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:28 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_webhif_l1_mask.h $
 * 
 * Hydra_Software_Devel/3   12/7/11 5:03p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_WEBHIF_L1_MASK_H__
#define BCHP_WEBHIF_L1_MASK_H__

/***************************************************************************
 *WEBHIF_L1_MASK - WEBHIF L1 INTR Mask Registers
 ***************************************************************************/
#define BCHP_WEBHIF_L1_MASK_W0                   0x0041c500 /* WebHIF Interrupt Mask Register */
#define BCHP_WEBHIF_L1_MASK_W1                   0x0041c504 /* Interrupt Mask Status Register */
#define BCHP_WEBHIF_L1_MASK_W2                   0x0041c508 /* Interrupt Mask Status Register */
#define BCHP_WEBHIF_L1_MASK_W3                   0x0041c50c /* Interrupt Mask Status Register */

/***************************************************************************
 *W0 - WebHIF Interrupt Mask Register
 ***************************************************************************/
/* WEBHIF_L1_MASK :: W0 :: MEMC1_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_W0_MEMC1_CPU_INTR_MASK                 0x80000000
#define BCHP_WEBHIF_L1_MASK_W0_MEMC1_CPU_INTR_SHIFT                31
#define BCHP_WEBHIF_L1_MASK_W0_MEMC1_CPU_INTR_DEFAULT              0x00000001

/* WEBHIF_L1_MASK :: W0 :: MEMC0_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_W0_MEMC0_CPU_INTR_MASK                 0x40000000
#define BCHP_WEBHIF_L1_MASK_W0_MEMC0_CPU_INTR_SHIFT                30
#define BCHP_WEBHIF_L1_MASK_W0_MEMC0_CPU_INTR_DEFAULT              0x00000001

/* WEBHIF_L1_MASK :: W0 :: IPI3_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_W0_IPI3_CPU_INTR_MASK                  0x20000000
#define BCHP_WEBHIF_L1_MASK_W0_IPI3_CPU_INTR_SHIFT                 29
#define BCHP_WEBHIF_L1_MASK_W0_IPI3_CPU_INTR_DEFAULT               0x00000001

/* WEBHIF_L1_MASK :: W0 :: IPI2_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_W0_IPI2_CPU_INTR_MASK                  0x10000000
#define BCHP_WEBHIF_L1_MASK_W0_IPI2_CPU_INTR_SHIFT                 28
#define BCHP_WEBHIF_L1_MASK_W0_IPI2_CPU_INTR_DEFAULT               0x00000001

/* WEBHIF_L1_MASK :: W0 :: IPI1_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_W0_IPI1_CPU_INTR_MASK                  0x08000000
#define BCHP_WEBHIF_L1_MASK_W0_IPI1_CPU_INTR_SHIFT                 27
#define BCHP_WEBHIF_L1_MASK_W0_IPI1_CPU_INTR_DEFAULT               0x00000001

/* WEBHIF_L1_MASK :: W0 :: IPI0_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_W0_IPI0_CPU_INTR_MASK                  0x04000000
#define BCHP_WEBHIF_L1_MASK_W0_IPI0_CPU_INTR_SHIFT                 26
#define BCHP_WEBHIF_L1_MASK_W0_IPI0_CPU_INTR_DEFAULT               0x00000001

/* WEBHIF_L1_MASK :: W0 :: HIF_SPI_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_W0_HIF_SPI_CPU_INTR_MASK               0x02000000
#define BCHP_WEBHIF_L1_MASK_W0_HIF_SPI_CPU_INTR_SHIFT              25
#define BCHP_WEBHIF_L1_MASK_W0_HIF_SPI_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W0 :: HIF_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_W0_HIF_CPU_INTR_MASK                   0x01000000
#define BCHP_WEBHIF_L1_MASK_W0_HIF_CPU_INTR_SHIFT                  24
#define BCHP_WEBHIF_L1_MASK_W0_HIF_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W0 :: HDMI_TX_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_TX_CPU_INTR_MASK               0x00800000
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_TX_CPU_INTR_SHIFT              23
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_TX_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W0 :: HDMI_RX_0_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_RX_0_CPU_INTR_MASK             0x00400000
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_RX_0_CPU_INTR_SHIFT            22
#define BCHP_WEBHIF_L1_MASK_W0_HDMI_RX_0_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W0 :: GFX_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_W0_GFX_CPU_INTR_MASK                   0x00200000
#define BCHP_WEBHIF_L1_MASK_W0_GFX_CPU_INTR_SHIFT                  21
#define BCHP_WEBHIF_L1_MASK_W0_GFX_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W0 :: GENET_1_B_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_B_CPU_INTR_MASK             0x00100000
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_B_CPU_INTR_SHIFT            20
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_B_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W0 :: GENET_1_A_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_A_CPU_INTR_MASK             0x00080000
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_A_CPU_INTR_SHIFT            19
#define BCHP_WEBHIF_L1_MASK_W0_GENET_1_A_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W0 :: GENET_0_B_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_B_CPU_INTR_MASK             0x00040000
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_B_CPU_INTR_SHIFT            18
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_B_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W0 :: GENET_0_A_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_A_CPU_INTR_MASK             0x00020000
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_A_CPU_INTR_SHIFT            17
#define BCHP_WEBHIF_L1_MASK_W0_GENET_0_A_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_05_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_05_CPU_INTR_MASK            0x00010000
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_05_CPU_INTR_SHIFT           16
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_05_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_04_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_04_CPU_INTR_MASK            0x00008000
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_04_CPU_INTR_SHIFT           15
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_04_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_03_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_03_CPU_INTR_MASK            0x00004000
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_03_CPU_INTR_SHIFT           14
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_03_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_02_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_02_CPU_INTR_MASK            0x00002000
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_02_CPU_INTR_SHIFT           13
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_02_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_01_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_01_CPU_INTR_MASK            0x00001000
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_01_CPU_INTR_SHIFT           12
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_01_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: EXT_IRQ_00_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_00_CPU_INTR_MASK            0x00000800
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_00_CPU_INTR_SHIFT           11
#define BCHP_WEBHIF_L1_MASK_W0_EXT_IRQ_00_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W0 :: DVP_HR_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_W0_DVP_HR_CPU_INTR_MASK                0x00000400
#define BCHP_WEBHIF_L1_MASK_W0_DVP_HR_CPU_INTR_SHIFT               10
#define BCHP_WEBHIF_L1_MASK_W0_DVP_HR_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: CLKGEN_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_W0_CLKGEN_CPU_INTR_MASK                0x00000200
#define BCHP_WEBHIF_L1_MASK_W0_CLKGEN_CPU_INTR_SHIFT               9
#define BCHP_WEBHIF_L1_MASK_W0_CLKGEN_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNM_1_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_1_CPU_INTR_MASK                0x00000100
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_1_CPU_INTR_SHIFT               8
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_1_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNM_0_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_0_CPU_INTR_MASK                0x00000080
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_0_CPU_INTR_SHIFT               7
#define BCHP_WEBHIF_L1_MASK_W0_BVNM_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNF_5_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_5_CPU_INTR_MASK                0x00000040
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_5_CPU_INTR_SHIFT               6
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_5_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNF_1_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_1_CPU_INTR_MASK                0x00000020
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_1_CPU_INTR_SHIFT               5
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_1_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNF_0_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_0_CPU_INTR_MASK                0x00000010
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_0_CPU_INTR_SHIFT               4
#define BCHP_WEBHIF_L1_MASK_W0_BVNF_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BVNB_0_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_W0_BVNB_0_CPU_INTR_MASK                0x00000008
#define BCHP_WEBHIF_L1_MASK_W0_BVNB_0_CPU_INTR_SHIFT               3
#define BCHP_WEBHIF_L1_MASK_W0_BVNB_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: BSP_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_W0_BSP_CPU_INTR_MASK                   0x00000004
#define BCHP_WEBHIF_L1_MASK_W0_BSP_CPU_INTR_SHIFT                  2
#define BCHP_WEBHIF_L1_MASK_W0_BSP_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W0 :: AVD1_0_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_W0_AVD1_0_CPU_INTR_MASK                0x00000002
#define BCHP_WEBHIF_L1_MASK_W0_AVD1_0_CPU_INTR_SHIFT               1
#define BCHP_WEBHIF_L1_MASK_W0_AVD1_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W0 :: AIO_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_W0_AIO_CPU_INTR_MASK                   0x00000001
#define BCHP_WEBHIF_L1_MASK_W0_AIO_CPU_INTR_SHIFT                  0
#define BCHP_WEBHIF_L1_MASK_W0_AIO_CPU_INTR_DEFAULT                0x00000001

/***************************************************************************
 *W1 - Interrupt Mask Status Register
 ***************************************************************************/
/* WEBHIF_L1_MASK :: W1 :: UPG_SC_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_SC_CPU_INTR_MASK                0x80000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_SC_CPU_INTR_SHIFT               31
#define BCHP_WEBHIF_L1_MASK_W1_UPG_SC_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_MC_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MC_CPU_INTR_MASK                0x40000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MC_CPU_INTR_SHIFT               30
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MC_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_MAIN_AON_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_AON_CPU_INTR_MASK          0x20000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_AON_CPU_INTR_SHIFT         29
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_AON_CPU_INTR_DEFAULT       0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_MAIN_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_CPU_INTR_MASK              0x10000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_CPU_INTR_SHIFT             28
#define BCHP_WEBHIF_L1_MASK_W1_UPG_MAIN_CPU_INTR_DEFAULT           0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_BSC_AON_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_AON_CPU_INTR_MASK           0x08000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_AON_CPU_INTR_SHIFT          27
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_AON_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_BSC_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_CPU_INTR_MASK               0x04000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_CPU_INTR_SHIFT              26
#define BCHP_WEBHIF_L1_MASK_W1_UPG_BSC_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_AUX_AON_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_AON_CPU_INTR_MASK           0x02000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_AON_CPU_INTR_SHIFT          25
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_AON_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W1 :: UPG_AUX_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_CPU_INTR_MASK               0x01000000
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_CPU_INTR_SHIFT              24
#define BCHP_WEBHIF_L1_MASK_W1_UPG_AUX_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: UHF_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_W1_UHF_CPU_INTR_MASK                   0x00800000
#define BCHP_WEBHIF_L1_MASK_W1_UHF_CPU_INTR_SHIFT                  23
#define BCHP_WEBHIF_L1_MASK_W1_UHF_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W1 :: SYS_PM_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_W1_SYS_PM_CPU_INTR_MASK                0x00400000
#define BCHP_WEBHIF_L1_MASK_W1_SYS_PM_CPU_INTR_SHIFT               22
#define BCHP_WEBHIF_L1_MASK_W1_SYS_PM_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: SYS_AON_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_W1_SYS_AON_CPU_INTR_MASK               0x00200000
#define BCHP_WEBHIF_L1_MASK_W1_SYS_AON_CPU_INTR_SHIFT              21
#define BCHP_WEBHIF_L1_MASK_W1_SYS_AON_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: SYS_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_W1_SYS_CPU_INTR_MASK                   0x00100000
#define BCHP_WEBHIF_L1_MASK_W1_SYS_CPU_INTR_SHIFT                  20
#define BCHP_WEBHIF_L1_MASK_W1_SYS_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W1 :: SVD0_0_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_W1_SVD0_0_CPU_INTR_MASK                0x00080000
#define BCHP_WEBHIF_L1_MASK_W1_SVD0_0_CPU_INTR_SHIFT               19
#define BCHP_WEBHIF_L1_MASK_W1_SVD0_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: SOFT_MODEM_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_W1_SOFT_MODEM_CPU_INTR_MASK            0x00040000
#define BCHP_WEBHIF_L1_MASK_W1_SOFT_MODEM_CPU_INTR_SHIFT           18
#define BCHP_WEBHIF_L1_MASK_W1_SOFT_MODEM_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W1 :: SID0_0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_W1_SID0_0_CPU_INTR_MASK                0x00020000
#define BCHP_WEBHIF_L1_MASK_W1_SID0_0_CPU_INTR_SHIFT               17
#define BCHP_WEBHIF_L1_MASK_W1_SID0_0_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: SDIO1_0_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_W1_SDIO1_0_CPU_INTR_MASK               0x00010000
#define BCHP_WEBHIF_L1_MASK_W1_SDIO1_0_CPU_INTR_SHIFT              16
#define BCHP_WEBHIF_L1_MASK_W1_SDIO1_0_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: SDIO0_0_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_W1_SDIO0_0_CPU_INTR_MASK               0x00008000
#define BCHP_WEBHIF_L1_MASK_W1_SDIO0_0_CPU_INTR_SHIFT              15
#define BCHP_WEBHIF_L1_MASK_W1_SDIO0_0_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: SATA_GRB_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_W1_SATA_GRB_CPU_INTR_MASK              0x00004000
#define BCHP_WEBHIF_L1_MASK_W1_SATA_GRB_CPU_INTR_SHIFT             14
#define BCHP_WEBHIF_L1_MASK_W1_SATA_GRB_CPU_INTR_DEFAULT           0x00000001

/* WEBHIF_L1_MASK :: W1 :: SATA_AHCI_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_W1_SATA_AHCI_CPU_INTR_MASK             0x00002000
#define BCHP_WEBHIF_L1_MASK_W1_SATA_AHCI_CPU_INTR_SHIFT            13
#define BCHP_WEBHIF_L1_MASK_W1_SATA_AHCI_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: RAAGA1_FW_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_FW_CPU_INTR_MASK             0x00001000
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_FW_CPU_INTR_SHIFT            12
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_FW_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: RAAGA1_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_CPU_INTR_MASK                0x00000800
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_CPU_INTR_SHIFT               11
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA1_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W1 :: RAAGA_FW_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_FW_CPU_INTR_MASK              0x00000400
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_FW_CPU_INTR_SHIFT             10
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_FW_CPU_INTR_DEFAULT           0x00000001

/* WEBHIF_L1_MASK :: W1 :: RAAGA_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_CPU_INTR_MASK                 0x00000200
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_CPU_INTR_SHIFT                9
#define BCHP_WEBHIF_L1_MASK_W1_RAAGA_CPU_INTR_DEFAULT              0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_NMI_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_NMI_CPU_INTR_MASK              0x00000100
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_NMI_CPU_INTR_SHIFT             8
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_NMI_CPU_INTR_DEFAULT           0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_INTR_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTR_CPU_INTR_MASK             0x00000080
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTR_CPU_INTR_SHIFT            7
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTR_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_INTD_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTD_CPU_INTR_MASK             0x00000040
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTD_CPU_INTR_SHIFT            6
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTD_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_INTC_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTC_CPU_INTR_MASK             0x00000020
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTC_CPU_INTR_SHIFT            5
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTC_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_INTB_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTB_CPU_INTR_MASK             0x00000010
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTB_CPU_INTR_SHIFT            4
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTB_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_INTA_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTA_CPU_INTR_MASK             0x00000008
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTA_CPU_INTR_SHIFT            3
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_INTA_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W1 :: PCIE_ERR_ATTN_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_ERR_ATTN_CPU_INTR_MASK         0x00000004
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_ERR_ATTN_CPU_INTR_SHIFT        2
#define BCHP_WEBHIF_L1_MASK_W1_PCIE_ERR_ATTN_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: W1 :: NMI_PIN_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_W1_NMI_PIN_CPU_INTR_MASK               0x00000002
#define BCHP_WEBHIF_L1_MASK_W1_NMI_PIN_CPU_INTR_SHIFT              1
#define BCHP_WEBHIF_L1_MASK_W1_NMI_PIN_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W1 :: MOCA_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_W1_MOCA_CPU_INTR_MASK                  0x00000001
#define BCHP_WEBHIF_L1_MASK_W1_MOCA_CPU_INTR_SHIFT                 0
#define BCHP_WEBHIF_L1_MASK_W1_MOCA_CPU_INTR_DEFAULT               0x00000001

/***************************************************************************
 *W2 - Interrupt Mask Status Register
 ***************************************************************************/
/* WEBHIF_L1_MASK :: W2 :: XPT_STATUS_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_STATUS_CPU_INTR_MASK            0x80000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_STATUS_CPU_INTR_SHIFT           31
#define BCHP_WEBHIF_L1_MASK_W2_XPT_STATUS_CPU_INTR_DEFAULT         0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_RAV_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_RAV_CPU_INTR_MASK               0x40000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_RAV_CPU_INTR_SHIFT              30
#define BCHP_WEBHIF_L1_MASK_W2_XPT_RAV_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_PCR_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_PCR_CPU_INTR_MASK               0x20000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_PCR_CPU_INTR_SHIFT              29
#define BCHP_WEBHIF_L1_MASK_W2_XPT_PCR_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_OVFL_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_OVFL_CPU_INTR_MASK              0x10000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_OVFL_CPU_INTR_SHIFT             28
#define BCHP_WEBHIF_L1_MASK_W2_XPT_OVFL_CPU_INTR_DEFAULT           0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_MSG_STAT_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_STAT_CPU_INTR_MASK          0x08000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_STAT_CPU_INTR_SHIFT         27
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_STAT_CPU_INTR_DEFAULT       0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_MSG_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_CPU_INTR_MASK               0x04000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_CPU_INTR_SHIFT              26
#define BCHP_WEBHIF_L1_MASK_W2_XPT_MSG_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: XPT_FE_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_W2_XPT_FE_CPU_INTR_MASK                0x02000000
#define BCHP_WEBHIF_L1_MASK_W2_XPT_FE_CPU_INTR_SHIFT               25
#define BCHP_WEBHIF_L1_MASK_W2_XPT_FE_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_TIMER_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_TIMER_CPU_INTR_MASK          0x01000000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_TIMER_CPU_INTR_SHIFT         24
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_TIMER_CPU_INTR_DEFAULT       0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_STB_IPI1_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI1_CPU_INTR_MASK       0x00800000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI1_CPU_INTR_SHIFT      23
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI1_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_STB_IPI0_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI0_CPU_INTR_MASK       0x00400000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI0_CPU_INTR_SHIFT      22
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_IPI1_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI1_CPU_INTR_MASK           0x00200000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI1_CPU_INTR_SHIFT          21
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI1_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_IPI0_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI0_CPU_INTR_MASK           0x00100000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI0_CPU_INTR_SHIFT          20
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_IPI0_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: WEBHIF_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_CPU_INTR_MASK                0x00080000
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_CPU_INTR_SHIFT               19
#define BCHP_WEBHIF_L1_MASK_W2_WEBHIF_CPU_INTR_DEFAULT             0x00000001

/* WEBHIF_L1_MASK :: W2 :: VICE1_0_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_W2_VICE1_0_CPU_INTR_MASK               0x00040000
#define BCHP_WEBHIF_L1_MASK_W2_VICE1_0_CPU_INTR_SHIFT              18
#define BCHP_WEBHIF_L1_MASK_W2_VICE1_0_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: VICE0_0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_W2_VICE0_0_CPU_INTR_MASK               0x00020000
#define BCHP_WEBHIF_L1_MASK_W2_VICE0_0_CPU_INTR_SHIFT              17
#define BCHP_WEBHIF_L1_MASK_W2_VICE0_0_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: VEC_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_W2_VEC_CPU_INTR_MASK                   0x00010000
#define BCHP_WEBHIF_L1_MASK_W2_VEC_CPU_INTR_SHIFT                  16
#define BCHP_WEBHIF_L1_MASK_W2_VEC_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W2 :: V3D_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_W2_V3D_CPU_INTR_MASK                   0x00008000
#define BCHP_WEBHIF_L1_MASK_W2_V3D_CPU_INTR_SHIFT                  15
#define BCHP_WEBHIF_L1_MASK_W2_V3D_CPU_INTR_DEFAULT                0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB1_OHCI_1_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_1_CPU_INTR_MASK           0x00004000
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_1_CPU_INTR_SHIFT          14
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_1_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB1_OHCI_0_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_0_CPU_INTR_MASK           0x00002000
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_0_CPU_INTR_SHIFT          13
#define BCHP_WEBHIF_L1_MASK_W2_USB1_OHCI_0_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB1_EHCI_1_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_1_CPU_INTR_MASK           0x00001000
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_1_CPU_INTR_SHIFT          12
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_1_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB1_EHCI_0_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_0_CPU_INTR_MASK           0x00000800
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_0_CPU_INTR_SHIFT          11
#define BCHP_WEBHIF_L1_MASK_W2_USB1_EHCI_0_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB1_BRIDGE_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_W2_USB1_BRIDGE_CPU_INTR_MASK           0x00000400
#define BCHP_WEBHIF_L1_MASK_W2_USB1_BRIDGE_CPU_INTR_SHIFT          10
#define BCHP_WEBHIF_L1_MASK_W2_USB1_BRIDGE_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB0_OHCI_1_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_1_CPU_INTR_MASK           0x00000200
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_1_CPU_INTR_SHIFT          9
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_1_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB0_OHCI_0_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_0_CPU_INTR_MASK           0x00000100
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_0_CPU_INTR_SHIFT          8
#define BCHP_WEBHIF_L1_MASK_W2_USB0_OHCI_0_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB0_EHCI_1_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_1_CPU_INTR_MASK           0x00000080
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_1_CPU_INTR_SHIFT          7
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_1_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB0_EHCI_0_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_0_CPU_INTR_MASK           0x00000040
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_0_CPU_INTR_SHIFT          6
#define BCHP_WEBHIF_L1_MASK_W2_USB0_EHCI_0_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: USB0_BRIDGE_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_W2_USB0_BRIDGE_CPU_INTR_MASK           0x00000020
#define BCHP_WEBHIF_L1_MASK_W2_USB0_BRIDGE_CPU_INTR_SHIFT          5
#define BCHP_WEBHIF_L1_MASK_W2_USB0_BRIDGE_CPU_INTR_DEFAULT        0x00000001

/* WEBHIF_L1_MASK :: W2 :: UPG_UART2_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART2_CPU_INTR_MASK             0x00000010
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART2_CPU_INTR_SHIFT            4
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART2_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W2 :: UPG_UART1_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART1_CPU_INTR_MASK             0x00000008
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART1_CPU_INTR_SHIFT            3
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART1_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W2 :: UPG_UART0_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART0_CPU_INTR_MASK             0x00000004
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART0_CPU_INTR_SHIFT            2
#define BCHP_WEBHIF_L1_MASK_W2_UPG_UART0_CPU_INTR_DEFAULT          0x00000001

/* WEBHIF_L1_MASK :: W2 :: UPG_TMR_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_W2_UPG_TMR_CPU_INTR_MASK               0x00000002
#define BCHP_WEBHIF_L1_MASK_W2_UPG_TMR_CPU_INTR_SHIFT              1
#define BCHP_WEBHIF_L1_MASK_W2_UPG_TMR_CPU_INTR_DEFAULT            0x00000001

/* WEBHIF_L1_MASK :: W2 :: UPG_SPI_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_W2_UPG_SPI_CPU_INTR_MASK               0x00000001
#define BCHP_WEBHIF_L1_MASK_W2_UPG_SPI_CPU_INTR_SHIFT              0
#define BCHP_WEBHIF_L1_MASK_W2_UPG_SPI_CPU_INTR_DEFAULT            0x00000001

/***************************************************************************
 *W3 - Interrupt Mask Status Register
 ***************************************************************************/
/* WEBHIF_L1_MASK :: W3 :: reserved0 [31:03] */
#define BCHP_WEBHIF_L1_MASK_W3_reserved0_MASK                      0xfffffff8
#define BCHP_WEBHIF_L1_MASK_W3_reserved0_SHIFT                     3

/* WEBHIF_L1_MASK :: W3 :: M2MC1_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_W3_M2MC1_CPU_INTR_MASK                 0x00000004
#define BCHP_WEBHIF_L1_MASK_W3_M2MC1_CPU_INTR_SHIFT                2
#define BCHP_WEBHIF_L1_MASK_W3_M2MC1_CPU_INTR_DEFAULT              0x00000001

/* WEBHIF_L1_MASK :: W3 :: ZCPU_ACCESS_VIOL1_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL1_CPU_INTR_MASK     0x00000002
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL1_CPU_INTR_SHIFT    1
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL1_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: W3 :: ZCPU_ACCESS_VIOL0_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL0_CPU_INTR_MASK     0x00000001
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL0_CPU_INTR_SHIFT    0
#define BCHP_WEBHIF_L1_MASK_W3_ZCPU_ACCESS_VIOL0_CPU_INTR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_WEBHIF_L1_MASK_H__ */

/* End of File */
