Model {
  Name			  "sampleModel102"
  Version		  10.3
  SavedCharacterEncoding  "GBK"
  ModelUUID		  "5f0b8abf-81e8-4a23-b20e-5380beccf74d"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.1"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    SimulinkSubDomainType   "Simulink"
    NumParameterArguments   0
    NumExternalFileReferences 346
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk10/cfblk6/cfblk3"
      SID		      "1647"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk10/cfblk7/cfblk13"
      SID		      "1669"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk10/cfblk7/cfblk3"
      SID		      "1659"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk10/cfblk7/cfblk8"
      SID		      "1664"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk10/cfblk3"
      SID		      "1540"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk10/cfblk4"
      SID		      "1541"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk11/cfblk10"
      SID		      "1555"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk3"
      SID		      "1491"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk8/cfblk6"
      SID		      "1512"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk9/cfblk4"
      SID		      "1529"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk8/cfblk9/cfblk5"
      SID		      "1530"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk10/cfblk3"
      SID		      "1620"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk10/cfblk5"
      SID		      "1622"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk3"
      SID		      "1572"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk7/cfblk3"
      SID		      "1579"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk9/cfblk4"
      SID		      "1604"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk9/cfblk5"
      SID		      "1605"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk10/cfblk6/cfblk9/cfblk9/cfblk6"
      SID		      "1606"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk11/cfblk3"
      SID		      "1738"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk11/cfblk8"
      SID		      "1743"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk13/cfblk3"
      SID		      "1761"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk13/cfblk5"
      SID		      "1763"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk3"
      SID		      "1702"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk5"
      SID		      "1704"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk11/cfblk9/cfblk3"
      SID		      "1711"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk10/cfblk7/cfblk7"
      SID		      "1695"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk11/cfblk4"
      SID		      "2010"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk11/cfblk8/cfblk3"
      SID		      "2031"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk10/cfblk3"
      SID		      "2069"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk10/cfblk5"
      SID		      "2071"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk12/cfblk7"
      SID		      "2092"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk13/cfblk3"
      SID		      "2108"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk13/cfblk4"
      SID		      "2109"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk3"
      SID		      "2051"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk12/cfblk4"
      SID		      "2052"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk13/cfblk7/cfblk4"
      SID		      "2140"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk13/cfblk8/cfblk6"
      SID		      "2153"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk13/cfblk9/cfblk5"
      SID		      "2166"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk10/cfblk3"
      SID		      "2203"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk12/cfblk3"
      SID		      "2233"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk12/cfblk4"
      SID		      "2234"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk13/cfblk3"
      SID		      "2241"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk13/cfblk4"
      SID		      "2242"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk14/cfblk10"
      SID		      "2259"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk14/cfblk7"
      SID		      "2256"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk15/cfblk5"
      SID		      "2267"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk4"
      SID		      "2183"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk14/cfblk9/cfblk3"
      SID		      "2191"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk3"
      SID		      "1998"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk5"
      SID		      "2000"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk10/cfblk6"
      SID		      "2001"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk13/cfblk3"
      SID		      "2361"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk13/cfblk4"
      SID		      "2362"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk14/cfblk3"
      SID		      "2377"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk6/cfblk3"
      SID		      "2299"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk6/cfblk4"
      SID		      "2300"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk7/cfblk3"
      SID		      "2308"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk8/cfblk3"
      SID		      "2322"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk9/cfblk3"
      SID		      "2341"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk9/cfblk4"
      SID		      "2342"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk5/cfblk9/cfblk5"
      SID		      "2343"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk10/cfblk3"
      SID		      "2447"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk3"
      SID		      "2397"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk7/cfblk3"
      SID		      "2404"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk7/cfblk4"
      SID		      "2405"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk7/cfblk6"
      SID		      "2407"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk8/cfblk3"
      SID		      "2421"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk8/cfblk5"
      SID		      "2423"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk8/cfblk7"
      SID		      "2425"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk6/cfblk9/cfblk4"
      SID		      "2436"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk10/cfblk4"
      SID		      "2504"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk10/cfblk5"
      SID		      "2505"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk10/cfblk6"
      SID		      "2506"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk10/cfblk7"
      SID		      "2507"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk11/cfblk3"
      SID		      "2521"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk11/cfblk6"
      SID		      "2524"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk8/cfblk5"
      SID		      "2469"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk8/cfblk6"
      SID		      "2470"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk9/cfblk3"
      SID		      "2485"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk9/cfblk4"
      SID		      "2486"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk11/cfblk7/cfblk9/cfblk5"
      SID		      "2487"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk10/cfblk11/cfblk3"
      SID		      "2810"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk10/cfblk11/cfblk4"
      SID		      "2811"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk10/cfblk12/cfblk12"
      SID		      "2831"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk10/cfblk5"
      SID		      "2801"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk6/cfblk11/cfblk4"
      SID		      "2582"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk6/cfblk18/cfblk4"
      SID		      "2600"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk6/cfblk18/cfblk6"
      SID		      "2602"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk6/cfblk6"
      SID		      "2573"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk6/cfblk7"
      SID		      "2574"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk7/cfblk5/cfblk3"
      SID		      "2629"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk7/cfblk5/cfblk4"
      SID		      "2630"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk7/cfblk6/cfblk3"
      SID		      "2646"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk7/cfblk6/cfblk6"
      SID		      "2649"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk8/cfblk5/cfblk5"
      SID		      "2683"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk8/cfblk6/cfblk3"
      SID		      "2690"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk9/cfblk10/cfblk3"
      SID		      "2740"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk9/cfblk10/cfblk4"
      SID		      "2741"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk9/cfblk12/cfblk5"
      SID		      "2768"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk15/cfblk9/cfblk12/cfblk9"
      SID		      "2772"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk11/cfblk11/cfblk4"
      SID		      "2893"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk11/cfblk11/cfblk5"
      SID		      "2894"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk11/cfblk4"
      SID		      "2864"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk11/cfblk5"
      SID		      "2865"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk11/cfblk9/cfblk4"
      SID		      "2873"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk10/cfblk10"
      SID		      "2987"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk10/cfblk3"
      SID		      "2980"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk10/cfblk5"
      SID		      "2982"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk10/cfblk8"
      SID		      "2985"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk11/cfblk3"
      SID		      "2996"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk11/cfblk5"
      SID		      "2998"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk6/cfblk3"
      SID		      "2920"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk6/cfblk4"
      SID		      "2921"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk6/cfblk7"
      SID		      "2924"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk8/cfblk3"
      SID		      "2944"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk16/cfblk12/cfblk9/cfblk4"
      SID		      "2963"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk8/cfblk5/cfblk9/cfblk5"
      SID		      "1820"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk11/cfblk7/cfblk4"
      SID		      "1862"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk12/cfblk10/cfblk3"
      SID		      "1899"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk12/cfblk3"
      SID		      "1874"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk12/cfblk9/cfblk3"
      SID		      "1891"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk18/cfblk6/cfblk5"
      SID		      "1927"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk18/cfblk7/cfblk3"
      SID		      "1937"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk19/cfblk4"
      SID		      "1962"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk19/cfblk7/cfblk5"
      SID		      "1970"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk19/cfblk8/cfblk3"
      SID		      "1979"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk3"
      SID		      "1843"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk4"
      SID		      "1844"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk11/cfblk9/cfblk5"
      SID		      "1845"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk11/cfblk13/cfblk4"
      SID		      "3841"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk11/cfblk13/cfblk5"
      SID		      "3842"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk11/cfblk13/cfblk6"
      SID		      "3843"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk11/cfblk3"
      SID		      "3792"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk11/cfblk8"
      SID		      "3797"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk10/cfblk3"
      SID		      "3919"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk11/cfblk4"
      SID		      "3930"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk12/cfblk4"
      SID		      "3939"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk12/cfblk5"
      SID		      "3940"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk17/cfblk3"
      SID		      "3961"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk17/cfblk4"
      SID		      "3962"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk17/cfblk7"
      SID		      "3965"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk18/cfblk5"
      SID		      "3977"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk3"
      SID		      "3867"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk4"
      SID		      "3868"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk5"
      SID		      "3869"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk7/cfblk3"
      SID		      "3874"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk7/cfblk9"
      SID		      "3880"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk8/cfblk3"
      SID		      "3888"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk9/cfblk3"
      SID		      "3904"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk9/cfblk4"
      SID		      "3905"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk12/cfblk9/cfblk5"
      SID		      "3906"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk13/cfblk11/cfblk4"
      SID		      "4031"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk13/cfblk11/cfblk6"
      SID		      "4033"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk13/cfblk13/cfblk3"
      SID		      "4057"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk13/cfblk9/cfblk5"
      SID		      "4002"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk14/cfblk15/cfblk3"
      SID		      "4132"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk14/cfblk15/cfblk4"
      SID		      "4133"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk14/cfblk3"
      SID		      "4073"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk14/cfblk8/cfblk3"
      SID		      "4081"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk14/cfblk9/cfblk6"
      SID		      "4095"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk10/cfblk3"
      SID		      "3781"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk11/cfblk12"
      SID		      "3086"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk11/cfblk6"
      SID		      "3080"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk13/cfblk4"
      SID		      "3111"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk17/cfblk3"
      SID		      "3122"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk17/cfblk5"
      SID		      "3124"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk17/cfblk6"
      SID		      "3125"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk17/cfblk7"
      SID		      "3126"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk18/cfblk3"
      SID		      "3140"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk6/cfblk3"
      SID		      "3066"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk10/cfblk5"
      SID		      "3167"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk10/cfblk6"
      SID		      "3168"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk11/cfblk3"
      SID		      "3174"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk11/cfblk4"
      SID		      "3175"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk12/cfblk3"
      SID		      "3192"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk12/cfblk4"
      SID		      "3193"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk12/cfblk6"
      SID		      "3195"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk13/cfblk4"
      SID		      "3209"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk4"
      SID		      "3156"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk3/cfblk7/cfblk5"
      SID		      "3157"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk5/cfblk12/cfblk5"
      SID		      "3284"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk5/cfblk12/cfblk6"
      SID		      "3285"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk5/cfblk13/cfblk5"
      SID		      "3299"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk6/cfblk6"
      SID		      "3333"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk6/cfblk9/cfblk7"
      SID		      "3343"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk7/cfblk3"
      SID		      "3353"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk7/cfblk8/cfblk3"
      SID		      "3369"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk12/cfblk4/cfblk7/cfblk8/cfblk7"
      SID		      "3373"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk10/cfblk7/cfblk3"
      SID		      "3639"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk12/cfblk4"
      SID		      "3674"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk12/cfblk7"
      SID		      "3677"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk13/cfblk4"
      SID		      "3690"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk14/cfblk5"
      SID		      "3706"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk14/cfblk6"
      SID		      "3707"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk3"
      SID		      "3661"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk5"
      SID		      "3663"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk11/cfblk7"
      SID		      "3665"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk12/cfblk7/cfblk3"
      SID		      "3732"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk12/cfblk8/cfblk3"
      SID		      "3748"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk12/cfblk8/cfblk4"
      SID		      "3749"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk12/cfblk9/cfblk3"
      SID		      "3761"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk12/cfblk9/cfblk4"
      SID		      "3762"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk6/cfblk10/cfblk3"
      SID		      "3418"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk6/cfblk4"
      SID		      "3399"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk6/cfblk6"
      SID		      "3401"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk6/cfblk9/cfblk4"
      SID		      "3408"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk6/cfblk9/cfblk5"
      SID		      "3409"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk7/cfblk4"
      SID		      "3451"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk7/cfblk7/cfblk3"
      SID		      "3457"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk7/cfblk7/cfblk7"
      SID		      "3461"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk8/cfblk15/cfblk3"
      SID		      "3519"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk8/cfblk15/cfblk4"
      SID		      "3520"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk8/cfblk16/cfblk3"
      SID		      "3533"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk8/cfblk16/cfblk5"
      SID		      "3535"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk9/cfblk10/cfblk5"
      SID		      "3607"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk9/cfblk4"
      SID		      "3554"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk9/cfblk5"
      SID		      "3555"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk9/cfblk9/cfblk4"
      SID		      "3592"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk12/cfblk9/cfblk9/cfblk9/cfblk5"
      SID		      "3593"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk8/cfblk12/cfblk3"
      SID		      "23"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk12/cfblk7/cfblk3"
      SID		      "30"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk8/cfblk12/cfblk7/cfblk8/cfblk3"
      SID		      "38"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk10/cfblk10/cfblk6"
      SID		      "125"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk10/cfblk11/cfblk8"
      SID		      "137"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk10/cfblk3"
      SID		      "97"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk10/cfblk5"
      SID		      "99"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk10/cfblk9/cfblk5"
      SID		      "108"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk3"
      SID		      "52"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk13/cfblk9/cfblk7/cfblk4"
      SID		      "69"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk11/cfblk3"
      SID		      "156"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk11/cfblk4"
      SID		      "157"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk11/cfblk6"
      SID		      "159"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk11/cfblk9/cfblk3"
      SID		      "165"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk12/cfblk3"
      SID		      "189"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk12/cfblk6/cfblk3"
      SID		      "209"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk12/cfblk6/cfblk5"
      SID		      "211"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk13/cfblk10/cfblk5"
      SID		      "240"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk13/cfblk11/cfblk3"
      SID		      "249"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk13/cfblk3"
      SID		      "228"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk13/cfblk5"
      SID		      "230"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk13/cfblk8"
      SID		      "233"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk4"
      SID		      "146"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk8/cfblk14/cfblk6"
      SID		      "148"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk10/cfblk3"
      SID		      "340"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk10/cfblk4"
      SID		      "341"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk6/cfblk10"
      SID		      "296"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk6/cfblk3"
      SID		      "289"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk6/cfblk7"
      SID		      "293"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk7/cfblk3"
      SID		      "306"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk7/cfblk4"
      SID		      "307"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk10/cfblk9/cfblk4"
      SID		      "333"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk10/cfblk3"
      SID		      "380"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk11/cfblk3"
      SID		      "392"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk11/cfblk6"
      SID		      "395"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk16/cfblk3"
      SID		      "426"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk17/cfblk11"
      SID		      "445"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk17/cfblk4"
      SID		      "438"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk11/cfblk3"
      SID		      "370"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk12/cfblk7/cfblk5"
      SID		      "470"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk12/cfblk8/cfblk5"
      SID		      "488"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk13/cfblk10/cfblk5"
      SID		      "540"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk13/cfblk11/cfblk3"
      SID		      "554"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk13/cfblk11/cfblk8"
      SID		      "559"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk13/cfblk9/cfblk5"
      SID		      "530"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk14/cfblk10/cfblk4"
      SID		      "601"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk14/cfblk10/cfblk5"
      SID		      "602"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk14/cfblk9/cfblk4"
      SID		      "588"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk14/cfblk9/cfblk7"
      SID		      "591"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk8/cfblk15/cfblk3"
      SID		      "273"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk8/cfblk5"
      SID		      "13"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk8/cfblk6"
      SID		      "14"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk7/cfblk11/cfblk3"
      SID		      "679"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk7/cfblk12/cfblk3"
      SID		      "691"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk7/cfblk12/cfblk6"
      SID		      "694"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk7/cfblk9"
      SID		      "674"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk10/cfblk3"
      SID		      "730"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk10/cfblk5"
      SID		      "732"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk11/cfblk8"
      SID		      "752"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk12/cfblk4"
      SID		      "766"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk12/cfblk5"
      SID		      "767"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk12/cfblk6"
      SID		      "768"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk14/cfblk3"
      SID		      "792"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk14/cfblk7"
      SID		      "796"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk9/cfblk10/cfblk8/cfblk15/cfblk3"
      SID		      "808"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk10/cfblk3"
      SID		      "840"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk10/cfblk5"
      SID		      "842"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk10/cfblk7/cfblk3"
      SID		      "847"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk3/cfblk3"
      SID		      "872"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk3/cfblk4"
      SID		      "873"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk3/cfblk7"
      SID		      "876"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk4/cfblk4"
      SID		      "888"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk5/cfblk5"
      SID		      "901"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk6/cfblk3"
      SID		      "913"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk6/cfblk4"
      SID		      "914"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk6/cfblk5"
      SID		      "915"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk7/cfblk3"
      SID		      "924"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk7/cfblk4"
      SID		      "925"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk8/cfblk3"
      SID		      "936"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk8/cfblk5"
      SID		      "938"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk9/cfblk3"
      SID		      "949"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk18/cfblk9/cfblk6"
      SID		      "952"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk19/cfblk3"
      SID		      "966"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk20/cfblk3"
      SID		      "1028"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk20/cfblk8/cfblk8"
      SID		      "1041"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk10/cfblk5"
      SID		      "1103"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk11/cfblk4"
      SID		      "1116"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk11/cfblk5"
      SID		      "1117"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk11/cfblk6"
      SID		      "1118"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk3"
      SID		      "1050"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk7/cfblk3"
      SID		      "1057"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk8/cfblk3"
      SID		      "1074"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk9/cfblk3"
      SID		      "1087"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk9/cfblk5"
      SID		      "1089"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk9/cfblk6"
      SID		      "1090"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk11/cfblk21/cfblk9/cfblk8"
      SID		      "1092"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk11/cfblk4"
      SID		      "1189"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk4"
      SID		      "1143"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk5"
      SID		      "1144"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk6"
      SID		      "1145"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk9/cfblk4"
      SID		      "1160"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk5/cfblk9/cfblk5"
      SID		      "1161"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk6/cfblk11/cfblk3"
      SID		      "1221"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk6/cfblk11/cfblk4"
      SID		      "1222"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk6/cfblk12/cfblk5"
      SID		      "1240"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk6/cfblk13/cfblk3"
      SID		      "1257"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk12/cfblk6/cfblk15/cfblk5"
      SID		      "1287"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk3"
      SID		      "1309"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk7/cfblk6/cfblk3"
      SID		      "1322"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk8/cfblk4/cfblk3"
      SID		      "1338"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk8/cfblk4/cfblk5"
      SID		      "1340"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk8/cfblk5/cfblk3"
      SID		      "1350"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk8/cfblk5/cfblk5"
      SID		      "1352"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk13/cfblk8/cfblk5/cfblk9"
      SID		      "1356"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk10/cfblk3"
      SID		      "1391"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk10/cfblk4"
      SID		      "1392"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk10/cfblk6"
      SID		      "1394"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Math\nOperations/Slider\nGain"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk10/cfblk9"
      SID		      "1397"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk13/cfblk5/cfblk6"
      SID		      "1417"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk14/cfblk3"
      SID		      "1435"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk14/cfblk7/cfblk3"
      SID		      "1442"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk14/cfblk7/cfblk5"
      SID		      "1444"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk14/cfblk7/cfblk6"
      SID		      "1445"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk14/cfblk7/cfblk7"
      SID		      "1446"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk3"
      SID		      "1381"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sampleModel102/cfblk9/cfblk14/cfblk4"
      SID		      "1382"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "pid_lib/PID Controller (2DOF)"
      Path		      "sampleModel102/cfblk9/cfblk4"
      SID		      "652"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  LogicAnalyzerPlugin	  "on"
  WebScopes_FoundationPlugin "on"
  SLCCPlugin		  "on"
  slcheck_filter_plugin	  "on"
  NotesPlugin		  "on"
  DiagnosticSuppressor	  "on"
  AnimationPlugin	  "on"
  EnableAccessToBaseWorkspace on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "win64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [23.0, 14.0, 994.0, 753.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
	Minimized		"On"
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	IsTabbed		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[980.0, 720.0]
	ZoomFactor		[1.0]
	Offset			[0.0, 0.0]
	SceneRectInView		[0.0, 0.0, 980.0, 720.0]
      }
      Array {
	Type			"Simulink.DockComponentInfo"
	Dimension		2
	Object {
	  $ObjectID		  6
	  Type			  "Simulink:Editor:ReferencedFiles"
	  ID			  "Referenced Files"
	  Visible		  [0]
	  CreateCallback	  ""
	  UserData		  "{\"filterShowRefModels\":\"true\",\"filterShowRefSubs\":\"true\",\"filterShowOnlyDirtyFiles\":\"false\"}\n"
	  Floating		  [0]
	  DockPosition		  "Left"
	  Width			  [640]
	  Height		  [480]
	  Minimized		  "Unset"
	}
	Object {
	  $ObjectID		  7
	  Type			  "GLUE2:PropertyInspector"
	  ID			  "Property Inspector"
	  Visible		  [1]
	  CreateCallback	  ""
	  UserData		  ""
	  Floating		  [0]
	  DockPosition		  "Right"
	  Width			  [640]
	  Height		  [480]
	  Minimized		  "On"
	}
	PropName		"DockComponentsInfo"
      }
      WindowState	      "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAABPsAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAA"
      "AAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0Ac"
      "ABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABjAP////sAAABgAFMAaQBtAHUAb"
      "ABpAG4AawA6AEUAZABpAHQAbwByADoAUgBlAGYAZQByAGUAbgBjAGUAZABGAGkAbABlAHMALwBSAGUAZgBlAHIAZQBuAGMAZQBkACAARgBpAGwAZ"
      "QBzAAAAAAD/////AAAAjAD///8AAAABAAAAAAAAAAD8AgAAAAH7AAAAVABHAEwAVQBFADIAOgBQAHIAbwBwAGUAcgB0AHkASQBuAHMAcABlAGMAd"
      "ABvAHIALwBQAHIAbwBwAGUAcgB0AHkAIABJAG4AcwBwAGUAYwB0AG8AcgAAAAAA/////wAAAawA////AAADlAAAAj0AAAABAAAAAgAAAAEAAAAC/"
      "AAAAAMAAAAAAAAAAQAAADYAYwBvAGwAbABhAHAAcwBpAGIAbABlAFAAYQBuAGUAbABUAG8AbwBsAEIAYQByAEwAZQBmAHQDAAAAAP////8AAAAAA"
      "AAAAAAAAAEAAAABAAAAOABjAG8AbABsAGEAcABzAGkAYgBsAGUAUABhAG4AZQBsAFQAbwBvAGwAQgBhAHIAUgBpAGcAaAB0AwAAAAD/////AAAAA"
      "AAAAAAAAAADAAAAAQAAADoAYwBvAGwAbABhAHAAcwBpAGIAbABlAFAAYQBuAGUAbABUAG8AbwBsAEIAYQByAEIAbwB0AHQAbwBtAAAAAAD/////A"
      "AAAAAAAAAA="
      Array {
	Type			"Cell"
	Dimension		0
	PropName		"PersistedApps"
      }
      WindowUuid	      "73b98cb5-e14f-4073-9185-4f69a7e93b9f"
    }
    BDUuid		    "17590475-e622-4a6a-8f43-0d2f9e70aa60"
  }
  HideAutomaticNames	  on
  SequenceViewerTimePrecision 3
  SequenceViewerHistory	  1000
  Created		  "Tue Aug 17 13:10:49 2021"
  Creator		  "user"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "user"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Aug 17 17:56:31 2021"
  RTWModifiedTimeStamp	  551106745
  ModelVersionFormat	  "%<AutoIncrement:1.1>"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  VariantCondition	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  ScheduleConnectors	  off
  BrowserLookUnderMasks	  off
  MultithreadedSim	  "auto"
  SimulationMode	  "normal"
  SILPILModeSetting	  "automated"
  SILPILSystemUnderTest	  "topmodel"
  SILPILSimulationModeTopModel "normal"
  SILPILSimulationModeModelRef "normal"
  SimTabSimulationMode	  "normal"
  CodeVerificationMode	  "software-in-the-loop (sil)"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    8
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "sampleModel102"
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "sampleModel102"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigSignalOutputPortIndex 0
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  VariantFading		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      9
      Version		      "21.0.0"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  10
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  SolverName		  "VariableStepAuto"
	  SolverJacobianMethodControl "auto"
	  DaesscMode		  "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "Auto"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	  ODENIntegrationMethod	  "ode3"
	}
	Simulink.DataIOCC {
	  $ObjectID		  11
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveOperatingPoint	  off
	  SaveFormat		  "Dataset"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  12
	  Version		  "21.0.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    Cell		    "EfficientTunableParamExpr"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  GainParamInheritBuiltInType off
	  UseFloatMulNetSlope	  off
	  InheritOutputTypeSmallerThanSingle off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  BitwiseOrLogicalOp	  "Same as modeled"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "auto"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  UseRowMajorAlgorithm	  off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  LabelGuidedReuse	  off
	  MultiThreadedLoops	  off
	  DenormalBehavior	  "GradualUnderflow"
	  EfficientTunableParamExpr off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  13
	  Version		  "21.0.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  FcnCallInpInsideContextMsg "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceNoExplicitFinalValueMsg	"none"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  OperatingPointInterfaceChecksumMismatchMsg "warning"
	  NonCurrentReleaseOperatingPointMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  PregeneratedLibrarySubsystemCodeDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "error"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "error"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "warning"
	  SFMachineParentedDataDiag "error"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	  DebugExecutionForFMUViaOutOfProcess off
	  ArithmeticOperatorsInVariantConditions "error"
	  VariantConditionMismatch "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  14
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  64
	  ProdBitPerSizeT	  64
	  ProdBitPerPtrDiffT	  64
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "Float"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  64
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Intel->x86-64 (Windows64)"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	  HardwareBoardFeatureSet "EmbeddedCoderHSP"
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  15
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel on
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  16
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  "on"
	  SimUseLocalCustomCode	  on
	  SimParseCustomCode	  on
	  SimAnalyzeCustomCode	  off
	  SimDebugExecutionForCustomCode off
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	  LegacyBehaviorForPersistentVarInContinuousTime off
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	  CustomCodeUndefinedFunction "FilterOut"
	  CustomCodeGlobalsAsFunctionIO	off
	  DefaultCustomCodeDeterministicFunctions "None"
	  CustomCodeDeterministicFunctions ""
	  SimHardwareAcceleration "generic"
	  SimTargetLang		  "C"
	  GPUAcceleration	  off
	  SimGPUMallocThreshold	  200
	  SimGPUStackLimitPerThread 1024
	  SimGPUErrorChecks	  off
	  SimGPUCustomComputeCapability	""
	  SimGPUCompilerFlags	  ""
	  SimDLTargetLibrary	  "mkl-dnn"
	  SimDLAutoTuning	  on
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  17
	  Version		  "21.0.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  ShowCustomHardwareApp	  off
	  ShowEmbeddedHardwareApp off
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  on
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  GenerateGPUCode	  "None"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  GPUKernelNamePrefix	  ""
	  GPUDeviceID		  -1
	  GPUMallocMode		  "discrete"
	  GPUMallocThreshold	  200
	  GPUStackLimitPerThread  1024
	  GPUcuBLAS		  on
	  GPUcuSOLVER		  on
	  GPUcuFFT		  on
	  GPUErrorChecks	  off
	  GPUComputeCapability	  "3.5"
	  GPUCustomComputeCapability ""
	  GPUCompilerFlags	  ""
	  GPUMaximumBlocksPerKernel 0
	  DLTargetLibrary	  "none"
	  DLAutoTuning		  on
	  DLArmComputeVersion	  "19.05"
	  DLArmComputeArch	  "unspecified"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      18
	      Version		      "21.0.0"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"BlockCommentType"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		Cell			"CustomUserTokenString"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments off
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	      EnumMemberNameClash     "error"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      19
	      Version		      "21.0.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"ExistingSharedCode"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"RemoveDisableFunc"
		Cell			"RemoveResetFunc"
		Cell			"PreserveStateflowLocalDataDimensions"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C99 (ISO)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  20
	  Version		  "21.0.0"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Components		  []
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dwe"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar off
	  CovSaveSingleToWorkspaceVar off
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  on
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    [ 0, 0, 0, 0 ]
      ExtraOptions	      ""
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    9
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    21
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NameLocation	    "bottom"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "left"
    VerticalAlignment	    "top"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      ActionPort
      InitializeStates	      "held"
      PropagateVarSize	      "Only when execution is resumed"
      DisallowConstTsAndPrmTs off
      ActionPortLabel	      "Action"
    }
    Block {
      BlockType		      Assignment
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      OutputInitialize	      "Initialize using input port <Y0>"
      DiagnosticForDimensions "None"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      ShowEnablePort	      off
      PreventDirectFeedthrough off
      DiagnosticForDelayLength "None"
      RemoveDelayLengthCheckInGeneratedCode off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DiscreteFilter
      NumeratorSource	      "Dialog"
      Numerator		      "[1]"
      DenominatorSource	      "Dialog"
      Denominator	      "[1 0.5]"
      InitialStatesSource     "Dialog"
      InitialStates	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      InitialDenominatorStates "0"
      FilterStructure	      "Direct form II"
      SampleTime	      "-1"
      a0EqualsOne	      off
      NumCoefMin	      "[]"
      NumCoefMax	      "[]"
      DenCoefMin	      "[]"
      DenCoefMax	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      StateDataTypeStr	      "Inherit: Same as input"
      MultiplicandDataTypeStr "Inherit: Same as input"
      NumCoefDataTypeStr      "Inherit: Inherit via internal rule"
      DenCoefDataTypeStr      "Inherit: Inherit via internal rule"
      NumProductDataTypeStr   "Inherit: Inherit via internal rule"
      DenProductDataTypeStr   "Inherit: Inherit via internal rule"
      NumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      DenAccumDataTypeStr     "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DiscreteFir
      CoefSource	      "Dialog parameters"
      FilterStructure	      "Direct form"
      Coefficients	      "[0.5 0.5]"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      ShowEnablePort	      off
      InitialStates	      "0"
      SampleTime	      "-1"
      CoefMin		      "[]"
      CoefMax		      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      TapSumDataTypeStr	      "Inherit: Same as input"
      CoefDataTypeStr	      "Inherit: Same word length as input"
      ProductDataTypeStr      "Inherit: Inherit via internal rule"
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      StateDataTypeStr	      "Inherit: Same as accumulator"
      OutDataTypeStr	      "Inherit: Same as accumulator"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionSetting "Output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      DiscreteStateSpace
      A			      "1"
      B			      "1"
      C			      "1"
      D			      "1"
      InitialCondition	      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      Realization	      "auto"
    }
    Block {
      BlockType		      DiscreteTransferFcn
      NumeratorSource	      "Dialog"
      Numerator		      "[1]"
      DenominatorSource	      "Dialog"
      Denominator	      "[1 0.5]"
      InitialStatesSource     "Dialog"
      InitialStates	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      InitialDenominatorStates "0"
      FilterStructure	      "Direct form II"
      SampleTime	      "-1"
      a0EqualsOne	      off
      NumCoefMin	      "[]"
      NumCoefMax	      "[]"
      DenCoefMin	      "[]"
      DenCoefMax	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      StateDataTypeStr	      "Inherit: Same as input"
      MultiplicandDataTypeStr "Inherit: Same as input"
      NumCoefDataTypeStr      "Inherit: Inherit via internal rule"
      DenCoefDataTypeStr      "Inherit: Inherit via internal rule"
      NumProductDataTypeStr   "Inherit: Inherit via internal rule"
      DenProductDataTypeStr   "Inherit: Inherit via internal rule"
      NumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      DenAccumDataTypeStr     "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DiscreteZeroPole
      Zeros		      "[1]"
      Poles		      "[0 1]"
      Gain		      "[1]"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
    }
    Block {
      BlockType		      DotProduct
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      If
      NumInputs		      "1"
      IfExpression	      "u1 > 0"
      ShowElse		      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      IconDisplay	      "Port number"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      AlgorithmMethod	      "Exact"
      SignedPower	      off
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      MinMax
      Function		      "min"
      Inputs		      "1"
      InputSameDT	      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      IconDisplay	      "Port number"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected on
    }
    Block {
      BlockType		      PermuteDimensions
      Order		      "[2,1]"
    }
    Block {
      BlockType		      Polyval
      Coefs		      "[1,2]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reshape
      OutputDimensionality    "1-D array"
      OutputDimensions	      "[1,1]"
    }
    Block {
      BlockType		      Rounding
      Operator		      "floor"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Sqrt
      Operator		      "sqrt"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Exact"
      Iterations	      "3"
    }
    Block {
      BlockType		      Squeeze
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      ScheduleAs	      "Sample time"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      MatchGraphicalInterface off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      Variant		      off
      VariantControlMode      "expression"
      VariantActivationTime   "update diagram"
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsInjectorSS	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
    Block {
      BlockType		      Sum
      IconShape		      "round"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      off
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      AngleUnit		      "radian"
      NumberOfDataPoints      "16"
      RemoveProtectionAgainstOutOfRangeInput off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnaryMinus
      SampleTime	      "-1"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      UnitDelay
      InitialCondition	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      HasFrameUpgradeWarning  off
    }
  }
  System {
    Name		    "sampleModel102"
    Location		    [23, 14, 1017, 767]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "4160"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteTransferFcn
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk10"
      SID		      "1474"
      Ports		      [2, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk10"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "1475"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "1777"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "1779"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "1780"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "1781"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk3"
	  SID			  "1477"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk4"
	  SID			  "1478"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Reshape
	  Name			  "cfblk5"
	  SID			  "1479"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk6"
	  SID			  "1480"
	  Ports			  [4, 1]
	  Position		  [830, 32, 890, 93]
	  ZOrder		  4
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk6"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1481"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk11"
	      SID		      "1682"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk12"
	      SID		      "1683"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "1684"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "4"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "1638"
	      Ports		      [2, 3]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1639"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "1676"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "1679"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "1680"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1681"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Assignment
		  Name			  "cfblk3"
		  SID			  "1641"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  DiagnosticForDimensions "Warning"
		  IndexOptions		  "Index vector (dialog)"
		  Indices		  "1"
		  OutputSizes		  "1"
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk4"
		  SID			  "1642"
		  Ports			  [1, 2]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk5"
		  SID			  "1643"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "1644"
		  Ports			  [3, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1645"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1653"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1654"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1655"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1647"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk4"
		    SID			    "1648"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk5"
		    SID			    "1649"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Bias		    "[-1990267.539292]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "1650"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1651"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1652"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[585061454.924191]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1646"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -410, 0; 0, 60]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1656"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1657"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk10"
		    SID			    "1666"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk11"
		    SID			    "1667"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk12"
		    SID			    "1668"
		    Ports		    [2, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk13"
		    SID			    "1669"
		    Ports		    [2, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk14"
		    SID			    "1670"
		    Ports		    [2, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk15"
		    SID			    "1671"
		    Ports		    [2, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Operator		    "rem"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk16"
		    SID			    "1672"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Value		    "[-580955004.562997]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk17"
		    SID			    "1673"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Value		    "[807495772.278270]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "1674"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk19"
		    SID			    "1675"
		    Ports		    [1, 1]
		    Position		    [1310, 180, 1370, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1659"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1660"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "1661"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk6"
		    SID			    "1662"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk7"
		    SID			    "1663"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "1664"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk9"
		    SID			    "1665"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1658"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -185; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 155, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    11
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    19
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 105; -730, 0; 0, 60]
		    DstBlock		    "cfblk15"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -45; -890, 0; 0, 180]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    21
		    Points		    [5, 0; 0, 195]
		    DstBlock		    "cfblk14"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, 55; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "cfblk19"
		    SrcPort		    1
		    Points		    [0, 50; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1640"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk9"
		  SID			  "1677"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk10"
		  SID			  "1678"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    13
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [70, 0; 0, 35; 170, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 320, 0; 0, 35]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk4"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    21
		    Points		    [0, 100; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 100; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [715, 0; 0, -170]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  3
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk14"
	      SID		      "1685"
	      Ports		      [1, 1]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk15"
	      SID		      "1686"
	      Ports		      [1, 1]
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "1687"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk3"
	      SID		      "1483"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "1484"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      PermuteDimensions
	      Name		      "cfblk5"
	      SID		      "1485"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      Math
	      Name		      "cfblk6"
	      SID		      "1486"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Operator		      "mod"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk7"
	      SID		      "1487"
	      Ports		      [2, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Inputs		      "|++"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk8"
	      SID		      "1488"
	      Ports		      [3, 2]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk8"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1489"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "1562"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "1563"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1537"
		  Ports			  [3, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1538"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "1543"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1544"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1540"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1541"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "1542"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[878270608.121719]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1539"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "1545"
		  Ports			  [3, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1546"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1559"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1560"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk10"
		    SID			    "1555"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk11"
		    SID			    "1556"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk12"
		    SID			    "1557"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "1558"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-372250879.023999]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "1548"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1549"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "1550"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk6"
		    SID			    "1551"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk7"
		    SID			    "1552"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk8"
		    SID			    "1553"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk9"
		    SID			    "1554"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Operator		    "log"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1547"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1561"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -640, 0; 0, -70; -160, 0; 0, 70; -85, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 155, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [80, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 185; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "1565"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "1566"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "1567"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "1568"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1491"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk4"
		  SID			  "1492"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Inputs		  "**"
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk5"
		  SID			  "1493"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "1494"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[152996701.821980]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1495"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1496"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1503"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1504"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "1498"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk4"
		    SID			    "1499"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk5"
		    SID			    "1500"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "1501"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1502"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[701739271.638797]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1497"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1505"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1506"
		  Ports			  [5, 3]
		  Position		  [1150, 34, 1210, 96]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1507"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1518"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1519"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1520"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1521"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk10"
		    SID			    "1516"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "1517"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-896356242.914855]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "1524"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "1509"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "1510"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk5"
		    SID			    "1511"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1512"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "1513"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "1514"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "1515"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1508"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1522"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "1523"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 480, 0; 0, 70; 170, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -70, 0; 0, 70; 950, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [75, 0; 0, -135]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, 150]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -115; -405, 0; 0, -50]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1525"
		  Ports			  [3, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1526"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1534"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1535"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "1528"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1529"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1530"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk6"
		    SID			    "1531"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1532"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[973804552.949521]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1533"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[557072396.699625]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1527"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "1536"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1490"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "1564"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -100; 310, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [90, 0; 0, 20; 310, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [90, 0; 0, -130; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [90, 0; 0, -35; 145, 0; 0, 35]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -45; -1520, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 960, 0; 0, 35]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [40, 0; 0, -5]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 40; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    35
		    Points		    [85, 0; 0, -45; 150, 0; 0, 30]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [40, 0; 0, 135]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [80, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -725, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 100; -560, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [235, 0; 0, -165]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -85, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [395, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -105; -85, 0; 0, -50]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk9"
	      SID		      "1569"
	      Ports		      [2, 2]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk9"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1570"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "1634"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1617"
		  Ports			  [2, 3]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1618"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1631"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk10"
		    SID			    "1627"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Gain		    "[513980472.603094]"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk11"
		    SID			    "1628"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Bias		    "[-145678613.320698]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk12"
		    SID			    "1629"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk13"
		    SID			    "1630"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1620"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "1621"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1622"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk6"
		    SID			    "1623"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1624"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk8"
		    SID			    "1625"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk9"
		    SID			    "1626"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1619"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1632"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1633"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [5, 0; 0, -185; -245, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [70, 0; 0, -115; 170, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -150, 0; 0, 70; -90, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1636"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1637"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1572"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk4"
		  SID			  "1573"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Operator		  "log"
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk5"
		  SID			  "1574"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "1575"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-585012023.119192]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1576"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1577"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1583"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1584"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1579"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "1580"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "1581"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "1582"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[325253267.428558]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1578"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "1585"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -245, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1586"
		  Ports			  [2, 4]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1587"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1594"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "1598"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "1599"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "1589"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk4"
		    SID			    "1590"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Bias		    "[-459990756.383423]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "1591"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "1592"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1593"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[601480425.075843]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1588"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "1595"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1596"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "1597"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    15
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 40; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    19
		    Points		    [0, 50; -195, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    21
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [605, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1600"
		  Ports			  [3, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1601"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1613"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1614"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk10"
		    SID			    "1610"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Gain		    "[86352064.891776]"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk11"
		    SID			    "1611"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk12"
		    SID			    "1612"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "1603"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1604"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1605"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1606"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk7"
		    SID			    "1607"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk8"
		    SID			    "1608"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "1609"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Gain		    "[-896823902.129714]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1602"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1615"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1616"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 185; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1571"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "1635"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -115; 315, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35; 340, 0; 0, 75; 630, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -25; -1360, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, 145; 10, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, -35; -405, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 320, 0; 0, 35]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [75, 0; 0, -50; 165, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 20; -400, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 45; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [80, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk8"
		  SrcPort		  4
		  Points		  [80, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 135; -885, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [395, 0; 0, -170]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1482"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, 40; 475, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 325, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, -115; -240, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 475, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, -110; 790, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -20; -240, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk10"
	      SrcPort		      3
	      Points		      [0, 25]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [90, 0; 0, -100; 1270, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk8"
	      SrcPort		      2
	      DstBlock		      "cfblk9"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 960, 0; 0, 35]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -885, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [560, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [10, 0; 0, 205; -890, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, -115; -400, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [5, 0; 0, 115; -725, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -115; -80, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk7"
	  SID			  "1688"
	  Ports			  [4, 2]
	  Position		  [990, 32, 1050, 93]
	  ZOrder		  5
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk7"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1689"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk12"
	      SID		      "1773"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "1774"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "1775"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk10"
	      SID		      "1698"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Value		      "[524441414.400209]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "1699"
	      Ports		      [1, 3]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1700"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1727"
		  Ports			  [1, 3]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1728"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk3"
		    SID			    "1730"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Gain		    "[-218609108.067724]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk4"
		    SID			    "1731"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "1732"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[475561211.265066]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1729"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk6"
		    SID			    "1733"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "1734"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [70, 0; 0, -45; 650, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "1735"
		  Ports			  [2, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1736"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1744"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "1745"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1746"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1738"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk4"
		    SID			    "1739"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "1740"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk6"
		    SID			    "1741"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk7"
		    SID			    "1742"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "1743"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1737"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [1035, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "1747"
		  Ports			  [2, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1748"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1756"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk3"
		    SID			    "1750"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk4"
		    SID			    "1751"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk5"
		    SID			    "1752"
		    Ports		    [3, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "3"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "1753"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1754"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1755"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-975448526.925799]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1749"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1757"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -45; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "1758"
		  Ports			  [3, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1759"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1767"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1768"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1761"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "1762"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1763"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "1764"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1765"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-147482967.123213]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1766"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[624127857.161227]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1760"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "1771"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "1772"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1702"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "1703"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "1704"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk6"
		  SID			  "1705"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk7"
		  SID			  "1706"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk8"
		  SID			  "1707"
		  Ports			  [1, 2]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1708"
		  Ports			  [3, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1709"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1723"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "1724"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk10"
		    SID			    "1718"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk11"
		    SID			    "1719"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk12"
		    SID			    "1720"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk13"
		    SID			    "1721"
		    Ports		    [2, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "1722"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[-872716566.664780]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "1726"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1711"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "1712"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk5"
		    SID			    "1713"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Bias		    "[-773144501.059582]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk6"
		    SID			    "1714"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk7"
		    SID			    "1715"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "1716"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "1717"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1710"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "1725"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -45; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 100; -565, 0; 0, 50]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -115; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1701"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "1769"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "1770"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, 105; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 205; -1120, 0; 0, -70; -245, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -885, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [75, 0; 0, -100; 965, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [75, 0; 0, -130; 165, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 475, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 35; -245, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 95; -1205, 0; 0, 35]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -30; -1200, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    17
		    Points		    [0, 115; -85, 0; 0, 55]
		    DstBlock		    "cfblk13"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 100; -560, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, 35; -720, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [0, 100; -240, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk3"
	      SID		      "1691"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "1692"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk5"
	      SID		      "1693"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk6"
	      SID		      "1694"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "1695"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "cfblk8"
	      SID		      "1696"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Gain		      "[277922374.358716]"
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "cfblk9"
	      SID		      "1697"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1690"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "1776"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -1200, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 45; -720, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [90, 0; 0, -95; 310, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [85, 0; 0, -115; 315, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, -115; 790, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 165, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 1115, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk11"
	      SrcPort		      2
	      Points		      [80, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, 115; 165, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk9"
	  SID			  "1778"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "1476"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    34
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    36
	    Points		    [0, 115; -560, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, 40; -1040, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    19
	    Points		    [0, 40; -400, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    26
	    Points		    [75, 0; 0, -35; 805, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    28
	    Points		    [75, 0; 0, -35; 965, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    30
	    Points		    [0, 35; -240, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    32
	    Points		    [0, 115; -560, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -40; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -25; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [75, 0; 0, -35; 800, 0; 0, 30]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [75, 0; 0, -35; 640, 0; 0, 30]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk7"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    9
	    Points		    [0, 20; -560, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    15
	    Points		    [0, 20; -400, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 40; -720, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  4
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [880, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  4
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [715, 0; 0, -140]
	  DstBlock		  "cfblk7"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk11"
      SID		      "1782"
      Ports		      [2, 2]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk11"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "1783"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk13"
	  SID			  "2558"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk10"
	  SID			  "1995"
	  Ports			  [2, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk10"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1996"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "2280"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Squeeze
	      Name		      "cfblk10"
	      SID		      "2005"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "2006"
	      Ports		      [3, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2007"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "2043"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "2044"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  9
		  Port			  "3"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "2045"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "2046"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "2047"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "2009"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "2010"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "2011"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  4
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk6"
		  SID			  "2012"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  5
		  IconShape		  "rectangular"
		  Inputs		  "+-"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2013"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2014"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2024"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2025"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2023"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Value		    "[177477026.750669]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2027"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2016"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2017"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk5"
		    SID			    "2018"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk6"
		    SID			    "2019"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "2020"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "2021"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk9"
		    SID			    "2022"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2015"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "2026"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [5, 0; 0, 130; -885, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 20; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -135]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2028"
		  Ports			  [3, 2]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2029"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2039"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2040"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2038"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-831899530.868719]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2042"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2031"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "2032"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "2033"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk6"
		    SID			    "2034"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk7"
		    SID			    "2035"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Gain		    "[-993000641.829146]"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "2036"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "2037"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2030"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "2041"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -105; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 325, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -165]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2008"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    27
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 315, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [0, 45; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [0, 20; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -880, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    23
		    Points		    [0, 100; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, 100; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [875, 0; 0, -150]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "2048"
	      Ports		      [1, 3]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2049"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2066"
		  Ports			  [4, 1]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2067"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "2074"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2075"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2076"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2069"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2070"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2071"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "2072"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk7"
		    SID			    "2073"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    Bias		    "[-667035404.910824]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2068"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2077"
		  Ports			  [2, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2078"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2083"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "2080"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "2081"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk5"
		    SID			    "2082"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2079"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "2084"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "2085"
		  Ports			  [5, 3]
		  Position		  [190, 184, 250, 246]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2086"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2097"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2098"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2099"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2100"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk10"
		    SID			    "2095"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk11"
		    SID			    "2096"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "2103"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk19"
		    SID			    "2104"
		    Ports		    [1, 1]
		    Position		    [1310, 180, 1370, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2088"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "2089"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2090"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "2091"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "2092"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "2093"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "2094"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2087"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2101"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "2102"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 630, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [85, 0; 0, 45]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 50; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 950, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk19"
		    SrcPort		    1
		    Points		    [0, -115; -245, 0; 0, -50]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "2105"
		  Ports			  [3, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2106"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2117"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2118"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk10"
		    SID			    "2115"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk11"
		    SID			    "2116"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Operator		    "rem"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2119"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "2120"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2108"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2109"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "2110"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "2111"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "2112"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk8"
		    SID			    "2113"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk9"
		    SID			    "2114"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2107"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -20; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [720, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    23
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    25
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 20; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "2123"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "2124"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "2125"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "2126"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "2127"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "2128"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "2051"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "2052"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk5"
		  SID			  "2053"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk6"
		  SID			  "2054"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  MinMax
		  Name			  "cfblk7"
		  SID			  "2055"
		  Ports			  [2, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Inputs		  "2"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk8"
		  SID			  "2056"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2057"
		  Ports			  [1, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2058"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "2060"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "2061"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk5"
		    SID			    "2062"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "2065"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2059"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk6"
		    SID			    "2063"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "2064"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    8
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    3
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 150, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk5"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [0, 30]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [90, 0; 0, 20; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2050"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "2121"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "2122"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 110; -1520, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    44
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    46
		    Points		    [75, 0; 0, 115; 805, 0]
		    DstBlock		    "cfblk20"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    31
		    Points		    [0, 115; -245, 0; 0, 50]
		    DstBlock		    "cfblk12"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [70, 0; 0, 50; 170, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -100; 155, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [85, 0; 0, -130; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [85, 0; 0, 30; 155, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [40, 0; 0, -10]
		    DstBlock		    "cfblk12"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    12
		    Points		    [85, 0; 0, 35; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    33
		    Points		    [40, 0; 0, 175]
		    DstBlock		    "cfblk12"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [75, 0; 0, -120; 165, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk12"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    48
		    Points		    [40, 0; 0, -25]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    50
		    Points		    [0, 90; -240, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [75, 0; 0, -115; 645, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    40
		    Points		    [0, 95; -720, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    42
		    Points		    [0, 95; -80, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [645, 0; 0, -185; -85, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 135; -405, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [395, 0; 0, -155]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, 115; -245, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1205, 0; 0, 30]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 55; -1520, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [1355, 0; 0, -275]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk13"
	      SID		      "2129"
	      Ports		      [2, 1]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk13"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2130"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "2177"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "2178"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk3"
		  SID			  "2132"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk4"
		  SID			  "2133"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "2134"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk6"
		  SID			  "2135"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2136"
		  Ports			  [2, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2137"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2145"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "2146"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2139"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2140"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "2141"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk6"
		    SID			    "2142"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "2143"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-290814625.834775]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2144"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[643109569.243775]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2138"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2147"
		  Ports			  [6, 1]
		  Position		  [1150, 34, 1210, 96]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2148"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2156"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2157"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2158"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2159"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2160"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2150"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk4"
		    SID			    "2151"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk5"
		    SID			    "2152"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2153"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "2154"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2155"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Value		    "[-612403247.295260]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2149"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 160, 0; 0, 50]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -110; 470, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2161"
		  Ports			  [5, 1]
		  Position		  [1310, 34, 1370, 96]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2162"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2171"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2172"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2173"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2174"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2175"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "2176"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2164"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2165"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2166"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk6"
		    SID			    "2167"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "2168"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "2169"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk9"
		    SID			    "2170"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Bias		    "[232973936.680050]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2163"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -105; 950, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -155, 0; 0, 75; -85, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 40; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -245, 0; 0, -50]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2131"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [0, -35; -405, 0; 0, 25]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [0, 45; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 315, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, -30; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [75, 0; 0, -30; 160, 0; 0, 35]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, -30; 160, 0; 0, 45]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [40, 0; 0, 20]
		    DstBlock		    "cfblk8"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 795, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -35; 480, 0; 0, 35]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 50; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [75, 0; 0, -35; 800, 0; 0, 30]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 110; -1200, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [880, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk14"
	      SID		      "2179"
	      Ports		      [2, 2]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk14"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2180"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk16"
		  SID			  "2272"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  15
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2200"
		  Ports			  [5, 1]
		  Position		  [1470, 34, 1530, 96]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2201"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2212"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2213"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2214"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2215"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk10"
		    SID			    "2210"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "2211"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "2216"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2203"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk4"
		    SID			    "2204"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2205"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "2206"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "2207"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk8"
		    SID			    "2208"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "2209"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2202"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 35; -90, 0; 0, -150; 970, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 1115, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2217"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2218"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2227"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-328761879.898311]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2228"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[66002068.380287]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "2229"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2220"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "2221"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk5"
		    SID			    "2222"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Function		    "max"
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk6"
		    SID			    "2223"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Operator		    "transpose"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "2224"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "2225"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk9"
		    SID			    "2226"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2219"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 185; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, 10; 400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "2230"
		  Ports			  [2, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2231"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2236"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2233"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2234"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "2235"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2232"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "2237"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "2238"
		  Ports			  [4, 1]
		  Position		  [350, 182, 410, 243]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2239"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "2246"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2247"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2248"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2241"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2242"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "2243"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "2244"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "2245"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2240"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -20; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 810, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "2249"
		  Ports			  [2, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  13
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2250"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2261"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk10"
		    SID			    "2259"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "2260"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2252"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "2253"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "2254"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "2255"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "2256"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk8"
		    SID			    "2257"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk9"
		    SID			    "2258"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2251"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "2262"
		  Ports			  [3, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  14
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2263"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "2270"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2271"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2265"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk4"
		    SID			    "2266"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2267"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2268"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "2269"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    Value		    "[579571295.473792]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2264"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -20; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "2274"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "2275"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "2276"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "2277"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "2278"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  21
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk23"
		  SID			  "2279"
		  Ports			  [1, 1]
		  Position		  [350, 330, 410, 390]
		  ZOrder		  22
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "2182"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "2183"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  3
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller (2DOF)"
		  SourceType		  "PID 2dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  b			  1
		  c			  1
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bOutMin		  []
		  bOutMax		  []
		  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cOutMin		  []
		  cOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  bParamMin		  []
		  bParamMax		  []
		  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  cParamMin		  []
		  cParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1OutMin		  []
		  Sum1OutMax		  []
		  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2OutMin		  []
		  Sum2OutMax		  []
		  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3OutMin		  []
		  Sum3OutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  bVariant		  InternalParameters
		  cVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk5"
		  SID			  "2184"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  4
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk6"
		  SID			  "2185"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk7"
		  SID			  "2186"
		  Ports			  [1, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "2187"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  7
		  IconShape		  "rectangular"
		  Inputs		  "+-"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2188"
		  Ports			  [4, 3]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2189"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2195"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "2196"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2197"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2191"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk4"
		    SID			    "2192"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2193"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk6"
		    SID			    "2194"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2190"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "2198"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "2199"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2181"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk17"
		  SID			  "2273"
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  16
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -115; -720, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [0, 115; -85, 0; 0, 35]
		    DstBlock		    "cfblk15"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, -35; -245, 0; 0, 30]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [40, 0; 0, 135]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -100; 155, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [0, 115; -565, 0; 0, 45]
		    DstBlock		    "cfblk13"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [85, 0; 0, -130; 635, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    41
		    Points		    [75, 0; 0, -125; 1125, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -30; -730, 0; 0, 60]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -40; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  62
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    61
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    63
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk23"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 55; -320, 0; 0, -90; -1045, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    31
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    33
		    Points		    [0, 100; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    42
		    Points		    [0, 100; -725, 0; 0, 60]
		    DstBlock		    "cfblk13"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 485, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  58
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    57
		    Points		    [0, 110; -400, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    59
		    Points		    [0, 110; -240, 0]
		    DstBlock		    "cfblk22"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    32
		    Points		    [75, 0; 0, 40; 965, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 115; -725, 0; 0, 50]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    49
		    Points		    [0, 90; -725, 0; 0, 55]
		    DstBlock		    "cfblk15"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    51
		    Points		    [40, 0; 0, 125]
		    DstBlock		    "cfblk20"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 965, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -115; -720, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, 110; -85, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [75, 0; 0, -155]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  52
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -105; -85, 0; 0, -40]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  56
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [0, 35; -90, 0; 0, -395; 1280, 0; 0, 55]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  60
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -275]
		  DstBlock		  "cfblk9"
		  DstPort		  4
		}
		Line {
		  ZOrder		  64
		  SrcBlock		  "cfblk23"
		  SrcPort		  1
		  Points		  [0, -110; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "2281"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "2282"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "2283"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk19"
	      SID		      "2284"
	      Ports		      [1, 1]
	      Position		      [1310, 180, 1370, 240]
	      ZOrder		      17
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "1998"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk4"
	      SID		      "1999"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "2000"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      b			      1
	      c			      1
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      bVariant		      InternalParameters
	      cVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "2001"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      b			      1
	      c			      1
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      bVariant		      InternalParameters
	      cVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk7"
	      SID		      "2002"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk8"
	      SID		      "2003"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Inputs		      "|++"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "cfblk9"
	      SID		      "2004"
	      Ports		      [2, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Operator		      "hypot"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1997"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[85, 0; 0, 35; 955, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			24
		Points			[0, 35; -400, 0]
		DstBlock		"cfblk11"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			37
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			39
		Points			[75, 0; 0, 115; 325, 0]
		DstBlock		"cfblk19"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 475, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			27
		Points			[0, 115; -1525, 0; 0, 55]
		DstBlock		"cfblk11"
		DstPort			3
	      }
	      Branch {
		ZOrder			29
		Points			[0, 115; -720, 0]
		DstBlock		"cfblk16"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -1045, 0; 0, 50]
	      DstBlock		      "cfblk13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			31
		Points			[75, 0; 0, -115; 165, 0]
		DstBlock		"cfblk3"
		DstPort			1
	      }
	      Branch {
		ZOrder			33
		Points			[75, 0; 0, -35; 805, 0]
		DstBlock		"cfblk17"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [75, 0; 0, 45]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, -100; -400, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 315, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [75, 0; 0, -15; 165, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk14"
	      SrcPort		      2
	      Points		      [90, 0; 0, -130; 150, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -35; 330, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk12"
	      SrcPort		      2
	      Points		      [75, 0; 0, -100; 965, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk12"
	      SrcPort		      3
	      Points		      [75, 0; 0, 15; 165, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [75, 0; 0, 150]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, -100; -560, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      40
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -35; -1360, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk11"
	  SID			  "2285"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk11"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "2286"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Product
	      Name		      "cfblk3"
	      SID		      "2288"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      Inputs		      "*"
	    }
	    Block {
	      BlockType		      Squeeze
	      Name		      "cfblk4"
	      SID		      "2289"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk5"
	      SID		      "2290"
	      Ports		      [1, 3]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk5"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2291"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk10"
		  SID			  "2354"
		  Ports			  [1, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "2357"
		  Ports			  [1, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2358"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "2359"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2368"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-527498691.848560]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2369"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[157010018.432120]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2372"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2361"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2362"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "2363"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk6"
		    SID			    "2364"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk7"
		    SID			    "2365"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk8"
		    SID			    "2366"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Gain		    "[-167323402.673012]"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk9"
		    SID			    "2367"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2360"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "2370"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "2371"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -50; -1370, 0; 0, 45; 10, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 330, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "2373"
		  Ports			  [6, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [510, 184, 570, 246]
		  ZOrder		  12
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2374"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2385"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2386"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2387"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2388"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2389"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    15
		    Port		    "6"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "2375"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2384"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Value		    "[-421085515.606872]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2377"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2378"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "2379"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2380"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk7"
		    SID			    "2381"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "2382"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2383"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    Value		    "[982444079.329670]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2376"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 145, 0; 0, 50]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "2390"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "2391"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "2392"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "2393"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteTransferFcn
		  Name			  "cfblk3"
		  SID			  "2293"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk4"
		  SID			  "2294"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "2295"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[-351624547.036949]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "2296"
		  Ports			  [1, 4]
		  Position		  [830, 32, 890, 93]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2297"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2299"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2300"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk5"
		    SID			    "2301"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2298"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk6"
		    SID			    "2302"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "2303"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "2304"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2305"
		  Ports			  [4, 2]
		  Position		  [990, 32, 1050, 93]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2306"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2315"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2316"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2317"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2308"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "2309"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "2310"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "2311"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "2312"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk8"
		    SID			    "2313"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2314"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-699962789.533866]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2307"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "2318"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2319"
		  Ports			  [2, 3]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2320"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2333"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk10"
		    SID			    "2329"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk11"
		    SID			    "2330"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk12"
		    SID			    "2331"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Bias		    "[350409125.664721]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk13"
		    SID			    "2332"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2336"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "2337"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    18
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2322"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2323"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "2324"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk6"
		    SID			    "2325"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "2326"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk8"
		    SID			    "2327"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk9"
		    SID			    "2328"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2321"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2334"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2335"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    16
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -110; 645, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    21
		    Points		    [0, 50; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    23
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    25
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    27
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 110; 170, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 195; -1360, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -100; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -105]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2338"
		  Ports			  [4, 2]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2339"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2349"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2350"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2351"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2348"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[302851932.814053]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "2353"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2341"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2342"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2343"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk6"
		    SID			    "2344"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk7"
		    SID			    "2345"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2346"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[788285589.953797]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2347"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[135485476.942793]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2340"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "2352"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2292"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk11"
		  SID			  "2355"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "2356"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 120; -1045, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 95; -880, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [85, 0; 0, -25; 145, 0; 0, 30]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [80, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [0, 95; -565, 0; 0, 45]
		    DstBlock		    "cfblk14"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 95; -565, 0; 0, 55]
		    DstBlock		    "cfblk14"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [0, 95; -565, 0; 0, 65]
		    DstBlock		    "cfblk14"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -25; 475, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [85, 0; 0, 40; 315, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 100; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [90, 0; 0, 40; 310, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [5, 0; 0, -30; -725, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [40, 0; 0, 10]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [75, 0; 0, 40; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [40, 0; 0, 30]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 50; -405, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk6"
		  SrcPort		  4
		  Points		  [0, 90; -405, 0; 0, 35]
		  DstBlock		  "cfblk14"
		  DstPort		  3
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [0, 90; -1200, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 120]
		  DstBlock		  "cfblk13"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 94]
		  DstBlock		  "cfblk14"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [40, 0; 0, -5]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [555, 0; 0, -170]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [75, 0; 0, -45; 325, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [75, 0; 0, -155]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk13"
		  SrcPort		  3
		  Points		  [65, 0; 0, 25; 495, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -110; -85, 0; 0, -30]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk6"
		  SrcPort		  3
		  Points		  [75, 0; 0, 105; 165, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -110; -245, 0; 0, -60]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "2394"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2395"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "2452"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2444"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2445"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2447"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2448"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk5"
		    SID			    "2449"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk6"
		    SID			    "2450"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "2451"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-769003794.149825]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2446"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -245, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 20; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "2453"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "2454"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "2455"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "2397"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "cfblk4"
		  SID			  "2398"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk5"
		  SID			  "2399"
		  Ports			  [1, 2]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "2400"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[785532048.867772]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2401"
		  Ports			  [5, 3]
		  Position		  [990, 34, 1050, 96]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2402"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2412"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2413"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2414"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2415"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2411"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[266736510.509010]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2404"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2405"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "2406"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2407"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk7"
		    SID			    "2408"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "2409"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk9"
		    SID			    "2410"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2403"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2416"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2417"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 155, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 630, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2418"
		  Ports			  [5, 1]
		  Position		  [1150, 34, 1210, 96]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2419"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2428"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2429"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2430"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2431"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2421"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2422"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2423"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk6"
		    SID			    "2424"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "2425"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2426"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    Value		    "[-852147902.626991]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2427"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    Value		    "[-437815882.913486]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2420"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2432"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2433"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2441"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2442"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "2443"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "2435"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2436"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "2437"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "2438"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "2439"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk8"
		    SID			    "2440"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2434"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 40; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 320, 0; 0, 70; 170, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 45]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 50; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2396"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [40, 0; 0, 5]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [75, 0; 0, -30; 160, 0; 0, 45]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 60; 310, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [40, 0; 0, -25]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 40; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 950, 0; 0, 30]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 805, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 150, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -885, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -150]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [5, 0; 0, 110; -725, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [880, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk7"
		  SrcPort		  3
		  Points		  [0, 90; -560, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [555, 0; 0, -145]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "2456"
	      Ports		      [2, 2]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2457"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "2550"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2500"
		  Ports			  [5, 3]
		  Position		  [1470, 34, 1530, 96]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2501"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2511"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2512"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2513"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2514"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk10"
		    SID			    "2510"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2517"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "2503"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2504"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2505"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2506"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "2507"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "2508"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "2509"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2502"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2515"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2516"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -70, 0; 0, 70; 630, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 160, 0; 0, 70; 535, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2518"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2519"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2529"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2530"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2531"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk10"
		    SID			    "2528"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2532"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "2533"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2521"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "2522"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "2523"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2524"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk7"
		    SID			    "2525"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk8"
		    SID			    "2526"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "2527"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2520"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -880, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "2534"
		  Ports			  [6, 1]
		  Position		  [190, 184, 250, 246]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2535"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2545"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2546"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2547"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2548"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2549"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "6"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk10"
		    SID			    "2544"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "2537"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "2538"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk5"
		    SID			    "2539"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk6"
		    SID			    "2540"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk7"
		    SID			    "2541"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk8"
		    SID			    "2542"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk9"
		    SID			    "2543"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2536"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -20; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -105; 630, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 1110, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "2552"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "2553"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "2554"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk3"
		  SID			  "2459"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk4"
		  SID			  "2460"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Operator		  "conj"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk5"
		  SID			  "2461"
		  Ports			  [1, 2]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "2462"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-864046278.104734]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "2463"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Value			  "[-613227862.184442]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2464"
		  Ports			  [4, 1]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2465"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2478"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2479"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "2480"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk10"
		    SID			    "2474"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk11"
		    SID			    "2475"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk12"
		    SID			    "2476"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2477"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[195429935.672794]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2481"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2467"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "2468"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2469"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2470"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk7"
		    SID			    "2471"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "2472"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "2473"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Gain		    "[-451589135.129095]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2466"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -560, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2482"
		  Ports			  [2, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2483"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2496"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk10"
		    SID			    "2492"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk11"
		    SID			    "2493"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk12"
		    SID			    "2494"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2495"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-121096976.873446]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "2498"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2499"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2485"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2486"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2487"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "2488"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk7"
		    SID			    "2489"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk8"
		    SID			    "2490"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Bias		    "[102668145.216123]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk9"
		    SID			    "2491"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2484"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2497"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 1115, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    19
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 630, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -245, 0; 0, -50]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2458"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "2551"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, 110; -720, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 110; -1205, 0; 0, 60]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [0, 110; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -1200, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [90, 0; 0, -120; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [90, 0; 0, -120; 790, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 45; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [70, 0; 0, -45; 1290, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [75, 0; 0, -35; 1280, 0; 0, 40]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 795, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 50; 310, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, -40; -1045, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    31
		    Points		    [0, 115; -405, 0; 0, 55]
		    DstBlock		    "cfblk12"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    12
		    Points		    [85, 0; 0, 40; 155, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 115; -885, 0; 0, 35]
		    DstBlock		    "cfblk12"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 90; -1365, 0; 0, 25]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [90, 0; 0, -35; 465, 0; 0, 30]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    33
		    Points		    [90, 0; 0, 40; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [0, 100; -725, 0; 0, 30]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    17
		    Points		    [0, 100; -1365, 0; 0, 45]
		    DstBlock		    "cfblk11"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [0, 25; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, 100; -1205, 0; 0, 65]
		    DstBlock		    "cfblk12"
		    DstPort		    6
		  }
		  Branch {
		    ZOrder		    39
		    Points		    [0, 100; -400, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -40; 485, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [395, 0; 0, -155]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -35; -725, 0; 0, 45]
		  DstBlock		  "cfblk12"
		  DstPort		  4
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [395, 0; 0, -135]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk8"
	      SID		      "2555"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "2556"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "2287"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 635, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [5, 0; 0, 50; -725, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk7"
	      SrcPort		      2
	      Points		      [0, 20; -400, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk5"
	      SrcPort		      2
	      Points		      [5, 0; 0, -35; -565, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 485, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [75, 0; 0, -15; 485, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk12"
	  SID			  "2557"
	  Ports			  [1, 2]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  IfExpression		  "u1 >= 0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk15"
	  SID			  "2560"
	  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk15"
	    Location		    [342, 471, 840, 771]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "2561"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk11"
	      SID		      "2841"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk12"
	      SID		      "2842"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "3"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "2562"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionPortLabel	      "if(u1 >= 0)"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "2796"
	      Ports		      [3, 2]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2797"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "2837"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "2838"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "3"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk10"
		  SID			  "2806"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Value			  "[35616439.866510]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2807"
		  Ports			  [2, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2808"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2816"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "2818"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2810"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2811"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "2812"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2813"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "2814"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2815"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-162874416.692938]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2809"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "2817"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "2819"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2820"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk10"
		    SID			    "2829"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk11"
		    SID			    "2830"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk12"
		    SID			    "2831"
		    Ports		    [2, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk13"
		    SID			    "2832"
		    Ports		    [2, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "2833"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[632432434.368734]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "2834"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "2835"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2836"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "2822"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2823"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk5"
		    SID			    "2824"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "2825"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "2826"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "2827"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "2828"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2821"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -115; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -115; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, -105; 155, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    24
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    26
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -85, 0; 0, 50]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1350, 0; 0, 160; 150, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [395, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    27
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "2840"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk3"
		  SID			  "2799"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk4"
		  SID			  "2800"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "2801"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk6"
		  SID			  "2802"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk7"
		  SID			  "2803"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk8"
		  SID			  "2804"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Operator		  "rem"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk9"
		  SID			  "2805"
		  Ports			  [1, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2798"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "2839"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 150, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -1200, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [40, 0; 0, -150]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 185; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [0, 115; -725, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 20; -560, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 165, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [235, 0; 0, -165]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk14"
	      SID		      "2844"
	      Ports		      [1, 1]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk15"
	      SID		      "2845"
	      Ports		      [1, 1]
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "2846"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "2847"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DotProduct
	      Name		      "cfblk3"
	      SID		      "2564"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "cfblk4"
	      SID		      "2565"
	      Ports		      [1, 2]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk5"
	      SID		      "2566"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      Inputs		      "|++"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "2567"
	      Ports		      [5, 2]
	      Position		      [830, 34, 890, 96]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2568"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "2590"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "2591"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "2592"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk16"
		  SID			  "2593"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  Port			  "5"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk10"
		  SID			  "2577"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Value			  "[-323169932.293585]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2578"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2579"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "2588"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "2581"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2582"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2583"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "2584"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk7"
		    SID			    "2585"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "2586"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2587"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[787436775.630463]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2580"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 40; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [5, 0; 0, 65; -885, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 40; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 25; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk12"
		  SID			  "2589"
		  Ports			  [1, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk18"
		  SID			  "2595"
		  Ports			  [2, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk18"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2596"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2608"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "2597"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk10"
		    SID			    "2606"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk11"
		    SID			    "2607"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "2609"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "2610"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2599"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2600"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk5"
		    SID			    "2601"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2602"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "2603"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk8"
		    SID			    "2604"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "2605"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2598"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [1040, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    19
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 320, 0; 0, -80; 720, 0; 0, 80; -85, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 195]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk19"
		  SID			  "2611"
		  Ports			  [5, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [1310, 184, 1370, 246]
		  ZOrder		  17
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk19"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2612"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk4"
		    SID			    "2616"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk5"
		    SID			    "2617"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2618"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2619"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "5"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "2613"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "2615"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2614"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "2620"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "2570"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk4"
		  SID			  "2571"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  DiscreteTransferFcn
		  Name			  "cfblk5"
		  SID			  "2572"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "2573"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk7"
		  SID			  "2574"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk8"
		  SID			  "2575"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "2576"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Value			  "[-619772800.875995]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2569"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk17"
		  SID			  "2594"
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  Port			  "2"
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [75, 0; 0, 110; 640, 0; 0, 65]
		    DstBlock		    "cfblk19"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -120; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -115; -400, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -105; -400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, -95; -240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [70, 0; 0, 35; 970, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 960, 0; 0, 50]
		  DstBlock		  "cfblk18"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 195; -240, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 470, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  4
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -30]
		  DstBlock		  "cfblk18"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 995, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, 100; 485, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 45; -245, 0; 0, -40]
		  DstBlock		  "cfblk19"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "2621"
	      Ports		      [2, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2622"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "2670"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "2672"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "2624"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk4"
		  SID			  "2625"
		  Ports			  [1, 2]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "2626"
		  Ports			  [4, 3]
		  Position		  [670, 32, 730, 93]
		  ZOrder		  3
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2627"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2638"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2639"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2640"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk10"
		    SID			    "2636"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Bias		    "[80664697.539168]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2637"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[555114389.130503]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2629"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2630"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "2631"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2632"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk7"
		    SID			    "2633"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "2634"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "2635"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2628"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2641"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2642"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 950, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1115, 0; 0, 80; -85, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -150]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "2643"
		  Ports			  [2, 3]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2644"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2655"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk10"
		    SID			    "2653"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk11"
		    SID			    "2654"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2646"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2647"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "2648"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "2649"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "2650"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk8"
		    SID			    "2651"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Gain		    "[791610193.257429]"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "2652"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2645"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "2656"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "2657"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1270, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 325, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2658"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2659"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2667"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2668"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk3"
		    SID			    "2661"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "2662"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "2663"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk6"
		    SID			    "2664"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Operator		    "hermitian"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "2665"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2666"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[685120304.337476]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2660"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "2669"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 45; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "2671"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2623"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 810, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 40; -720, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, -20; 155, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk4"
		  SrcPort		  2
		  Points		  [85, 0; 0, 25; 155, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -15; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 25; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [5, 0; 0, 40; -245, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  3
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk6"
		  SrcPort		  3
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  4
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, -20; 485, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -405, 0; 0, 35]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [75, 0; 0, 30; 645, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk8"
	      SID		      "2673"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk8"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2674"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk7"
		  SID			  "2696"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "2676"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		}
		Block {
		  BlockType		  PermuteDimensions
		  Name			  "cfblk4"
		  SID			  "2677"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "2678"
		  Ports			  [3, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2679"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2684"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2685"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "2681"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk4"
		    SID			    "2682"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2683"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "2686"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2680"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -45; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "2687"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2688"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2694"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2690"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk4"
		    SID			    "2691"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "2692"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk6"
		    SID			    "2693"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "2695"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2689"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk8"
		  SID			  "2697"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  9
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2675"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [40, 0; 0, -20]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    9
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [40, 0; 0, 20]
		    DstBlock		    "cfblk5"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 330, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -55; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk9"
	      SID		      "2698"
	      Ports		      [2, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk9"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2699"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "2790"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2737"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2738"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2740"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2741"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "2742"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk6"
		    SID			    "2743"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "2744"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2745"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Value		    "[276054664.600449]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2739"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 45; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 55; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2746"
		  Ports			  [3, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2747"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2760"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2761"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk10"
		    SID			    "2756"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2757"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[773322292.339782]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "2758"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[-463848814.097232]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2759"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[481299282.351352]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2749"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "2750"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk5"
		    SID			    "2751"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "2752"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk7"
		    SID			    "2753"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "2754"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk9"
		    SID			    "2755"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2748"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2762"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 140, 0; 0, -70; 970, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1110, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "2763"
		  Ports			  [2, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2764"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2777"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk10"
		    SID			    "2773"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2774"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Value		    "[-828431737.838447]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "2775"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Value		    "[-187278664.684725]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2776"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Value		    "[69451545.580800]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "2779"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "2780"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "2766"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2767"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2768"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "2769"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk7"
		    SID			    "2770"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "2771"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk9"
		    SID			    "2772"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2765"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2778"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [40, 0; 0, -135]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1270, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -560, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "2781"
		  Ports			  [2, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2782"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2788"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "2784"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "2785"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk5"
		    SID			    "2786"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk6"
		    SID			    "2787"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2783"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "2789"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "2791"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "2792"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "2793"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "2794"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "2795"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk3"
		  SID			  "2701"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Assignment
		  Name			  "cfblk4"
		  SID			  "2702"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  DiagnosticForDimensions "Warning"
		  IndexOptions		  "Index vector (dialog)"
		  Indices		  "1"
		  OutputSizes		  "1"
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk5"
		  SID			  "2703"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "2704"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-837154110.340842]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2705"
		  Ports			  [1, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2706"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk3"
		    SID			    "2708"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk4"
		    SID			    "2709"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "2710"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2711"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk7"
		    SID			    "2712"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2707"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "2713"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 470, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    Points		    [90, 0; 0, 20; 150, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2714"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2715"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "2724"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "2717"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "2718"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk5"
		    SID			    "2719"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk6"
		    SID			    "2720"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk7"
		    SID			    "2721"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "2722"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "2723"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2716"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2725"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2726"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2735"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2736"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "2728"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2729"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2730"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk6"
		    SID			    "2731"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "2732"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2733"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[776590106.131167]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2734"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[760094012.942605]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2727"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2700"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -100; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 185; -1200, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    25
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -100; 955, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [90, 0; 0, -130; 790, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 325, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, -130; 805, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 325, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [75, 0; 0, -20; 325, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -115; -245, 0; 0, -50]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 115; -560, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, 35; -880, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, 165]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -35; -1200, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [90, 0; 0, 100; 150, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1365, 0; 0, 35]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "2563"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk13"
	      SID		      "2843"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -245, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			4
		Points			[85, 0; 0, 35; 155, 0]
		DstBlock		"cfblk10"
		DstPort			2
	      }
	      Branch {
		ZOrder			24
		Points			[0, -35; -405, 0; 0, 40]
		DstBlock		"cfblk6"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -880, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			7
		Points			[85, 0; 0, 35; 475, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			22
		Points			[75, 0; 0, 50; 1125, 0]
		DstBlock		"cfblk9"
		DstPort			2
	      }
	      Branch {
		ZOrder			25
		Points			[75, 0; 0, 50; 645, 0]
		DstBlock		"cfblk6"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -25; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, 45; 315, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [75, 0; 0, -105; 645, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [75, 0; 0, 35; 325, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			13
		Points			[90, 0; 0, -105; 790, 0]
		DstBlock		"cfblk7"
		DstPort			2
	      }
	      Branch {
		ZOrder			17
		Points			[40, 0; 0, -150]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	      Branch {
		ZOrder			20
		Points			[90, 0; 0, -100; 630, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			26
		Points			[90, 0; 0, -100; 630, 0]
		DstBlock		"cfblk6"
		DstPort			5
	      }
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[5, 0; 0, -50; -725, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			19
		Points			[0, 35; -1200, 0]
		DstBlock		"cfblk3"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -1045, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [560, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, 115; 165, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [715, 0; 0, -170]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      31
	      SrcBlock		      "cfblk6"
	      SrcPort		      2
	      Points		      [0, 95; -80, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -105]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "cfblk4"
	      SrcPort		      2
	      Points		      [90, 0; 0, 100; 310, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [235, 0; 0, -165]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk16"
	  SID			  "2848"
	  Ports			  [4, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [830, 182, 890, 243]
	  ZOrder		  14
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk16"
	    Location		    [342, 471, 840, 771]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "2849"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "3042"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "3043"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "3044"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "4"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "2850"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionPortLabel	      "else"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk10"
	      SID		      "2859"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Value		      "[-708207985.235332]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "2860"
	      Ports		      [1, 2]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2861"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2880"
		  Ports			  [4, 1]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2881"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2886"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2887"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "2888"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "2883"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk4"
		    SID			    "2884"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk5"
		    SID			    "2885"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2882"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -405, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2889"
		  Ports			  [4, 2]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2890"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2903"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2904"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "2905"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk10"
		    SID			    "2899"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Function		    "max"
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "2900"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-708835005.069745]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "2901"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[-107074772.680860]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2902"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-431349486.793406]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk3"
		    SID			    "2892"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2893"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2894"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk6"
		    SID			    "2895"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Gain		    "[-285220990.841997]"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk7"
		    SID			    "2896"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk8"
		    SID			    "2897"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Gain		    "[169377377.448925]"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk9"
		    SID			    "2898"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2891"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "2906"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 650, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1110, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "2908"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "2909"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "2910"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "cfblk3"
		  SID			  "2863"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  Poles			  "[0 0.5]"
		  Gain			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "2864"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "2865"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  Sin
		  Name			  "cfblk6"
		  SID			  "2866"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  TimeSource		  "Use external signal"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk7"
		  SID			  "2867"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "2868"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Value			  "[541511658.231015]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2869"
		  Ports			  [2, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2870"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "2878"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "2879"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "2872"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2873"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2874"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2875"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk7"
		    SID			    "2876"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2877"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[785514372.362437]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2871"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 40; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -45; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 50; 535, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -90, 0; 0, -90; 1130, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2862"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "2907"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    20
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 315, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 115; -565, 0; 0, 30]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [0, -40; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -105; 470, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, -135; 1285, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 115; -1040, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 40; -405, 0; 0, -30]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, 40; -560, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  4
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [715, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "2911"
	      Ports		      [2, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "2912"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "3011"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  14
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "2977"
		  Ports			  [3, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2978"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2990"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2991"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk10"
		    SID			    "2987"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk11"
		    SID			    "2988"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "2989"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[555202649.272666]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2980"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "2981"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2982"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk6"
		    SID			    "2983"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "2984"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "2985"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk9"
		    SID			    "2986"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2979"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "2992"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "2993"
		  Ports			  [2, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2994"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3008"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk10"
		    SID			    "3003"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk11"
		    SID			    "3004"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk12"
		    SID			    "3005"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Bias		    "[676695373.012871]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk13"
		    SID			    "3006"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Bias		    "[-488396370.812304]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "3007"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[701302252.667075]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3009"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2996"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2997"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "2998"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk6"
		    SID			    "2999"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk7"
		    SID			    "3000"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk8"
		    SID			    "3001"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk9"
		    SID			    "3002"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2995"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1520, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 1290, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 965, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk12"
		  SID			  "3010"
		  Ports			  [1, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  13
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "3012"
		  Ports			  [4, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [510, 182, 570, 243]
		  ZOrder		  15
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3013"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3020"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3021"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3022"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "4"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3014"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "3016"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk4"
		    SID			    "3017"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk5"
		    SID			    "3018"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "3019"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3015"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -50; -410, 0; 0, 50]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "3023"
		  Ports			  [3, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  16
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3024"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "3030"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3031"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3025"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "3027"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk4"
		    SID			    "3028"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "3029"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[889334814.198277]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3026"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -50; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3032"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3033"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3034"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  19
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3035"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  20
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3036"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  21
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "3037"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  22
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "3038"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  23
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk23"
		  SID			  "3039"
		  Ports			  [1, 1]
		  Position		  [350, 330, 410, 390]
		  ZOrder		  24
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk24"
		  SID			  "3040"
		  Ports			  [1, 1]
		  Position		  [510, 330, 570, 390]
		  ZOrder		  25
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk25"
		  SID			  "3041"
		  Ports			  [1, 1]
		  Position		  [670, 330, 730, 390]
		  ZOrder		  26
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "2914"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk4"
		  SID			  "2915"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		  IconShape		  "rectangular"
		  Inputs		  "+-"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "2916"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  Value			  "[592247075.075582]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "2917"
		  Ports			  [2, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2918"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2928"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "2927"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-213583735.260514]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "2930"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2920"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2921"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk5"
		    SID			    "2922"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2923"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "2924"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk8"
		    SID			    "2925"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Gain		    "[-345201822.114306]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2926"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-28394424.643782]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2919"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "2929"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "2931"
		  Ports			  [3, 3]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2932"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "2937"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "2938"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "2934"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "2935"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk5"
		    SID			    "2936"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "conj"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2933"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "2939"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "2940"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "2941"
		  Ports			  [7, 3]
		  Position		  [1150, 34, 1210, 96]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2942"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "2951"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "2952"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "2953"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "2954"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2955"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2956"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "7"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "2944"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "2945"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "2946"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "2947"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk7"
		    SID			    "2948"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "2949"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[394291713.714411]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "2950"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-339177502.713302]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2943"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "2957"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "2958"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 185; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -45; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "2959"
		  Ports			  [4, 2]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "2960"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "2973"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "2974"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "2975"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk10"
		    SID			    "2969"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Operator		    "magnitude^2"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "2970"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "2971"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[612290254.093535]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "2972"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[360024980.203175]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "2962"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "2963"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "2964"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "2965"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "2966"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "2967"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "2968"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "2961"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "2976"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [70, 0; 0, -185; 330, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -155, 0; 0, 70; -565, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 315, 0; 0, -80; 955, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -105]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk9"
		    SrcPort		    2
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -55; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "2913"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -405, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -25; -245, 0; 0, 20]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, -40; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    32
		    Points		    [40, 0; 0, 175]
		    DstBlock		    "cfblk14"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [85, 0; 0, -45; 1360, 0; 0, 80; -85, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    39
		    Points		    [0, 115; -85, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 160; -635, 0; 0, -150; -245, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [5, 0; 0, 115; -255, 0; 0, 50]
		  DstBlock		  "cfblk15"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [90, 0; 0, -35; 300, 0; 0, 35]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    61
		    Points		    [5, 0; 0, 265; -85, 0]
		    DstBlock		    "cfblk24"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    63
		    Points		    [40, 0; 0, 300]
		    DstBlock		    "cfblk25"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 25; -400, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk7"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    23
		    Points		    [0, 90; -565, 0; 0, 35]
		    DstBlock		    "cfblk14"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [0, 90; -565, 0; 0, 50]
		    DstBlock		    "cfblk14"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    51
		    Points		    [75, 0; 0, 95; 165, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    55
		    Points		    [0, 100; -155, 0; 0, 150; -725, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    57
		    Points		    [0, 100; -155, 0; 0, 150; -565, 0]
		    DstBlock		    "cfblk22"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    59
		    Points		    [0, 100; -155, 0; 0, 150; -405, 0]
		    DstBlock		    "cfblk23"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    19
		    Points		    [0, 30; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    36
		    Points		    [0, 25; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    38
		    Points		    [0, 25; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [85, 0; 0, 40; 155, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  3
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -30]
		  DstBlock		  "cfblk14"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 355, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -405, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [555, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [75, 0; 0, -175]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -105; -85, 0; 0, -50]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
		Line {
		  ZOrder		  52
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [75, 0; 0, 30; 805, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  54
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 50; -1360, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  56
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [395, 0; 0, -285]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  58
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [875, 0; 0, -275]
		  DstBlock		  "cfblk8"
		  DstPort		  6
		}
		Line {
		  ZOrder		  60
		  SrcBlock		  "cfblk23"
		  SrcPort		  1
		  Points		  [715, 0; 0, -265]
		  DstBlock		  "cfblk8"
		  DstPort		  7
		}
		Line {
		  ZOrder		  62
		  SrcBlock		  "cfblk24"
		  SrcPort		  1
		  Points		  [715, 0; 0, -305]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  64
		  SrcBlock		  "cfblk25"
		  SrcPort		  1
		  Points		  [395, 0; 0, -285]
		  DstBlock		  "cfblk8"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk3"
	      SID		      "2852"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "cfblk4"
	      SID		      "2853"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      DotProduct
	      Name		      "cfblk5"
	      SID		      "2854"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      DotProduct
	      Name		      "cfblk6"
	      SID		      "2855"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk7"
	      SID		      "2856"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Value		      "[-815157016.105490]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk8"
	      SID		      "2857"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Value		      "[-876828921.154851]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk9"
	      SID		      "2858"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Value		      "[761023239.008880]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "2851"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "3045"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [40, 0; 0, -150]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 155, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 185; -1040, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -50; 650, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [85, 0; 0, -20; 635, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -635, 0; 0, 70; -85, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, -115; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk11"
	      SrcPort		      2
	      Points		      [80, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -1205, 0; 0, 50]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, -115; -240, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk17"
	  SID			  "3046"
	  Ports			  [1, 1]
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "3047"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "3048"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk20"
	  SID			  "3049"
	  Ports			  [1, 1]
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk21"
	  SID			  "3050"
	  Ports			  [1, 1]
	  Position		  [30, 330, 90, 390]
	  ZOrder		  19
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk22"
	  SID			  "3051"
	  Ports			  [1, 1]
	  Position		  [190, 330, 250, 390]
	  ZOrder		  20
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk23"
	  SID			  "3052"
	  Ports			  [1, 1]
	  Position		  [350, 330, 410, 390]
	  ZOrder		  21
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk24"
	  SID			  "3053"
	  Ports			  [1, 1]
	  Position		  [510, 330, 570, 390]
	  ZOrder		  22
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk3"
	  SID			  "1785"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "cfblk4"
	  SID			  "1786"
	  Ports			  [1, 2]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk5"
	  SID			  "1787"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "1788"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk7"
	  SID			  "1789"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Value			  "[640420584.355767]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk8"
	  SID			  "1790"
	  Ports			  [3, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk8"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1791"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk6"
	      SID		      "1838"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk7"
	      SID		      "1839"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Port		      "3"
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk3"
	      SID		      "1793"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "cfblk4"
	      SID		      "1794"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      Gain		      "[-91799720.363102]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk5"
	      SID		      "1795"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk5"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1796"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "1833"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "1834"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "1835"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1836"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1837"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "1798"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "1799"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk5"
		  SID			  "1800"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  Operator		  "log10"
		}
		Block {
		  BlockType		  Sin
		  Name			  "cfblk6"
		  SID			  "1801"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  TimeSource		  "Use external signal"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk7"
		  SID			  "1802"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		  Operator		  "rSqrt"
		  AlgorithmType		  "Newton-Raphson"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1803"
		  Ports			  [5, 1]
		  Position		  [1150, 34, 1210, 96]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1804"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1811"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1812"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1813"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1814"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "1806"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk4"
		    SID			    "1807"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Gain		    "[-81682560.179223]"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk5"
		    SID			    "1808"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Bias		    "[-942979541.954498]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk6"
		    SID			    "1809"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk7"
		    SID			    "1810"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1805"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [880, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1815"
		  Ports			  [6, 4]
		  Position		  [1310, 34, 1370, 96]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1816"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1825"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1826"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1827"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1828"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1829"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "1818"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1819"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1820"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "1821"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "1822"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "1823"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "1824"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-726902917.157571]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1817"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1830"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1831"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "1832"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 185; -400, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 620, 0; 0, -140]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1797"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 475, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    36
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    30
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    32
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [85, 0; 0, 45; 1115, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    14
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, -45; -1055, 0; 0, 60]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [5, 0; 0, 30; -565, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk9"
		  SrcPort		  4
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    12
		    Points		    [0, 15; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 15; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -245, 0; 0, 35]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [1195, 0; 0, -170]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -130]
		  DstBlock		  "cfblk9"
		  DstPort		  5
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [875, 0; 0, -140]
		  DstBlock		  "cfblk9"
		  DstPort		  4
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1792"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -35; -880, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 35; 490, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk9"
	  SID			  "1840"
	  Ports			  [3, 3]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk9"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1841"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "1911"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "1912"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk10"
	      SID		      "1850"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Value		      "[842745159.167794]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "1851"
	      Ports		      [2, 2]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1852"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "1868"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "1870"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk3"
		  SID			  "1854"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk4"
		  SID			  "1855"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk5"
		  SID			  "1856"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk6"
		  SID			  "1857"
		  Ports			  [1, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1858"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1859"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk3"
		    SID			    "1861"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1862"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk5"
		    SID			    "1863"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "1864"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1865"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[366554620.467269]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1866"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[283366858.442889]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "1867"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1860"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 650, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1853"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk9"
		  SID			  "1869"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    10
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 150, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 805, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 45; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "1871"
	      Ports		      [3, 2]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1872"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "1905"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "1906"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1896"
		  Ports			  [1, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1897"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1899"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "1900"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk5"
		    SID			    "1901"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk6"
		    SID			    "1902"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "1904"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1898"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "1903"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1908"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "1909"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1874"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk4"
		  SID			  "1875"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Operator		  "log10"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "1876"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[-239003732.315691]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "1877"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[856526193.044694]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "1878"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Value			  "[560110468.463064]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1879"
		  Ports			  [4, 2]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1880"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk5"
		    SID			    "1884"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "1885"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1886"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "4"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "1882"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk4"
		    SID			    "1883"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1881"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "1887"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1888"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1889"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "1894"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1895"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1891"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk4"
		    SID			    "1892"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Value		    "[8344614.407434]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "1893"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[662719854.385444]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1890"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1873"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk13"
		  SID			  "1907"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -115; 795, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 950, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, 115; 155, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 895, 0; 0, 80; -85, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 325, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -1360, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 470, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 310, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  4
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 125; -725, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [715, 0; 0, -170]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [0, 95; -560, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      If
	      Name		      "cfblk13"
	      SID		      "1910"
	      Ports		      [1, 2]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      IfExpression	      "u1 >= 0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk18"
	      SID		      "1915"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk18"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1916"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1917"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "if(u1 >= 0)"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "1953"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "1954"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "1955"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1956"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk3"
		  SID			  "1919"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  SampleTime		  "-1"
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk4"
		  SID			  "1920"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk5"
		  SID			  "1921"
		  Ports			  [1, 2]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "1922"
		  Ports			  [2, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1923"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1931"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1933"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "1925"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1926"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1927"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk6"
		    SID			    "1928"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "1929"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "1930"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1924"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1932"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, -35; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [395, 0; 0, -165]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1934"
		  Ports			  [7, 3]
		  Position		  [990, 34, 1050, 96]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1935"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1943"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1944"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1945"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1946"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1947"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1948"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    13
		    Port		    "7"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1937"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "1938"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "1939"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk6"
		    SID			    "1940"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk7"
		    SID			    "1941"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "1942"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1936"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1949"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1950"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk8"
		  SID			  "1951"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "1952"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1918"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    22
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -40; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    34
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    36
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [40, 0; 0, -30]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [5, 0; 0, 40; -245, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk7"
		  SrcPort		  3
		  Points		  [0, 20; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 45; -405, 0; 0, -30]
		  DstBlock		  "cfblk7"
		  DstPort		  5
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, -20; 485, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -565, 0; 0, 30]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 100; -880, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [875, 0; 0, -145]
		  DstBlock		  "cfblk7"
		  DstPort		  4
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [715, 0; 0, -165]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  7
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk19"
	      SID		      "1957"
	      Ports		      [2, 4, 0, 0, 0, 0, 0, 1]
	      Position		      [1310, 182, 1370, 243]
	      ZOrder		      17
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk19"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1958"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "1987"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1959"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "else"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1991"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "1961"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "1962"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk5"
		  SID			  "1963"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk6"
		  SID			  "1964"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  IconShape		  "rectangular"
		  Inputs		  "-+"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1965"
		  Ports			  [2, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1966"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1974"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "1968"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1969"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1970"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "1971"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[456130355.766482]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "1972"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[819333598.708820]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1973"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-737971976.938961]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1967"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1975"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1976"
		  Ports			  [1, 3]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1977"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "1986"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1979"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1980"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "1981"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk6"
		    SID			    "1982"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk7"
		    SID			    "1983"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Bias		    "[-250622539.163565]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1978"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "1984"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "1985"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, 20; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1960"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk10"
		  SID			  "1988"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk11"
		  SID			  "1989"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "1990"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "4"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 135; -1205, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 100; -880, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, -35; -885, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 165, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [0, 95; -880, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [555, 0; 0, -165]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk20"
	      SID		      "1992"
	      Ports		      [1, 1]
	      Position		      [1470, 180, 1530, 240]
	      ZOrder		      18
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk21"
	      SID		      "1993"
	      Ports		      [1, 1]
	      Position		      [30, 330, 90, 390]
	      ZOrder		      19
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk22"
	      SID		      "1994"
	      Ports		      [1, 1]
	      Position		      [190, 330, 250, 390]
	      ZOrder		      20
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "1843"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "1844"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "1845"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      b			      1
	      c			      1
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      bVariant		      InternalParameters
	      cVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      DotProduct
	      Name		      "cfblk6"
	      SID		      "1846"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      ComplexToMagnitudeAngle
	      Name		      "cfblk7"
	      SID		      "1847"
	      Ports		      [1, 2]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "cfblk8"
	      SID		      "1848"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	    }
	    Block {
	      BlockType		      Product
	      Name		      "cfblk9"
	      SID		      "1849"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Inputs		      "*"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1842"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "1913"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk17"
	      SID		      "1914"
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      Port		      "3"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, -115; -720, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -1200, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [5, 0; 0, 185; -1205, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -95; -1040, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -20; -240, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [85, 0; 0, -115; 475, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk19"
	      SrcPort		      2
	      Points		      [5, 0; 0, -35; -405, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 115; -405, 0; 0, 50]
	      DstBlock		      "cfblk11"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 110; -95, 0; 0, 85; 1295, 0]
	      DstBlock		      "cfblk19"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, -100; 630, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk11"
	      SrcPort		      2
	      Points		      [40, 0; 0, 5]
	      DstBlock		      "cfblk12"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk19"
	      SrcPort		      3
	      Points		      [5, 0; 0, -125; -565, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, -115; -400, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "cfblk19"
	      SrcPort		      4
	      Points		      [5, 0; 0, -140; -725, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk12"
	      SrcPort		      2
	      Points		      [90, 0; 0, 20; 470, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [90, 0; 0, -30]
	      DstBlock		      "cfblk18"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "cfblk13"
	      SrcPort		      2
	      Points		      [90, 0; 0, -65; 835, 0]
	      DstBlock		      "cfblk19"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [75, 0; 0, 100; 645, 0]
	      DstBlock		      "cfblk20"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "cfblk20"
	      SrcPort		      1
	      Points		      [0, 40; -400, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 115; -475, 0; 0, 150; -85, 0]
	      DstBlock		      "cfblk21"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "cfblk21"
	      SrcPort		      1
	      Points		      [75, 0; 0, -170]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "cfblk7"
	      SrcPort		      2
	      Points		      [0, 250; -880, 0]
	      DstBlock		      "cfblk22"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "cfblk22"
	      SrcPort		      1
	      Points		      [1040, 0]
	      DstBlock		      "cfblk19"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "1784"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk14"
	  SID			  "2559"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  Port			  "2"
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    35
	    Points		    [0, 110; -1520, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    37
	    Points		    [0, 115; -400, 0]
	    DstBlock		    "cfblk18"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 155, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [85, 0; 0, -40; 305, 0; 0, 35]
	  DstBlock		  "cfblk16"
	  DstPort		  2
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [0, 190; -720, 0]
	    DstBlock		    "cfblk14"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    21
	    Points		    [0, 110; -565, 0; 0, 60]
	    DstBlock		    "cfblk15"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    26
	    Points		    [40, 0; 0, 20]
	    DstBlock		    "cfblk9"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, -100; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 625, 0; 0, 35]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [90, 0; 0, -20; 790, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk9"
	  SrcPort		  2
	  Points		  [80, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    13
	    Points		    [90, 0; 0, -35; 310, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    25
	    Points		    [90, 0; 0, -35; 305, 0; 0, 35]
	    DstBlock		    "cfblk9"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "cfblk9"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    53
	    Points		    [0, 20; -880, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    55
	    Points		    [0, 95; -475, 0; 0, 150; -405, 0]
	    DstBlock		    "cfblk24"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    45
	    Points		    [75, 0; 0, 105; 645, 0]
	    DstBlock		    "cfblk20"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    47
	    Points		    [0, 100; -635, 0; 0, 165; -85, 0]
	    DstBlock		    "cfblk21"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk15"
	  SrcPort		  2
	  Points		  [75, 0; 0, -120]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -90; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk15"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "cfblk12"
	  SrcPort		  2
	  Points		  [90, 0; 0, -65; 515, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [5, 0; 0, 135; -405, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [0, -50; -400, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -115; -85, 0; 0, -55]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [85, 0; 0, 50; 1115, 0]
	  DstBlock		  "cfblk19"
	  DstPort		  1
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, 60; -1200, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, 40; -725, 0; 0, -30]
	  DstBlock		  "cfblk16"
	  DstPort		  3
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [1035, 0; 0, -280]
	  DstBlock		  "cfblk8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "cfblk16"
	  SrcPort		  2
	  Points		  [0, 95; -720, 0]
	  DstBlock		  "cfblk22"
	  DstPort		  1
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "cfblk22"
	  SrcPort		  1
	  Points		  [395, 0; 0, -150]
	  DstBlock		  "cfblk15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "cfblk4"
	  SrcPort		  2
	  Points		  [0, 250; -240, 0]
	  DstBlock		  "cfblk23"
	  DstPort		  1
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "cfblk23"
	  SrcPort		  1
	  Points		  [395, 0; 0, -300]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "cfblk24"
	  SrcPort		  1
	  Points		  [240, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk12"
      SID		      "3054"
      Ports		      [2, 3]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk12"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "3055"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk6"
	  SID			  "3385"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk10"
	  SID			  "3777"
	  Ports			  [4, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [1470, 32, 1530, 93]
	  ZOrder		  8
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk10"
	    Location		    [342, 471, 840, 771]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "3778"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "4145"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk16"
	      SID		      "4146"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk17"
	      SID		      "4147"
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      Port		      "4"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "3779"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionPortLabel	      "else"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk10"
	      SID		      "3788"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Value		      "[-360841989.244892]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "3789"
	      Ports		      [1, 2]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3790"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3799"
		  Ports			  [5, 2]
		  Position		  [1470, 34, 1530, 96]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3800"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3811"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3812"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3813"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3814"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk10"
		    SID			    "3809"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk11"
		    SID			    "3810"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Bias		    "[556847716.322228]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3802"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3803"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "3804"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "3805"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "3806"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3807"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "3808"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3801"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "3815"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    17
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 630, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [70, 0; 0, -105; 650, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    11
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    19
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3816"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3817"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3824"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3825"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3826"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk3"
		    SID			    "3819"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Operator		    "10^u"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk4"
		    SID			    "3820"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Bias		    "[790030316.838272]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "3821"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "3822"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[575414762.399158]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3823"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[775248645.821011]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3818"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3827"
		  Ports			  [3, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3828"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3835"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3836"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "3830"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "3831"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk5"
		    SID			    "3832"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "3833"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-243177323.738965]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3834"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[769071773.595478]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3829"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "3837"
		  Ports			  [6, 2]
		  Position		  [350, 184, 410, 246]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3838"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3849"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3850"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3851"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3852"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "3853"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3847"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[308552361.500166]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3848"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-897143881.233799]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk3"
		    SID			    "3840"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3841"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3842"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3843"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3844"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3845"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "3846"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3839"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "3854"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 950, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "3856"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3857"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3858"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3859"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3860"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3861"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "3862"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "3863"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "3792"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "cfblk4"
		  SID			  "3793"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Poles			  "[0 0.5]"
		  Gain			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "3794"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk6"
		  SID			  "3795"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk7"
		  SID			  "3796"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Operator		  "log10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk8"
		  SID			  "3797"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		  SourceType		  "MinMax Running Resettable"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Function		  min
		  vinit			  0.0
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "3798"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Value			  "[382904515.718002]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3791"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "3855"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [70, 0; 0, -105; 170, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    52
		    Points		    [75, 0; 0, 115; 805, 0]
		    DstBlock		    "cfblk20"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    54
		    Points		    [0, 265; -560, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    56
		    Points		    [0, 265; -400, 0]
		    DstBlock		    "cfblk22"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, 175; -1200, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 25; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [0, 115; -1205, 0; 0, 55]
		    DstBlock		    "cfblk12"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    42
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    44
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    46
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, -120; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [75, 0; 0, -120; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [75, 0; 0, -120; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    38
		    Points		    [75, 0; 0, 30; 165, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [80, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [75, 0; 0, -35; 320, 0; 0, 30]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, -115; 485, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 40; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, -115; 645, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [75, 0; 0, -115; 1125, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    48
		    Points		    [40, 0; 0, -170]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    50
		    Points		    [90, 0; 0, 15; 790, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 125; -885, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -35; -725, 0; 0, 30]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -35; -565, 0; 0, 25]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -35; -725, 0; 0, 45]
		  DstBlock		  "cfblk13"
		  DstPort		  4
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [235, 0; 0, -135]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1365, 0; 0, 45]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -35; -1360, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [235, 0; 0, -150]
		  DstBlock		  "cfblk13"
		  DstPort		  3
		}
		Line {
		  ZOrder		  57
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "3864"
	      Ports		      [3, 2]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3865"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "3954"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "3955"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3916"
		  Ports			  [2, 3]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3917"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3923"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3919"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk4"
		    SID			    "3920"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk5"
		    SID			    "3921"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "3922"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-996695447.813249]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3918"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "3924"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "3925"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 1130, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3926"
		  Ports			  [2, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3927"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3933"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "3929"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3930"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "3931"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[170937691.835204]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "3932"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-450889772.408371]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3928"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "3934"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 40; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    8
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3935"
		  Ports			  [2, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3936"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3949"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk10"
		    SID			    "3945"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk11"
		    SID			    "3946"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3947"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[327918464.305146]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "3948"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-1484435.593604]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3951"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "3952"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "3938"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3939"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3940"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "3941"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "3942"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk8"
		    SID			    "3943"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk9"
		    SID			    "3944"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Bias		    "[-237422480.681789]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3937"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3950"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -565, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 100; -1045, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 1270, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [5, 0; 0, 130; -725, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    2
		    Points		    [0, 100; -560, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk13"
		  SID			  "3953"
		  Ports			  [1, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk17"
		  SID			  "3957"
		  Ports			  [1, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk17"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3958"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3959"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "3970"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3961"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3962"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3963"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "3964"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3965"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3966"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3967"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-361477704.296047]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3960"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "3968"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "3969"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, 35; 955, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [555, 0; 0, -165]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk18"
		  SID			  "3971"
		  Ports			  [1, 2, 0, 0, 0, 0, 0, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk18"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3972"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3973"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3982"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-930089787.241407]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "3984"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "3975"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "3976"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3977"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk6"
		    SID			    "3978"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "3979"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk8"
		    SID			    "3980"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3981"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[75299831.674899]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3974"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "3983"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3985"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3986"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "3987"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "3867"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "3868"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "3869"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "cfblk6"
		  SID			  "3870"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3871"
		  Ports			  [3, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3872"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3882"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3883"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3881"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[945639209.846351]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "3884"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3874"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "3875"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "3876"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "3877"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "3878"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk8"
		    SID			    "3879"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk9"
		    SID			    "3880"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3873"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -405, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 20; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [875, 0; 0, -165]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "3885"
		  Ports			  [2, 3]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3886"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3897"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3895"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-756440039.160299]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3896"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[187882867.758176]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "3900"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3888"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "3889"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "3890"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "3891"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "3892"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3893"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3894"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[168970577.811428]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3887"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3898"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3899"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 325, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -315, 0; 0, 70; -85, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3901"
		  Ports			  [1, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3902"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk10"
		    SID			    "3911"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3912"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-7740700.159758]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3913"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[996288674.575475]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3904"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3905"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3906"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "3907"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3908"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk8"
		    SID			    "3909"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "3910"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "--"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3903"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3914"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3915"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [90, 0; 0, 35; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [90, 0; 0, -100; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -20; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -90, 0; 0, -80; 1290, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3866"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk16"
		  SID			  "3956"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, 115; 155, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 475, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [90, 0; 0, -105; 630, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -15; -560, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, 195; -1205, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [90, 0; 0, -95; 310, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -20; 635, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -1045, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk17"
		  SrcPort		  2
		  Points		  [85, 0; 0, -115; 315, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 110; -1370, 0; 0, 55]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk17"
		  SrcPort		  3
		  Points		  [80, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -100; -80, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -725, 0; 0, 50]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 35; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [90, 0; 0, -30]
		  DstBlock		  "cfblk17"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 675, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 135; -245, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 95; -80, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [0, 100; -80, 0]
		  DstBlock		  "cfblk21"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [875, 0; 0, -300]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk13"
	      SID		      "3988"
	      Ports		      [2, 2]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk13"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3989"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "4066"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  15
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "4016"
		  Ports			  [2, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4017"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "4024"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "4026"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "4019"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "4020"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk5"
		    SID			    "4021"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "4022"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "4023"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4018"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "4025"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [70, 0; 0, -45; 1130, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "4027"
		  Ports			  [2, 3]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4028"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "4041"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk10"
		    SID			    "4037"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "4038"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-844982951.849958]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "4039"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[562990669.923800]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "4040"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[831238167.234775]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "4044"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "4030"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "4031"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk5"
		    SID			    "4032"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "4033"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "4034"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "4035"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk9"
		    SID			    "4036"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4029"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "4042"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "4043"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 630, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [75, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "4045"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  13
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4046"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk3"
		    SID			    "4048"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "4049"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "4050"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "4051"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[316722226.770101]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "4052"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-861908951.387057]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "4053"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4047"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 50; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "4054"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  14
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4055"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk10"
		    SID			    "4064"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "4065"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "4057"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "4058"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk5"
		    SID			    "4059"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "4060"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "4061"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk8"
		    SID			    "4062"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "4063"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4056"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [5, 0; 0, 60; -1045, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -90, 0; 0, -80; 970, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 630, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    2
		    Points		    [0, 25; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    2
		    Points		    [90, 0; 0, 30]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "4068"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "4069"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "3991"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "3992"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "3993"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  Inputs		  "**"
		}
		Block {
		  BlockType		  MinMax
		  Name			  "cfblk6"
		  SID			  "3994"
		  Ports			  [3, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  Inputs		  "3"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "3995"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		  Value			  "[353482832.160157]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "3996"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  9
		  Value			  "[793779542.458523]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3997"
		  Ports			  [4, 3]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3998"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "4010"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "4011"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "4012"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk10"
		    SID			    "4007"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Gain		    "[-302862147.916353]"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk11"
		    SID			    "4008"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "4009"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Value		    "[24802711.512643]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "4015"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    19
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "4000"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk4"
		    SID			    "4001"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "4002"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "4003"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk7"
		    SID			    "4004"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk8"
		    SID			    "4005"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    Operator		    "square"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "4006"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Gain		    "[-973852021.801114]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3999"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "4013"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    17
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "4014"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    18
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 45; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 315, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 810, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 160, 0; 0, 70; 175, 0; 0, -70; 315, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -115; -565, 0; 0, -50]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3990"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "4067"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  16
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [40, 0; 0, -130]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -110; 1115, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -1040, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 485, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 180; -1520, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 40; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, -40; -885, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [0, 15; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 310, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  4
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, -35; 645, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [395, 0; 0, -155]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk11"
		  SrcPort		  3
		  Points		  [90, 0; 0, 15; 790, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [235, 0; 0, -140]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk14"
	      SID		      "4070"
	      Ports		      [2, 2]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk14"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "4071"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "4115"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "4105"
		  Ports			  [2, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4106"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "4113"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "4108"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk4"
		    SID			    "4109"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "4110"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[-805744977.752874]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "4111"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-468820102.873409]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "4112"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[512951722.788311]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4107"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk11"
		  SID			  "4114"
		  Ports			  [1, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "4117"
		  Ports			  [1, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4118"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "4119"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "4121"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk4"
		    SID			    "4122"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk5"
		    SID			    "4123"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    Operator		    "conj"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "4124"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "4125"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "4126"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "4127"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4120"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -55; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "4128"
		  Ports			  [2, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4129"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "4140"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "4130"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk10"
		    SID			    "4139"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "4141"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "4132"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "4133"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk5"
		    SID			    "4134"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "4135"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "4136"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "4137"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk9"
		    SID			    "4138"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4131"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [5, 0; 0, 60; -565, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    2
		    Points		    [0, 35; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [605, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "4142"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "4143"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "4144"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "4073"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk4"
		  SID			  "4074"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "4075"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Inputs		  "*"
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk6"
		  SID			  "4076"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "4077"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Value			  "[676226871.216848]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "4078"
		  Ports			  [1, 4]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4079"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "4081"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "4082"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk5"
		    SID			    "4083"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "4084"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "4085"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-348479.893810]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4080"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "4086"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "4087"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "4088"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 650, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "4089"
		  Ports			  [5, 1]
		  Position		  [1310, 34, 1370, 96]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "4090"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "4100"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "4101"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "4102"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "4103"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk10"
		    SID			    "4099"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "4104"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "4092"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "4093"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk5"
		    SID			    "4094"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "4095"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "4096"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk8"
		    SID			    "4097"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk9"
		    SID			    "4098"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "4091"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 635, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -105; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, -115; -70, 0; 0, -70; 630, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 145, 0; 0, 50]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [805, 0; 0, -185; -85, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "4072"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk13"
		  SID			  "4116"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [40, 0; 0, -165]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [560, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [560, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 60; -405, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [85, 0; 0, -25; 155, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [0, -115; -240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [75, 0; 0, -35; 640, 0; 0, 40]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 110; -80, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [40, 0; 0, 10]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [70, 0; 0, -185; 810, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [5, 0; 0, -45; -725, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk8"
		  SrcPort		  4
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    12
		    Points		    [80, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [40, 0; 0, -10]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, 50; 300, 0; 0, -80]
		  DstBlock		  "cfblk14"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 515, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 185; -560, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 100; 645, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, 35; -1200, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "3781"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductBaseCode   "SL"
	      MultithreadedSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk4"
	      SID		      "3782"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "cfblk5"
	      SID		      "3783"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      Sin
	      Name		      "cfblk6"
	      SID		      "3784"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      TimeSource	      "Use external signal"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "cfblk7"
	      SID		      "3785"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk8"
	      SID		      "3786"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Value		      "[-111112332.425825]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk9"
	      SID		      "3787"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Value		      "[786201831.238564]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "3780"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -240, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -50; 650, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 185; -1200, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -315, 0; 0, -70; -485, 0; 0, 150; -80, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [40, 0; 0, -135]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -1040, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [5, 0; 0, 50; -245, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 155, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -115; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 115; -85, 0; 0, 50]
	      DstBlock		      "cfblk14"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [0, -115; -80, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -60; -1510, 0; 0, 175; 140, 0; 0, 35]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [40, 0; 0, 35]
	      DstBlock		      "cfblk12"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk12"
	      SrcPort		      2
	      Points		      [70, 0; 0, -130; 170, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, -100; -240, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "4148"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "4149"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "4150"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk14"
	  SID			  "4151"
	  Ports			  [1, 1]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk15"
	  SID			  "4152"
	  Ports			  [1, 1]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk16"
	  SID			  "4153"
	  Ports			  [1, 1]
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk3"
	  SID			  "3057"
	  Ports			  [1, 2]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk3"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "3058"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk3"
	      SID		      "3060"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "cfblk4"
	      SID		      "3061"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      Operator		      "rSqrt"
	      AlgorithmType	      "Newton-Raphson"
	    }
	    Block {
	      BlockType		      PermuteDimensions
	      Name		      "cfblk5"
	      SID		      "3062"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "3063"
	      Ports		      [2, 2]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3064"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "3116"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "2"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk10"
		  SID			  "3073"
		  Ports			  [1, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3074"
		  Ports			  [1, 3]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3075"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk10"
		    SID			    "3084"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk11"
		    SID			    "3085"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Bias		    "[433890231.757735]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk12"
		    SID			    "3086"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk13"
		    SID			    "3087"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3090"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "3091"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "3077"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3078"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "3079"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3080"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk7"
		    SID			    "3081"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3082"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "3083"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3076"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3088"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3089"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -885, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -1520, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    2
		    Points		    [0, 20; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 155, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3092"
		  Ports			  [2, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3093"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3103"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk10"
		    SID			    "3102"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Operator		    "log"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "3104"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "3105"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "3106"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "3095"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3096"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "3097"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk6"
		    SID			    "3098"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3099"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "3100"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "3101"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3094"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -20; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk9"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [0, 20; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    19
		    Points		    [0, 100; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [715, 0; 0, -165]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [715, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "3107"
		  Ports			  [2, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3108"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "3113"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3110"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3111"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3112"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3109"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "3114"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    8
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk14"
		  SID			  "3115"
		  Ports			  [1, 2]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk17"
		  SID			  "3118"
		  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk17"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3119"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3132"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3133"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3120"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk10"
		    SID			    "3129"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk11"
		    SID			    "3130"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3131"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[948433215.299102]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3135"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3122"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "3123"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3124"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3125"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3126"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "3127"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk9"
		    SID			    "3128"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3121"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3134"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 155, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk18"
		  SID			  "3136"
		  Ports			  [2, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk18"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3137"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3145"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3138"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3140"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk4"
		    SID			    "3141"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "3142"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "3143"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[344346275.164232]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3144"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[517578913.414341]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3139"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3146"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3147"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "3148"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "3149"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk23"
		  SID			  "3150"
		  Ports			  [1, 1]
		  Position		  [350, 330, 410, 390]
		  ZOrder		  21
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk24"
		  SID			  "3151"
		  Ports			  [1, 1]
		  Position		  [510, 330, 570, 390]
		  ZOrder		  22
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "3066"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller (2DOF)"
		  SourceType		  "PID 2dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  b			  1
		  c			  1
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bOutMin		  []
		  bOutMax		  []
		  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cOutMin		  []
		  cOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  bParamMin		  []
		  bParamMax		  []
		  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  cParamMin		  []
		  cParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1OutMin		  []
		  Sum1OutMax		  []
		  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2OutMin		  []
		  Sum2OutMax		  []
		  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3OutMin		  []
		  Sum3OutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  bVariant		  InternalParameters
		  cVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk4"
		  SID			  "3067"
		  Ports			  [1, 2]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk5"
		  SID			  "3068"
		  Ports			  [1, 2]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk6"
		  SID			  "3069"
		  Ports			  [1, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Rounding
		  Name			  "cfblk7"
		  SID			  "3070"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "3071"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "cfblk9"
		  SID			  "3072"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3065"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk16"
		  SID			  "3117"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 115; 475, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -115; 155, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, -20; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -30; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 110; -155, 0; 0, 75; -245, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [40, 0; 0, 135]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk4"
		  SrcPort		  2
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 310, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -565, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk17"
		  SrcPort		  2
		  Points		  [0, 20; -1040, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -95; 805, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, -115; 1285, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 95; -1205, 0; 0, 55]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [90, 0; 0, -30]
		  DstBlock		  "cfblk17"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk14"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 515, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -115; -1040, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -405, 0]
		  DstBlock		  "cfblk21"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [0, 100; -240, 0]
		  DstBlock		  "cfblk22"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [715, 0; 0, -150]
		  DstBlock		  "cfblk17"
		  DstPort		  2
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 280; -405, 0]
		  DstBlock		  "cfblk23"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk23"
		  SrcPort		  1
		  Points		  [0, 5; 710, 0; 0, -165; 10, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk11"
		  SrcPort		  3
		  Points		  [75, 0; 0, 95; 325, 0]
		  DstBlock		  "cfblk24"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk24"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "3152"
	      Ports		      [3, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3153"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "3223"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "3224"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3162"
		  Ports			  [2, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3163"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3170"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "3165"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "3166"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3167"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3168"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk7"
		    SID			    "3169"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3164"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [70, 0; 0, -45; 810, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3171"
		  Ports			  [3, 3]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3172"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3184"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3185"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk10"
		    SID			    "3181"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3182"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-900107578.130401]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3183"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[965597845.619922]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "3188"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3174"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3175"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "3176"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "3177"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3178"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "--"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3179"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk9"
		    SID			    "3180"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Operator		    "hermitian"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3173"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3186"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "3187"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 635, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 40; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -110; 950, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [125, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3189"
		  Ports			  [6, 3]
		  Position		  [190, 184, 250, 246]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3190"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3198"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3199"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3200"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3201"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3202"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3192"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3193"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "3194"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3195"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "3196"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "3197"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[735354452.713571]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3191"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3203"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3204"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "3205"
		  Ports			  [7, 3]
		  Position		  [350, 184, 410, 246]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3206"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3215"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3216"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3217"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3218"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3219"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3220"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "7"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "3208"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3209"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk5"
		    SID			    "3210"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "3211"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3212"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-757449746.701564]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "3213"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-239042746.770655]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3214"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[819016904.954744]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3207"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "3221"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "3222"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3225"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3226"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3227"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3228"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3229"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "3230"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "3231"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "cfblk3"
		  SID			  "3155"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  Poles			  "[0 0.5]"
		  Gain			  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "3156"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller (2DOF)"
		  SourceType		  "PID 2dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  b			  1
		  c			  1
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bOutMin		  []
		  bOutMax		  []
		  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cOutMin		  []
		  cOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  bParamMin		  []
		  bParamMax		  []
		  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  cParamMin		  []
		  cParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1OutMin		  []
		  Sum1OutMax		  []
		  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2OutMin		  []
		  Sum2OutMax		  []
		  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3OutMin		  []
		  Sum3OutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  bVariant		  InternalParameters
		  cVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "3157"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Gain
		  Name			  "cfblk6"
		  SID			  "3158"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Gain			  "[777209506.555363]"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk7"
		  SID			  "3159"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Squeeze
		  Name			  "cfblk8"
		  SID			  "3160"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk9"
		  SID			  "3161"
		  Ports			  [2, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Operator		  "pow"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3154"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [40, 0; 0, -150]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -165; 635, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [40, 0; 0, -150]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [0, 115; -565, 0; 0, 35]
		    DstBlock		    "cfblk12"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -45; -1360, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [90, 0; 0, -120; 470, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 805, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk13"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    32
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    40
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    42
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, 195; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, 115; -1205, 0; 0, 55]
		    DstBlock		    "cfblk12"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [0, 115; -1205, 0; 0, 65]
		    DstBlock		    "cfblk12"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 965, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    18
		    Points		    [720, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    7
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [0, -35; -565, 0; 0, 25]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 35]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, 45; -725, 0; 0, -20]
		  DstBlock		  "cfblk13"
		  DstPort		  6
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [75, 0; 0, -20; 805, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, 45; -1200, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [75, 0; 0, -40; 965, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1045, 0; 0, 30]
		  DstBlock		  "cfblk13"
		  DstPort		  3
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "cfblk12"
		  SrcPort		  3
		  Points		  [75, 0; 0, 20; 1125, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -35; -1205, 0; 0, 40]
		  DstBlock		  "cfblk13"
		  DstPort		  4
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "cfblk11"
		  SrcPort		  3
		  Points		  [0, 95; -80, 0]
		  DstBlock		  "cfblk21"
		  DstPort		  1
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [235, 0; 0, -135]
		  DstBlock		  "cfblk13"
		  DstPort		  5
		}
		Line {
		  ZOrder		  52
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 120; -155, 0; 0, 145; -85, 0]
		  DstBlock		  "cfblk22"
		  DstPort		  1
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [75, 0; 0, -175]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "3233"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "3059"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk8"
	      SID		      "3232"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, -35; 475, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			12
		Points			[75, 0; 0, -35; 800, 0; 0, 35]
		DstBlock		"cfblk7"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -880, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			4
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			10
		Points			[75, 0; 0, -35; 485, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [85, 0; 0, -20; 155, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[75, 0; 0, 35; 325, 0]
		DstBlock		"cfblk7"
		DstPort			3
	      }
	      Branch {
		ZOrder			17
		Points			[75, 0; 0, -35; 645, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      2
	      Points		      [0, 20; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk4"
	  SID			  "3234"
	  Ports			  [3, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk4"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "3235"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk8"
	      SID		      "3382"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk9"
	      SID		      "3383"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "3"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk3"
	      SID		      "3237"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	    }
	    Block {
	      BlockType		      Signum
	      Name		      "cfblk4"
	      SID		      "3238"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk5"
	      SID		      "3239"
	      Ports		      [3, 2]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk5"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3240"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "3321"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  14
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk16"
		  SID			  "3322"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  15
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3260"
		  Ports			  [2, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3261"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3267"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3263"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3264"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk5"
		    SID			    "3265"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk6"
		    SID			    "3266"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "3269"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3262"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "3268"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -30; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    11
		    Points		    [0, 20; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [90, 0; 0, 20; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3270"
		  Ports			  [1, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3271"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "3273"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk4"
		    SID			    "3274"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk5"
		    SID			    "3275"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "3276"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "3278"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3272"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "3277"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3279"
		  Ports			  [2, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3280"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3293"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk10"
		    SID			    "3289"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "3290"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk12"
		    SID			    "3291"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "3292"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-764093791.627468]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "3282"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "3283"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3284"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3285"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3286"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "3287"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk9"
		    SID			    "3288"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3281"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 100; -1205, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "3294"
		  Ports			  [2, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3295"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3306"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk10"
		    SID			    "3304"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk11"
		    SID			    "3305"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "3308"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3297"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3298"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3299"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk6"
		    SID			    "3300"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "3301"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk8"
		    SID			    "3302"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk9"
		    SID			    "3303"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3296"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3307"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [5, 0; 0, 130; -1045, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 315, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 185; -880, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "3309"
		  Ports			  [4, 2]
		  Position		  [510, 182, 570, 243]
		  ZOrder		  13
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3310"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "3315"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3316"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3317"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "3319"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "3320"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3312"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "3313"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "3314"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    Value		    "[958832583.308609]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3311"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "3318"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [90, 0; 0, -30; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -55; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    Points		    [0, 100; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3324"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3325"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "3326"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "3242"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Abs
		  Name			  "cfblk4"
		  SID			  "3243"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  3
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "cfblk5"
		  SID			  "3244"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  4
		  Bias			  "[-23136544.992466]"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Rounding
		  Name			  "cfblk6"
		  SID			  "3245"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "3246"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  6
		  Value			  "[-404963619.104931]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "3247"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  7
		  Value			  "[-767744687.153050]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3248"
		  Ports			  [2, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3249"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3257"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "3251"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "3252"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk5"
		    SID			    "3253"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "3254"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "3255"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3256"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3250"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "3258"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "3259"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -155, 0; 0, -70; -715, 0; 0, 40; -10, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3241"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk17"
		  SID			  "3323"
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  16
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -115; -560, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 190; -720, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -15; -1040, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, 115; 315, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -100; -80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 1290, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 150, 0; 0, 30]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -880, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [75, 0; 0, -130; 165, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, 115; -1050, 0; 0, 50]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 150, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -245, 0; 0, 45]
		  DstBlock		  "cfblk14"
		  DstPort		  3
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 185; -1360, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, 50; 325, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  4
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, 40; -720, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [90, 0; 0, -25; 470, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk14"
		  SrcPort		  2
		  Points		  [90, 0; 0, 15; 630, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, 25; 1285, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -115; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "3327"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3328"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "3348"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "3349"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "3330"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk4"
		  SID			  "3331"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk5"
		  SID			  "3332"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "3333"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Squeeze
		  Name			  "cfblk7"
		  SID			  "3334"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk8"
		  SID			  "3335"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  9
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3336"
		  Ports			  [2, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3337"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3346"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk3"
		    SID			    "3339"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3340"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3341"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "3342"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3343"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "3344"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-688378873.436926]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3345"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-158448063.671025]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3338"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "3347"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3329"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 635, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 35; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -30; -1200, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 35; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [1200, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "3350"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3351"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "3353"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk4"
		  SID			  "3354"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  IconShape		  "rectangular"
		  Inputs		  "-+"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "3355"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[-240863983.187340]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "3356"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-43236932.592181]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3357"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3358"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "3363"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3364"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk3"
		    SID			    "3360"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "3361"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk5"
		    SID			    "3362"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3359"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "3365"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "3366"
		  Ports			  [4, 2]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3367"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3377"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3378"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3379"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3376"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Value		    "[716321816.345700]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3369"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3370"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk5"
		    SID			    "3371"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    Gain		    "[280610736.923331]"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk6"
		    SID			    "3372"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    Bias		    "[498572950.599508]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3373"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3374"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk9"
		    SID			    "3375"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3368"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3380"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [40, 0; 0, -165]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [70, 0; 0, -195; 810, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -55; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "3381"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3352"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -25; -1040, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [0, 25; -720, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -565, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 800, 0; 0, 35]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 645, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [90, 0; 0, -35; 630, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "3236"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 635, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -20; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk5"
	      SrcPort		      2
	      Points		      [90, 0; 0, 20; 150, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk5"
	  SID			  "3384"
	  Ports			  [1, 2]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  IfExpression		  "u1 >= 0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk9"
	  SID			  "3388"
	  Ports			  [2, 4, 0, 0, 0, 0, 0, 1]
	  Position		  [1310, 32, 1370, 93]
	  ZOrder		  7
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk9"
	    Location		    [342, 471, 840, 771]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "3389"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "3769"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "3390"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionPortLabel	      "if(u1 >= 0)"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "3629"
	      Ports		      [1, 3]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3630"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "3657"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk3"
		  SID			  "3632"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "cfblk4"
		  SID			  "3633"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Poles			  "[0 0.5]"
		  Gain			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk5"
		  SID			  "3634"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk6"
		  SID			  "3635"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3636"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3637"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3651"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "3652"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk10"
		    SID			    "3646"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk11"
		    SID			    "3647"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3648"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[379746820.449787]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "3649"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-499278842.469886]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "3650"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[-922701883.735368]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "3654"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3639"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "3640"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3641"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk6"
		    SID			    "3642"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk7"
		    SID			    "3643"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3644"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "3645"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Gain		    "[503727411.170051]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3638"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "3653"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 155, 0; 0, -70; 155, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 795, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -105; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -115; -85, 0; 0, -50]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3631"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk8"
		  SID			  "3655"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk9"
		  SID			  "3656"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [40, 0; 0, -20]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 150, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [85, 0; 0, 45; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "3658"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3659"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk10"
		  SID			  "3668"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Value			  "[565341805.123740]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk11"
		  SID			  "3669"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Value			  "[-892502975.012828]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "3670"
		  Ports			  [2, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3671"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3683"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3680"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Value		    "[-730946718.779302]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3681"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Value		    "[-284585767.132850]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3682"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Value		    "[189423820.750434]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "3685"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3673"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3674"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk5"
		    SID			    "3675"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "3676"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3677"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk8"
		    SID			    "3678"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk9"
		    SID			    "3679"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3672"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3684"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 145, 0; 0, 50]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "3686"
		  Ports			  [3, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3687"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3697"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3698"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3696"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Value		    "[871590420.244609]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "3699"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "3700"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3689"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3690"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "3691"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "3692"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3693"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "3694"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3695"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Value		    "[650162575.833738]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3688"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -110; 790, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [605, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -245, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 50; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -85, 0; 0, -50]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [75, 0; 0, -165]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "3701"
		  Ports			  [2, 2]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3702"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3714"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "3711"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk11"
		    SID			    "3712"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Function		    "max"
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "3713"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Value		    "[-891205206.904571]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "3716"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3717"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3704"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk4"
		    SID			    "3705"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3706"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "3707"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3708"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3709"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "3710"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3703"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3715"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -20; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    11
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    Points		    [75, 0; 0, 100; 165, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "3718"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3719"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3720"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3721"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "3661"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller (2DOF)"
		  SourceType		  "PID 2dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  b			  1
		  c			  1
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bOutMin		  []
		  bOutMax		  []
		  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cOutMin		  []
		  cOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  bParamMin		  []
		  bParamMax		  []
		  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  cParamMin		  []
		  cParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1OutMin		  []
		  Sum1OutMax		  []
		  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2OutMin		  []
		  Sum2OutMax		  []
		  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3OutMin		  []
		  Sum3OutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  bVariant		  InternalParameters
		  cVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "3662"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "3663"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk6"
		  SID			  "3664"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk7"
		  SID			  "3665"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk8"
		  SID			  "3666"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Bias
		  Name			  "cfblk9"
		  SID			  "3667"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Bias			  "[-373268650.873664]"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3660"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -560, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -100; 155, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 115; -85, 0; 0, 55]
		    DstBlock		    "cfblk13"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [85, 0; 0, -130; 955, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 485, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 115; -1040, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 45; -560, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -115; -560, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -115; -725, 0; 0, -50]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk14"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 470, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 35]
		  DstBlock		  "cfblk13"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "3722"
	      Ports		      [3, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3723"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "3766"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "3767"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "3"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "3768"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteZeroPole
		  Name			  "cfblk3"
		  SID			  "3725"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  Poles			  "[0 0.5]"
		  Gain			  "1"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk4"
		  SID			  "3726"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "3727"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[-14209203.673404]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "3728"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-103839931.944801]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3729"
		  Ports			  [4, 2]
		  Position		  [990, 32, 1050, 93]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3730"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3741"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3742"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3743"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3739"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-879025069.384953]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3740"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-823184281.206669]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3732"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "3733"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "3734"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "3735"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "3736"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk8"
		    SID			    "3737"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3738"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[93844782.981925]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3731"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3744"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [40, 0; 0, -165]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -55; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "3745"
		  Ports			  [3, 3]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3746"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3754"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3755"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3748"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3749"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk5"
		    SID			    "3750"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "hypot"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk6"
		    SID			    "3751"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "3752"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "3753"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[754500222.826339]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3747"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "3756"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "3757"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1520, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 465, 0; 0, 70; 330, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3758"
		  Ports			  [1, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3759"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3761"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3762"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "3763"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3760"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk6"
		    SID			    "3764"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk7"
		    SID			    "3765"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3724"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -15; -240, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [90, 0; 0, -35; 460, 0; 0, 35]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [40, 0; 0, -20]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [5, 0; 0, 60; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 40; -560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 40; -245, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  4
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 1215, 0; 0, 80; -85, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -25; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [880, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "3773"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "3774"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk19"
	      SID		      "3775"
	      Ports		      [1, 1]
	      Position		      [1310, 180, 1370, 240]
	      ZOrder		      17
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk20"
	      SID		      "3776"
	      Ports		      [1, 1]
	      Position		      [1470, 180, 1530, 240]
	      ZOrder		      18
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk3"
	      SID		      "3392"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "cfblk4"
	      SID		      "3393"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      Operator		      "log"
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "cfblk5"
	      SID		      "3394"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "3395"
	      Ports		      [4, 2]
	      Position		      [830, 32, 890, 93]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3396"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "3440"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  13
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "3441"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  14
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "3442"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  15
		  Port			  "4"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3415"
		  Ports			  [3, 4]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3416"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "3421"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3422"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3418"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk4"
		    SID			    "3419"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "3420"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[-473452791.392092]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3417"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "3423"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "3424"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "3425"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -230, 0; 0, 40; -10, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "3426"
		  Ports			  [1, 3]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3427"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3436"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-105570622.571602]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3437"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-250447980.968859]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "3429"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "3430"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3431"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk6"
		    SID			    "3432"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3433"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "--"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "3434"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "3435"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[984075221.327709]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3428"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "3438"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3439"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -45; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3444"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3445"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3446"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  19
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "3398"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "3399"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  5
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "3400"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  6
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "3401"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  7
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		  SourceType		  "MinMax Running Resettable"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Function		  min
		  vinit			  0.0
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk7"
		  SID			  "3402"
		  Ports			  [2, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  8
		  IconShape		  "rectangular"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "3403"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  9
		  Value			  "[-876130731.331214]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3404"
		  Ports			  [3, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3405"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "3411"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3412"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "3414"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "3407"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3408"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3409"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "3410"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3406"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "3413"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3397"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "3443"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  16
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, 55; 470, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -1200, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 100; -720, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 950, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 325, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [90, 0; 0, -115; 1270, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 630, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk11"
		  SrcPort		  3
		  Points		  [90, 0; 0, -135; 1110, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 640, 0; 0, 35]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [75, 0; 0, -115; 165, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -15; -245, 0; 0, 55]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 45; -565, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -115; -565, 0; 0, -50]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [5, 0; 0, 105; -405, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -115; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "3447"
	      Ports		      [4, 2]
	      Position		      [990, 32, 1050, 93]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3448"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "3471"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "3472"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "3473"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "4"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "3450"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "3451"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		  SourceType		  "MinMax Running Resettable"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Function		  min
		  vinit			  0.0
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk5"
		  SID			  "3452"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  IconShape		  "rectangular"
		  Inputs		  "--"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "3453"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[84156331.959792]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3454"
		  Ports			  [5, 4]
		  Position		  [990, 34, 1050, 96]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3455"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3463"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3464"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3465"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3466"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3470"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3457"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "3458"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "3459"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk6"
		    SID			    "3460"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "3461"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "3462"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[507619840.523756]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3456"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3467"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3468"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3469"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, 165]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    Points		    [0, 100; -80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 185; -880, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3449"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk11"
		  SID			  "3474"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 115; -560, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -45; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [85, 0; 0, 35; 320, 0; 0, -70; 145, 0; 0, 50]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    15
		    Points		    [0, 45; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 150, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [40, 0; 0, -15]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -565, 0; 0, 50]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk8"
	      SID		      "3475"
	      Ports		      [3, 2]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk8"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3476"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "3512"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "3513"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3502"
		  Ports			  [2, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3503"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3510"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3505"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "3506"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk5"
		    SID			    "3507"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk6"
		    SID			    "3508"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3509"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[757479884.631652]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3504"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -20; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk11"
		  SID			  "3511"
		  Ports			  [1, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "3515"
		  Ports			  [3, 1, 0, 0, 0, 0, 0, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3516"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3527"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3528"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3517"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3526"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-997396927.182220]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3519"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3520"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk5"
		    SID			    "3521"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk6"
		    SID			    "3522"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3523"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "3524"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk9"
		    SID			    "3525"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3518"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 40; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -100; 835, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -20; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk16"
		  SID			  "3529"
		  Ports			  [3, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk16"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3530"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3542"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "3543"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "3531"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk10"
		    SID			    "3540"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk11"
		    SID			    "3541"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3546"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "3533"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "3534"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3535"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk6"
		    SID			    "3536"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3537"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "3538"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "3539"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3532"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3544"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "3545"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -50; 650, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 45]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -110; 790, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk9"
		    SrcPort		    2
		    Points		    [0, 100; -880, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 130; -565, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3547"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "3548"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "3549"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk3"
		  SID			  "3478"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk4"
		  SID			  "3479"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Assignment
		  Name			  "cfblk5"
		  SID			  "3480"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  DiagnosticForDimensions "Warning"
		  IndexOptions		  "Index vector (dialog)"
		  Indices		  "1"
		  OutputSizes		  "1"
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk6"
		  SID			  "3481"
		  Ports			  [1, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk7"
		  SID			  "3482"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "3483"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3484"
		  Ports			  [2, 3]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3485"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3499"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk10"
		    SID			    "3494"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk11"
		    SID			    "3495"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk12"
		    SID			    "3496"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "3497"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-968651186.431353]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "3498"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[-485213911.618594]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "3487"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3488"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "3489"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk6"
		    SID			    "3490"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "3491"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "3492"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk9"
		    SID			    "3493"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3486"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "3500"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "3501"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 185; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -475, 0; 0, 150; -245, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, 150]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3477"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "3514"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -15; -560, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [75, 0; 0, 110; 320, 0; 0, 60]
		    DstBlock		    "cfblk16"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [90, 0; 0, -20; 470, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [5, 0; 0, -35; -725, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 315, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [40, 0; 0, -5]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 20; -315, 0; 0, -70; -405, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 40; 400, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [75, 0; 0, -115; 165, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk16"
		  SrcPort		  2
		  Points		  [5, 0; 0, -40; -245, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, 110; 645, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, 110; 640, 0; 0, 40]
		    DstBlock		    "cfblk16"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk16"
		  SrcPort		  3
		  Points		  [400, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -30]
		  DstBlock		  "cfblk15"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [90, 0; 0, -65; 675, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 115; -560, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  3
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, 35; -565, 0; 0, -35]
		  DstBlock		  "cfblk15"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 165, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, 45; -1360, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk9"
	      SID		      "3550"
	      Ports		      [4, 1]
	      Position		      [1310, 32, 1370, 93]
	      ZOrder		      7
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk9"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "3551"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "3622"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "3623"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "3624"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "4"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "3602"
		  Ports			  [3, 3]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3603"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "3616"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "3617"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk10"
		    SID			    "3612"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk11"
		    SID			    "3613"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk12"
		    SID			    "3614"
		    Ports		    [1, 2]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk13"
		    SID			    "3615"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "3620"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    19
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk19"
		    SID			    "3621"
		    Ports		    [1, 1]
		    Position		    [1310, 180, 1370, 240]
		    ZOrder		    20
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "3605"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "3606"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3607"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk6"
		    SID			    "3608"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3609"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk8"
		    SID			    "3610"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk9"
		    SID			    "3611"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3604"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "3618"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    17
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "3619"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    18
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 315, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 105; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk12"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    10
		    Points		    [90, 0; 0, 20; 470, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -130; 1125, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1520, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    12
		    Points		    [75, 0; 0, -115; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    20
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    15
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    22
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 790, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, -115; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [75, 0; 0, 150]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "cfblk19"
		    SrcPort		    1
		    Points		    [0, -115; -1045, 0; 0, -50]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "3625"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "3626"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "3627"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "3628"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "3553"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "3554"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "3555"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "3556"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-621825807.541395]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "3557"
		  Ports			  [5, 2]
		  Position		  [990, 34, 1050, 96]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3558"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "3565"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "3566"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "3567"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3568"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "5"
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk3"
		    SID			    "3560"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "3561"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "3562"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "3563"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "3564"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-515483931.000499]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3559"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "3569"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "3570"
		  Ports			  [2, 3]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3571"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3582"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk10"
		    SID			    "3580"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "3581"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-679052526.461035]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "3585"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "3586"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "3587"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "3573"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "3574"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "3575"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk6"
		    SID			    "3576"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "3577"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk8"
		    SID			    "3578"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk9"
		    SID			    "3579"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3572"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "3583"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "3584"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -35; 200, 0; 0, 185]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    22
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    2
		    Points		    [90, 0; 0, 20; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 645, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [5, 0; 0, 130; -245, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -245, 0; 0, -50]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "3588"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "3589"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "3599"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "3600"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "3598"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-993519398.278277]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "3601"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "3591"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "3592"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "3593"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk6"
		    SID			    "3594"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Gain		    "[224442605.953087]"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk7"
		    SID			    "3595"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "3596"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "3597"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "3590"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -315, 0; 0, -80; -725, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [880, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "3552"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [880, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -45; 795, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -105; 1110, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 485, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -15; -1040, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [5, 0; 0, -35; -565, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 1110, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [85, 0; 0, 15; 155, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [40, 0; 0, -5]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 55; -245, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [40, 0; 0, -5]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [395, 0; 0, -155]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [235, 0; 0, -145]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 115; -725, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [75, 0; 0, -135]
		  DstBlock		  "cfblk7"
		  DstPort		  4
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 95; -560, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -105; -80, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "3391"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk14"
	      SID		      "3770"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "3771"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "3772"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "4"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -15; -1040, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[0, 35; -400, 0]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	      Branch {
		ZOrder			27
		Points			[75, 0; 0, 40; 645, 0]
		DstBlock		"cfblk9"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [5, 0; 0, 115; -725, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk10"
	      SrcPort		      3
	      Points		      [0, 85; -1360, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [5, 0; 0, 125; -565, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			7
		Points			[0, -50; -400, 0]
		DstBlock		"cfblk11"
		DstPort			1
	      }
	      Branch {
		ZOrder			25
		Points			[75, 0; 0, -35; 645, 0]
		DstBlock		"cfblk8"
		DstPort			1
	      }
	      Branch {
		ZOrder			28
		Points			[0, 115; -245, 0; 0, 55]
		DstBlock		"cfblk12"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [75, 0; 0, -110; 485, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			9
		Points			[75, 0; 0, 35; 485, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			33
		Points			[75, 0; 0, 35; 645, 0]
		DstBlock		"cfblk6"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, 35; 310, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, 40; 155, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk7"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[85, 0; 0, 15; 155, 0]
		DstBlock		"cfblk9"
		DstPort			2
	      }
	      Branch {
		ZOrder			20
		Points			[85, 0; 0, 20; 315, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			21
		Points			[0, 95; -885, 0; 0, 35]
		DstBlock		"cfblk12"
		DstPort			2
	      }
	      Branch {
		ZOrder			29
		Points			[40, 0; 0, -20]
		DstBlock		"cfblk8"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk6"
	      SrcPort		      2
	      Points		      [0, 20; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			18
		Points			[0, -40; -560, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			23
		Points			[0, -40; -565, 0; 0, 30]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			30
		Points			[0, 35; -560, 0]
		DstBlock		"cfblk6"
		DstPort			3
	      }
	      Branch {
		ZOrder			31
		Points			[0, 35; -240, 0]
		DstBlock		"cfblk8"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [75, 0; 0, 160]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [0, -110; -85, 0; 0, -45]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [65, 0; 0, 45; 975, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [75, 0; 0, -140]
	      DstBlock		      "cfblk9"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [75, 0; 0, 165]
	      DstBlock		      "cfblk19"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      39
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -110; -85, 0; 0, -60]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      40
	      SrcBlock		      "cfblk8"
	      SrcPort		      2
	      Points		      [75, 0; 0, 100; 165, 0]
	      DstBlock		      "cfblk20"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      41
	      SrcBlock		      "cfblk20"
	      SrcPort		      1
	      Points		      [0, -110; -560, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "3056"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk7"
	  SID			  "3386"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "3387"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    28
	    Points		    [0, 35; -1200, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    30
	    Points		    [0, 110; -1040, 0]
	    DstBlock		    "cfblk14"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    17
	    Points		    [75, 0; 0, 35; 645, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    19
	    Points		    [75, 0; 0, 40; 485, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    4
	  }
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -20; -240, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 325, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "cfblk9"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    34
	    Points		    [40, 0; 0, -15]
	    DstBlock		    "cfblk10"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    36
	    Points		    [0, 90; -560, 0]
	    DstBlock		    "cfblk16"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk9"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "cfblk5"
	  SrcPort		  2
	  Points		  [90, 0; 0, -65; 675, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk9"
	  SrcPort		  2
	  Points		  [5, 0; 0, 120; -1365, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [5, 0; 0, 130; -245, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [1195, 0; 0, -170]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "cfblk3"
	  SrcPort		  2
	  Points		  [0, 100; -80, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [1035, 0; 0, -155]
	  DstBlock		  "cfblk10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [715, 0; 0, -160]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "cfblk9"
	  SrcPort		  3
	  Points		  [5, 0; 0, 105; -725, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, -115; -245, 0; 0, -35]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -115; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk13"
      SID		      "4154"
      Ports		      [1, 1]
      Position		      [350, 180, 410, 240]
      ZOrder		      13
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk14"
      SID		      "4155"
      Ports		      [1, 1]
      Position		      [510, 180, 570, 240]
      ZOrder		      14
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk15"
      SID		      "4156"
      Ports		      [1, 1]
      Position		      [670, 180, 730, 240]
      ZOrder		      15
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk16"
      SID		      "4157"
      Ports		      [1, 1]
      Position		      [830, 180, 890, 240]
      ZOrder		      16
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk17"
      SID		      "4158"
      Ports		      [1, 1]
      Position		      [990, 180, 1050, 240]
      ZOrder		      17
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk18"
      SID		      "4159"
      Ports		      [1, 1]
      Position		      [1150, 180, 1210, 240]
      ZOrder		      18
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk19"
      SID		      "4160"
      Ports		      [1, 1]
      Position		      [1310, 180, 1370, 240]
      ZOrder		      19
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DotProduct
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      MinMax
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [2, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Inputs		      "2"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      Inputs		      "*"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      PulseType		      "Time based"
      Amplitude		      "[455871676.605485]"
      Period		      "[47323038.376690]"
      PulseWidth	      "5"
      PhaseDelay	      "[3.000000]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [3, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk16"
	  SID			  "645"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk17"
	  SID			  "646"
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  Port			  "3"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk10"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Operator		  "magnitude^2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk11"
	  SID			  "19"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Value			  "[-873408280.559602]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk12"
	  SID			  "20"
	  Ports			  [1, 2]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk12"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "21"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk10"
	      SID		      "48"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "23"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Squeeze
	      Name		      "cfblk4"
	      SID		      "24"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      Polyval
	      Name		      "cfblk5"
	      SID		      "25"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      Coefs		      "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, "
	      "-8.087801117e+001 ]"
	    }
	    Block {
	      BlockType		      Reshape
	      Name		      "cfblk6"
	      SID		      "26"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "27"
	      Ports		      [4, 1]
	      Position		      [990, 32, 1050, 93]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "28"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "43"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "44"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "45"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "4"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "30"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk4"
		  SID			  "31"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk5"
		  SID			  "32"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Operator		  "rSqrt"
		  AlgorithmType		  "Newton-Raphson"
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk6"
		  SID			  "33"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "34"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Value			  "[589482044.986522]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "35"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "36"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "42"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "38"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk4"
		    SID			    "39"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk5"
		    SID			    "40"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "41"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[948405433.860328]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "37"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -45; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "29"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -45; 955, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "47"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "22"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk8"
	      SID		      "46"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, -35; 795, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			9
		Points			[85, 0; 0, 35; 795, 0]
		DstBlock		"cfblk7"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			20
		Points			[85, 0; 0, -35; 315, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			22
		Points			[75, 0; 0, -35; 965, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			5
		Points			[0, -40; -560, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			15
		Points			[0, -40; -400, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [85, 0; 0, 40; 155, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			16
		Points			[0, -35; -400, 0]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	      Branch {
		ZOrder			18
		Points			[75, 0; 0, -35; 645, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -405, 0; 0, 30]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 40; -560, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk13"
	  SID			  "49"
	  Ports			  [1, 2]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk13"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "50"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "94"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "95"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "119"
		  Ports			  [1, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "120"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "122"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "123"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "124"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "125"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "126"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[659574465.539728]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "127"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[704030928.131771]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "121"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "128"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "129"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "130"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "132"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk4"
		    SID			    "133"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk5"
		    SID			    "134"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk6"
		    SID			    "135"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk7"
		    SID			    "136"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Bias		    "[-512394213.297982]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "137"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "138"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "131"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "139"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "97"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "98"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "99"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  5
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Abs
		  Name			  "cfblk6"
		  SID			  "100"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  6
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk7"
		  SID			  "101"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  7
		  Operator		  "rSqrt"
		  AlgorithmType		  "Newton-Raphson"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "102"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  8
		  Value			  "[62611840.247501]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "103"
		  Ports			  [4, 2]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "104"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "115"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "116"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "117"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "113"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[587909817.685729]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "114"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-275304588.491590]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "106"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "107"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "108"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "109"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-240577743.378717]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "110"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[462845307.097984]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "111"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-376736227.380414]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "112"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-647125357.444543]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "105"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "118"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -45; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "96"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [40, 0; 0, 10]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 45; -560, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [70, 0; 0, -45; 1130, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 70; -1205, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 485, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 20; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 25; -560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -155]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "141"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      12
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "52"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "53"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk5"
	      SID		      "54"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      5
	      HasFrameUpgradeWarning  on
	    }
	    Block {
	      BlockType		      DotProduct
	      Name		      "cfblk6"
	      SID		      "55"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      6
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "cfblk7"
	      SID		      "56"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      7
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk8"
	      SID		      "57"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      8
	      Value		      "[540571702.115221]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk9"
	      SID		      "58"
	      Ports		      [1, 2]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      9
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk9"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "59"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "91"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "92"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "93"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Assignment
		  Name			  "cfblk3"
		  SID			  "61"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  DiagnosticForDimensions "Warning"
		  IndexOptions		  "Index vector (dialog)"
		  Indices		  "1"
		  OutputSizes		  "1"
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk4"
		  SID			  "62"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "63"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[904909319.573009]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "64"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[522486087.102762]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "65"
		  Ports			  [3, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "66"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "74"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "75"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "77"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "68"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "69"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "70"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk6"
		    SID			    "71"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk7"
		    SID			    "72"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "73"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[618218661.443048]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "67"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "76"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 45; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "78"
		  Ports			  [3, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "79"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "88"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "89"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk3"
		    SID			    "81"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk4"
		    SID			    "82"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk5"
		    SID			    "83"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Gain		    "[-530522058.128051]"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk6"
		    SID			    "84"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk7"
		    SID			    "85"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Gain		    "[-29962378.820178]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk8"
		    SID			    "86"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk9"
		    SID			    "87"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "80"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [390, 0; 0, -195; 810, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "60"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk9"
		  SID			  "90"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    24
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    16
		    Points		    [90, 0; 0, 35; 470, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [90, 0; 0, -35; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 470, 0; 0, 35]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -20; -560, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [40, 0; 0, -35]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    13
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [720, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "51"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk11"
	      SID		      "140"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      11
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -720, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 310, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 315, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -45; -1360, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 35; 495, 0; 0, -70; 145, 0; 0, 50]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -20; -720, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk9"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			11
		Points			[0, 20; -880, 0]
		DstBlock		"cfblk4"
		DstPort			2
	      }
	      Branch {
		ZOrder			13
		Points			[0, 20; -400, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 115; -240, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [235, 0; 0, -165]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk14"
	  SID			  "142"
	  Ports			  [2, 2]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk14"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "143"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "266"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      13
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk10"
	      SID		      "152"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      9
	      Value		      "[645863211.175378]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "153"
	      Ports		      [2, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "154"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "182"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "173"
		  Ports			  [4, 2]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "174"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk5"
		    SID			    "178"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "179"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "180"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "4"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "176"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "177"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "175"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "181"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "183"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "184"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "185"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "156"
		  Ports			  [2, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller (2DOF)"
		  SourceType		  "PID 2dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  b			  1
		  c			  1
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  bOutMin		  []
		  bOutMax		  []
		  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  cOutMin		  []
		  cOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  bParamMin		  []
		  bParamMax		  []
		  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  cParamMin		  []
		  cParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1OutMin		  []
		  Sum1OutMax		  []
		  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2OutMin		  []
		  Sum2OutMax		  []
		  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3OutMin		  []
		  Sum3OutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  bVariant		  InternalParameters
		  cVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "157"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk5"
		  SID			  "158"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "159"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk7"
		  SID			  "160"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Sin
		  Name			  "cfblk8"
		  SID			  "161"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  TimeSource		  "Use external signal"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "162"
		  Ports			  [2, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "163"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "170"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "172"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "165"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "166"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk5"
		    SID			    "167"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "168"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "169"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "164"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "171"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 490, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -55; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45; 490, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 55; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "155"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [1040, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, 35; 170, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -25; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 955, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 20; -1040, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 115; -560, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 100; -1040, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -155]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [880, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "186"
	      Ports		      [2, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      11
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "187"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk7"
		  SID			  "221"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "224"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "189"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk4"
		  SID			  "190"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "191"
		  Ports			  [5, 2]
		  Position		  [670, 34, 730, 96]
		  ZOrder		  3
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "192"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "201"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "202"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "203"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "204"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk3"
		    SID			    "194"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk4"
		    SID			    "195"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk5"
		    SID			    "196"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Bias		    "[224368817.028666]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk6"
		    SID			    "197"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "198"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "199"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk9"
		    SID			    "200"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "193"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "205"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "206"
		  Ports			  [5, 1]
		  Position		  [830, 34, 890, 96]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "207"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "217"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "218"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "219"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "220"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "216"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[910909875.915237]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "209"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "210"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "211"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "212"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "213"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk8"
		    SID			    "214"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "215"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[502048113.292065]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "208"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk8"
		  SID			  "222"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "223"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "188"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    27
		    Points		    [0, -40; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [90, 0; 0, 30; 470, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 55; -245, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [75, 0; 0, 45; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    23
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, -35; -405, 0; 0, 30]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [0, -35; -245, 0; 0, 40]
		    DstBlock		    "cfblk6"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    13
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [0, 45; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -405, 0; 0, 30]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 45; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  5
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 40]
		  DstBlock		  "cfblk5"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk13"
	      SID		      "225"
	      Ports		      [3, 3]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      12
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk13"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "226"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "259"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "260"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "235"
		  Ports			  [3, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "236"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "243"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "244"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "238"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "239"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "240"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "241"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "242"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "237"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "245"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 160, 0; 0, 50]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "246"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "247"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "255"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "256"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "257"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "258"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "249"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk4"
		    SID			    "250"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "251"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "252"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[756920376.887095]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "253"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[876096564.632471]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "254"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-849061834.869833]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "248"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 185; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -150]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "263"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "264"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "265"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "228"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "229"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "230"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk6"
		  SID			  "231"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Rounding
		  Name			  "cfblk7"
		  SID			  "232"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk8"
		  SID			  "233"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
		  SourceType		  "Slider Gain"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  gain			  1
		  low			  0
		  high			  2
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "234"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Value			  "[688229831.815174]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "227"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "261"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk15"
		  SID			  "262"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 40; -240, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    29
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    31
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -405, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [0, 100; -880, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [0, 20; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 115; -85, 0; 0, 60]
		  DstBlock		  "cfblk11"
		  DstPort		  4
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    DstBlock		    "cfblk10"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [90, 0; 0, -120; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [90, 0; 0, -120; 1270, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 30]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 165, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [235, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "268"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "269"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk3"
	      SID		      "145"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "146"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      b			      1
	      c			      1
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      bVariant		      InternalParameters
	      cVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk5"
	      SID		      "147"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "148"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      5
	      LibraryVersion	      "2.31"
	      SourceBlock	      "pid_lib/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      Form		      Parallel
	      TimeDomain	      "Discrete-time"
	      UseExternalTs	      off
	      SampleTime	      1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      UseFilter		      on
	      N			      100
	      b			      1
	      c			      1
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	      ZeroCross		      on
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      DifferentiatorICPrevScaledInput 0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      TrackingMode	      off
	      Kt		      1
	      LimitOutput	      off
	      SatLimitsSource	      internal
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      PParamMin		      []
	      PParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI4OutMin	      []
	      SumI4OutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	      UdiffTsProdOutMin	      []
	      UdiffTsProdOutMax	      []
	      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
	      NTsProdOutMin	      []
	      NTsProdOutMax	      []
	      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UintegralTsProdOutMin   []
	      UintegralTsProdOutMax   []
	      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	      UngainTsProdOutMin      []
	      UngainTsProdOutMax      []
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      ParallelPVariant	      InternalParameters
	      IdealPVariant	      Disabled
	      IVariant		      InternalParameters
	      DVariant		      InternalParameters
	      bVariant		      InternalParameters
	      cVariant		      InternalParameters
	      IntegratorVariant	      Discrete
	      SatVariant	      Disabled
	      AWVariant		      Passthrough
	      PCopyVariant	      Disabled
	      TRVariant		      Disabled
	      FdbkBlocksVariant	      Forward
	      IdealPFdbkVariant	      Disabled
	      SatFdbkVariant	      Disabled
	      DerivativeFilterVariant ForwardEulerFilter
	      NVariant		      InternalParameters
	      NCopyVariant	      Disabled
	      FilterICVariant	      InternalICsFilter
	      IntegratorICVariant     InternalICs
	      ExternalResetVariant    Disabled
	      TRSumVariant	      Passthrough
	      SumFdbkVariant	      Disabled
	      SumVariant	      Sum_PID
	      TsampFilterVariant      InternalTs
	      TsampNgainVariant	      Passthrough
	      TsampIntegralVariant    Passthrough
	      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	      InitialConditionSetting Auto
	    }
	    Block {
	      BlockType		      UnaryMinus
	      Name		      "cfblk7"
	      SID		      "149"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      6
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "cfblk8"
	      SID		      "150"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      7
	      Operator		      "rSqrt"
	      AlgorithmType	      "Newton-Raphson"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk9"
	      SID		      "151"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      8
	      Value		      "[608641269.799379]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "144"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "267"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      14
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, 115; 155, 0]
		DstBlock		"cfblk15"
		DstPort			1
	      }
	      Branch {
		ZOrder			18
		Points			[75, 0; 0, 35; 325, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			19
		Points			[0, 115; -85, 0; 0, 35]
		DstBlock		"cfblk13"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[70, 0; 0, 35; 170, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			21
		Points			[0, 35; -240, 0]
		DstBlock		"cfblk13"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [90, 0; 0, 65; 470, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [85, 0; 0, -185; 955, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk13"
	      SrcPort		      2
	      Points		      [5, 0; 0, -115; -245, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -45; -1360, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 115; -1360, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 485, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 115; -885, 0; 0, 50]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 115; -400, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -115; -400, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "cfblk13"
	      SrcPort		      3
	      Points		      [90, 0; 0, 15; 470, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [0, -115; -400, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk15"
	  SID			  "270"
	  Ports			  [2, 3]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk15"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "271"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "638"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      15
	      Port		      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "280"
	      Ports		      [2, 2]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      10
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "281"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "354"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "337"
		  Ports			  [6, 3]
		  Position		  [1470, 34, 1530, 96]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "338"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "347"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "348"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "349"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "350"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "351"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "340"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "341"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk5"
		    SID			    "342"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk6"
		    SID			    "343"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Bias		    "[886533026.795508]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "344"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[746214759.688838]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "345"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[874512997.448561]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "346"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-423039803.853335]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "339"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "352"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "353"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 315, 0; 0, -70; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 105; -240, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "356"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "357"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "358"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "359"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "360"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "361"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "362"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "363"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "364"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "365"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk23"
		  SID			  "366"
		  Ports			  [1, 1]
		  Position		  [350, 330, 410, 390]
		  ZOrder		  21
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk3"
		  SID			  "283"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk4"
		  SID			  "284"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk5"
		  SID			  "285"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Operator		  "rSqrt"
		  AlgorithmType		  "Newton-Raphson"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "286"
		  Ports			  [2, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "287"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "300"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk10"
		    SID			    "296"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk11"
		    SID			    "297"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk12"
		    SID			    "298"
		    Ports		    [1, 2]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "299"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[61723314.792108]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "302"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "289"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "290"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk5"
		    SID			    "291"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "292"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "293"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "294"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "295"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "288"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "301"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 185; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -100; 150, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk12"
		    SrcPort		    2
		    Points		    [90, 0; 0, -130; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [75, 0; 0, -165]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "303"
		  Ports			  [7, 2]
		  Position		  [990, 34, 1050, 96]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "304"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "310"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "311"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "312"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "313"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "314"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "315"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "7"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "306"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "307"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk5"
		    SID			    "308"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Bias		    "[687984988.009390]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "309"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[-142653030.974022]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "305"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "316"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [70, 0; 0, -110; 170, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "317"
		  Ports			  [3, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "318"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "327"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "328"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "320"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "321"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk5"
		    SID			    "322"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk6"
		    SID			    "323"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "324"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    Value		    "[-483360458.252407]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "325"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    Value		    "[-317328886.257124]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "326"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Value		    "[207339966.974092]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "319"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "329"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "330"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "335"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "336"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "332"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "333"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "334"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[-413548093.273621]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "331"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "282"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "355"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    50
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    52
		    Points		    [0, 115; -320, 0; 0, 150; -80, 0]
		    DstBlock		    "cfblk22"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    54
		    Points		    [0, 115; -155, 0; 0, 150; -85, 0]
		    DstBlock		    "cfblk23"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, 45; 635, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 70; -1045, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    24
		    Points		    [85, 0; 0, 30; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    46
		    Points		    [75, 0; 0, 100; 325, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    48
		    Points		    [75, 0; 0, 100; 485, 0]
		    DstBlock		    "cfblk20"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    40
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    42
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    44
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [85, 0; 0, 15; 155, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [85, 0; 0, 15; 315, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [75, 0; 0, -35; 160, 0; 0, 35]
		    DstBlock		    "cfblk10"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 40; -725, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [85, 0; 0, -105; 955, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    36
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    38
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [555, 0; 0, -155]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [395, 0; 0, -125]
		  DstBlock		  "cfblk7"
		  DstPort		  6
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  7
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [555, 0; 0, -160]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [395, 0; 0, -140]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  6
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [75, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -105; -565, 0; 0, -60]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  51
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [875, 0; 0, -295]
		  DstBlock		  "cfblk7"
		  DstPort		  4
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [715, 0; 0, -285]
		  DstBlock		  "cfblk7"
		  DstPort		  5
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "cfblk23"
		  SrcPort		  1
		  Points		  [715, 0; 0, -280]
		  DstBlock		  "cfblk8"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk11"
	      SID		      "367"
	      Ports		      [3, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      11
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk11"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "368"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "420"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "421"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "377"
		  Ports			  [4, 1]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "378"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "386"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "387"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "388"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "380"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk4"
		    SID			    "381"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "382"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "383"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "384"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk8"
		    SID			    "385"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Operator		    "log"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "379"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "389"
		  Ports			  [2, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "390"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "401"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "399"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-134858855.918408]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "400"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[-473655683.402997]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "403"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "392"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "393"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk5"
		    SID			    "394"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "395"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "396"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "397"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "398"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-470471458.539944]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "391"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "402"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -35; 200, 0; 0, 80; 810, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "404"
		  Ports			  [4, 1]
		  Position		  [190, 182, 250, 243]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "405"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "416"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "417"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "418"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "414"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[55044577.594001]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "415"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[812176173.027677]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "407"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "408"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "409"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk6"
		    SID			    "410"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "411"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk8"
		    SID			    "412"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "413"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "406"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -20; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 45; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk13"
		  SID			  "419"
		  Ports			  [1, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk16"
		  SID			  "422"
		  Ports			  [4, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [830, 182, 890, 243]
		  ZOrder		  14
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk16"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "423"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk5"
		    SID			    "428"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "429"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "430"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "4"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "424"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "426"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk4"
		    SID			    "427"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Value		    "[64494932.107687]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "425"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "431"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "432"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 1115, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -50; -250, 0; 0, 45; 10, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk17"
		  SID			  "433"
		  Ports			  [2, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk17"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "434"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "446"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "435"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "444"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk11"
		    SID			    "445"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "449"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "450"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "437"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "438"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "439"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "440"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk7"
		    SID			    "441"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "442"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk9"
		    SID			    "443"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Operator		    "hypot"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "436"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "447"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "448"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    27
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    29
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 105; -1370, 0; 0, 60]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, 35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    20
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    23
		    Points		    [90, 0; 0, -115; 950, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    25
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    30
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "451"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "452"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "453"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "454"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "455"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk23"
		  SID			  "456"
		  Ports			  [1, 1]
		  Position		  [350, 330, 410, 390]
		  ZOrder		  21
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk24"
		  SID			  "457"
		  Ports			  [1, 1]
		  Position		  [510, 330, 570, 390]
		  ZOrder		  22
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "370"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  DiscreteIntegrator
		  Name			  "cfblk4"
		  SID			  "371"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InitialConditionSetting "Auto"
		  ICPrevOutput		  "DiscIntNeverNeededParam"
		  ICPrevScaledInput	  "DiscIntNeverNeededParam"
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk5"
		  SID			  "372"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk6"
		  SID			  "373"
		  Ports			  [1, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk7"
		  SID			  "374"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk8"
		  SID			  "375"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "376"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Value			  "[278117047.728261]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "369"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -40; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [85, 0; 0, -120; 795, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [85, 0; 0, -45; 1360, 0; 0, 85; -85, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [75, 0; 0, 115; 640, 0; 0, 60]
		    DstBlock		    "cfblk16"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -565, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 160, 0; 0, 30]
		  DstBlock		  "cfblk16"
		  DstPort		  2
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    47
		    Points		    [0, 200; -1200, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    49
		    Points		    [0, 115; -155, 0; 0, 150; -565, 0]
		    DstBlock		    "cfblk24"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 40; -560, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [75, 0; 0, -120]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [0, 100; -720, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    39
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    41
		    Points		    [0, 100; -955, 0; 0, 165; -85, 0]
		    DstBlock		    "cfblk21"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk17"
		  SrcPort		  2
		  Points		  [5, 0; 0, -115; -885, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 110; -405, 0; 0, 55]
		  DstBlock		  "cfblk17"
		  DstPort		  2
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk16"
		  SrcPort		  2
		  Points		  [5, 0; 0, -40; -730, 0; 0, 30]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk16"
		  SrcPort		  3
		  Points		  [0, 15; -720, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  3
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [90, 0; 0, -28]
		  DstBlock		  "cfblk16"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [90, 0; 0, -60]
		  DstBlock		  "cfblk17"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 100; 645, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -50; -240, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [90, 0; 0, -15; 150, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -115; -405, 0; 0, -50]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk17"
		  SrcPort		  3
		  Points		  [90, 0; 0, 15; 310, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, 40; -725, 0; 0, -30]
		  DstBlock		  "cfblk16"
		  DstPort		  3
		}
		Line {
		  ZOrder		  42
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [1355, 0; 0, -275]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, 165]
		  DstBlock		  "cfblk22"
		  DstPort		  1
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [555, 0; 0, -170]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [75, 0; 0, 100; 165, 0]
		  DstBlock		  "cfblk23"
		  DstPort		  1
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "cfblk23"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -305]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "cfblk24"
		  SrcPort		  1
		  Points		  [875, 0; 0, -290]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk12"
	      SID		      "458"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      12
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk12"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "459"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "511"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "512"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "513"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "514"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "515"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "cfblk3"
		  SID			  "461"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  Sin
		  Name			  "cfblk4"
		  SID			  "462"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  TimeSource		  "Use external signal"
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk5"
		  SID			  "463"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "464"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-385535676.732738]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "465"
		  Ports			  [9, 3]
		  Position		  [990, 38, 1050, 102]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "466"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "473"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "474"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "475"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "476"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "477"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "478"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "7"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "479"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "8"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "480"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "9"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "468"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk4"
		    SID			    "469"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "470"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "471"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk7"
		    SID			    "472"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Bias		    "[-260759939.199912]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "467"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "481"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "482"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 155, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 185; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "483"
		  Ports			  [3, 4]
		  Position		  [1150, 32, 1210, 93]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "484"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "493"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "494"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "486"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "487"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "488"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk6"
		    SID			    "489"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Bias		    "[-198782875.657681]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk7"
		    SID			    "490"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "491"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "492"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[349428286.805418]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "485"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "495"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "496"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "497"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 185; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "498"
		  Ports			  [2, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "499"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "509"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "508"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[772693498.858489]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "510"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "501"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "502"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "503"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk6"
		    SID			    "504"
		    Ports		    [1, 2]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "505"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "506"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk9"
		    SID			    "507"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "500"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "460"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    37
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    39
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    33
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk7"
		  SrcPort		  3
		  Points		  [0, 20; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -15; -245, 0; 0, 30]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 50; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    8
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [40, 0; 0, 20]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk8"
		  SrcPort		  3
		  Points		  [5, 0; 0, -45; -250, 0; 0, 35]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk8"
		  SrcPort		  4
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, 25; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 25; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, -25; 325, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -45; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [5, 0; 0, 105; -1045, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [1035, 0; 0, -145]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [875, 0; 0, -165]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  9
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [395, 0; 0, -130]
		  DstBlock		  "cfblk7"
		  DstPort		  7
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk13"
	      SID		      "516"
	      Ports		      [7, 1]
	      Position		      [350, 184, 410, 246]
	      ZOrder		      13
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk13"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "517"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "566"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "567"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "568"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "4"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "569"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "5"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk16"
		  SID			  "570"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  Port			  "6"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk17"
		  SID			  "571"
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  Port			  "7"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "535"
		  Ports			  [5, 3]
		  Position		  [1470, 34, 1530, 96]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "536"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "545"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "546"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "547"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "548"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    14
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "538"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "539"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "540"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk6"
		    SID			    "541"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Gain		    "[413060648.091284]"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "542"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk8"
		    SID			    "543"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    Gain		    "[-914529621.892424]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "544"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    Value		    "[988962936.605154]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "537"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "549"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    15
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "550"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    16
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50; -725, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 315, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, -115; -70, 0; 0, -70; 630, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "551"
		  Ports			  [6, 2]
		  Position		  [30, 184, 90, 246]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "552"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "560"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "561"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "562"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "563"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "564"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "554"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "555"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk5"
		    SID			    "556"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "557"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk7"
		    SID			    "558"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "559"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "553"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "565"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 40; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 150]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "572"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "573"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "574"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Bias
		  Name			  "cfblk3"
		  SID			  "519"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  Bias			  "[-397810438.525539]"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Signum
		  Name			  "cfblk4"
		  SID			  "520"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  Math
		  Name			  "cfblk5"
		  SID			  "521"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Operator		  "rem"
		}
		Block {
		  BlockType		  Squeeze
		  Name			  "cfblk6"
		  SID			  "522"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk7"
		  SID			  "523"
		  Ports			  [2, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  IconShape		  "rectangular"
		  Inputs		  "+-"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "524"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Value			  "[-312284159.381275]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "525"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "526"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "533"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "534"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "528"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "529"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "530"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk6"
		    SID			    "531"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk7"
		    SID			    "532"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "527"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "518"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 310, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [90, 0; 0, -105; 310, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, 45; 1270, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [90, 0; 0, -95; 310, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, -35; -1040, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [90, 0; 0, -135; 470, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 645, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -565, 0; 0, 50]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [90, 0; 0, -115; 470, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 115; -565, 0; 0, 65]
		    DstBlock		    "cfblk11"
		    DstPort		    6
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    20
		    Points		    [0, 115; -405, 0; 0, 35]
		    DstBlock		    "cfblk11"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [0, 115; -405, 0; 0, 55]
		    DstBlock		    "cfblk11"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [235, 0; 0, -135]
		  DstBlock		  "cfblk10"
		  DstPort		  4
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 110; -245, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -1365, 0; 0, 25]
		  DstBlock		  "cfblk11"
		  DstPort		  2
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -105; -85, 0; 0, -60]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk14"
	      SID		      "575"
	      Ports		      [1, 1]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      14
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk14"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "576"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "597"
		  Ports			  [3, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "598"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "613"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk17"
		    SID			    "614"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk10"
		    SID			    "607"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk11"
		    SID			    "608"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk12"
		    SID			    "609"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk13"
		    SID			    "610"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Operator		    "transpose"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk14"
		    SID			    "611"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk15"
		    SID			    "612"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Value		    "[-230560477.760390]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "615"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk19"
		    SID			    "616"
		    Ports		    [1, 1]
		    Position		    [1310, 180, 1370, 240]
		    ZOrder		    17
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "600"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "601"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "602"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk6"
		    SID			    "603"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk7"
		    SID			    "604"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "605"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk9"
		    SID			    "606"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Bias		    "[350668197.259487]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "599"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -155, 0; 0, 80; -405, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 1285, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk19"
		    SrcPort		    1
		    Points		    [0, -115; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "617"
		  Ports			  [3, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "618"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "626"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "627"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "629"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk3"
		    SID			    "620"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk4"
		    SID			    "621"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Bias		    "[-3493300.348035]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk5"
		    SID			    "622"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "623"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk7"
		    SID			    "624"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "625"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-104754537.620186]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "619"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "628"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1520, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 40; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [605, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk12"
		  SID			  "630"
		  Ports			  [1, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "631"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "632"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "633"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "634"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "635"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "636"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "637"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteTransferFcn
		  Name			  "cfblk3"
		  SID			  "578"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteIntegrator
		  Name			  "cfblk4"
		  SID			  "579"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InitialConditionSetting "Auto"
		  ICPrevOutput		  "DiscIntNeverNeededParam"
		  ICPrevScaledInput	  "DiscIntNeverNeededParam"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk5"
		  SID			  "580"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk6"
		  SID			  "581"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk7"
		  SID			  "582"
		  Ports			  [2, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "583"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Inputs		  "|++"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "584"
		  Ports			  [4, 3]
		  Position		  [1310, 32, 1370, 93]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "585"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "592"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "593"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "594"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "587"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "588"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk5"
		    SID			    "589"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "590"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "591"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "586"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "595"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "596"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -475, 0; 0, 70; -565, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "577"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    28
		    Points		    [40, 0; 0, 25]
		    DstBlock		    "cfblk9"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, 105; -90, 0; 0, 45]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [75, 0; 0, -35; 1120, 0; 0, 45]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    46
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    48
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    54
		    Points		    [75, 0; 0, 115; 325, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    56
		    Points		    [75, 0; 0, 115; 485, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [880, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    38
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    40
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    12
		    Points		    [0, 50; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    20
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, -35; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk9"
		  SrcPort		  3
		  Points		  [0, 25; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -1045, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  3
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [605, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [555, 0; 0, -170]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [555, 0; 0, -170]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -100; -405, 0; 0, -65]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  57
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -110; -85, 0; 0, -45]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "641"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      18
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk19"
	      SID		      "642"
	      Ports		      [1, 1]
	      Position		      [1310, 180, 1370, 240]
	      ZOrder		      19
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk20"
	      SID		      "643"
	      Ports		      [1, 1]
	      Position		      [1470, 180, 1530, 240]
	      ZOrder		      20
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk21"
	      SID		      "644"
	      Ports		      [1, 1]
	      Position		      [30, 330, 90, 390]
	      ZOrder		      21
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "273"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductBaseCode   "SL"
	      MultithreadedSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "274"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "cfblk5"
	      SID		      "275"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      5
	      Gain		      "[-478522761.536606]"
	    }
	    Block {
	      BlockType		      Assignment
	      Name		      "cfblk6"
	      SID		      "276"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      6
	      DiagnosticForDimensions "Warning"
	      IndexOptions	      "Index vector (dialog)"
	      Indices		      "1"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "cfblk7"
	      SID		      "277"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      7
	      Gain		      "[86616586.422770]"
	    }
	    Block {
	      BlockType		      Assignment
	      Name		      "cfblk8"
	      SID		      "278"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      8
	      DiagnosticForDimensions "Warning"
	      IndexOptions	      "Index vector (dialog)"
	      Indices		      "1"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk9"
	      SID		      "279"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      9
	      Value		      "[-939970689.835256]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "272"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "639"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      16
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk17"
	      SID		      "640"
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      17
	      Port		      "3"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -20; -1200, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[40, 0; 0, -170]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			36
		Points			[75, 0; 0, -120; 965, 0]
		DstBlock		"cfblk10"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 645, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 475, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			6
		Points			[0, 45; -720, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			20
		Points			[0, 115; -1365, 0; 0, 55]
		DstBlock		"cfblk11"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      31
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			7
		Points			[80, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			32
		Points			[0, 45; -400, 0]
		DstBlock		"cfblk13"
		DstPort			7
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      42
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			41
		Points			[0, 115; -240, 0]
		DstBlock		"cfblk17"
		DstPort			1
	      }
	      Branch {
		ZOrder			43
		Points			[40, 0; 0, 150]
		DstBlock		"cfblk19"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			37
		Points			[0, 115; -725, 0; 0, 60]
		DstBlock		"cfblk13"
		DstPort			6
	      }
	      Branch {
		ZOrder			39
		Points			[40, 0; 0, 150]
		DstBlock		"cfblk18"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [85, 0; 0, 45; 155, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      46
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			45
		Points			[0, 20; -1040, 0]
		DstBlock		"cfblk4"
		DstPort			2
	      }
	      Branch {
		ZOrder			47
		Points			[0, 100; -80, 0]
		DstBlock		"cfblk20"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			13
		Points			[85, 0; 0, -115; 795, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			22
		Points			[75, 0; 0, -35; 645, 0]
		DstBlock		"cfblk16"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -405, 0; 0, 20]
	      DstBlock		      "cfblk13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[0, 105; -90, 0; 0, 45]
		DstBlock		"cfblk11"
		DstPort			2
	      }
	      Branch {
		ZOrder			28
		Points			[85, 0; 0, 115; 150, 0; 0, 50]
		DstBlock		"cfblk13"
		DstPort			5
	      }
	      Branch {
		ZOrder			33
		DstBlock		"cfblk2"
		DstPort			1
	      }
	      Branch {
		ZOrder			34
		Points			[75, 0; 0, -35; 1285, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      50
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			49
		Points			[90, 0; 0, -115; 150, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			51
		Points			[0, 115; -560, 0]
		DstBlock		"cfblk21"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      40
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, -35; -1200, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -35; -1045, 0; 0, 30]
	      DstBlock		      "cfblk13"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      48
	      SrcBlock		      "cfblk20"
	      SrcPort		      1
	      Points		      [0, -35; -1205, 0; 0, 40]
	      DstBlock		      "cfblk13"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      52
	      SrcBlock		      "cfblk21"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "647"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk3"
	  SID			  "11"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk4"
	  SID			  "12"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.480"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductBaseCode	  "SL"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  LibraryVersion	  "2.31"
	  SourceBlock		  "pid_lib/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductBaseCode	  "SL"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  Form			  Parallel
	  TimeDomain		  "Discrete-time"
	  UseExternalTs		  off
	  SampleTime		  1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  UseFilter		  on
	  N			  100
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	  ZeroCross		  on
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  DifferentiatorICPrevScaledInput 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  TrackingMode		  off
	  Kt			  1
	  LimitOutput		  off
	  SatLimitsSource	  internal
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  PParamMin		  []
	  PParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4OutMin		  []
	  SumI4OutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UdiffTsProdOutMin	  []
	  UdiffTsProdOutMax	  []
	  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NTsProdOutMin		  []
	  NTsProdOutMax		  []
	  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	  UintegralTsProdOutMin	  []
	  UintegralTsProdOutMax	  []
	  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UngainTsProdOutMin	  []
	  UngainTsProdOutMax	  []
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  ParallelPVariant	  InternalParameters
	  IdealPVariant		  Disabled
	  IVariant		  InternalParameters
	  DVariant		  InternalParameters
	  IntegratorVariant	  Discrete
	  SatVariant		  Disabled
	  AWVariant		  Passthrough
	  PCopyVariant		  Disabled
	  TRVariant		  Disabled
	  FdbkBlocksVariant	  Forward
	  IdealPFdbkVariant	  Disabled
	  SatFdbkVariant	  Disabled
	  DerivativeFilterVariant ForwardEulerFilter
	  NVariant		  InternalParameters
	  NCopyVariant		  Disabled
	  FilterICVariant	  InternalICsFilter
	  IntegratorICVariant	  InternalICs
	  ExternalResetVariant	  Disabled
	  TRSumVariant		  Passthrough
	  SumFdbkVariant	  Disabled
	  SumVariant		  Sum_PID
	  TsampFilterVariant	  InternalTs
	  TsampNgainVariant	  Passthrough
	  TsampIntegralVariant	  Passthrough
	  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	  InitialConditionSetting Auto
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "cfblk7"
	  SID			  "15"
	  Ports			  [1, 2]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk8"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  IconShape		  "rectangular"
	  Inputs		  "+"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk9"
	  SID			  "17"
	  Ports			  [2, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [85, 0; 0, 50; 635, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 105; -720, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [90, 0; 0, -95; 470, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [0, -115; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [5, 0; 0, 130; -405, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk7"
	  SrcPort		  2
	  Points		  [0, 100; -560, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk14"
	  SrcPort		  2
	  Points		  [80, 0; 0, 30; 800, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk15"
	  SrcPort		  2
	  Points		  [5, 0; 0, 35; -245, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  2
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk15"
	  SrcPort		  3
	  Points		  [5, 0; 0, -135; -405, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [75, 0; 0, -20; 160, 0; 0, 50]
	  DstBlock		  "cfblk15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk13"
	  SrcPort		  2
	  Points		  [0, 20; -250, 0; 0, -180; 10, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -115; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "648"
      Ports		      [3, 2]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "649"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk15"
	  SID			  "1467"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk16"
	  SID			  "1468"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  Port			  "3"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk10"
	  SID			  "658"
	  Ports			  [3, 3]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk10"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "659"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk9"
	      SID		      "823"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk10"
	      SID		      "824"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "3"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk3"
	      SID		      "661"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Signum
	      Name		      "cfblk4"
	      SID		      "662"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "cfblk5"
	      SID		      "663"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "cfblk6"
	      SID		      "664"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "665"
	      Ports		      [2, 2]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "666"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "703"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk10"
		  SID			  "675"
		  Ports			  [1, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "676"
		  Ports			  [1, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "677"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "686"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "687"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "679"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "680"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk5"
		    SID			    "681"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "682"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "683"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "684"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[410958999.753998]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "678"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "685"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -45; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, -35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "688"
		  Ports			  [4, 3]
		  Position		  [190, 182, 250, 243]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "689"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "697"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "698"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "699"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk14"
		    SID			    "702"
		    Ports		    [1, 1]
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "691"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "692"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "693"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "694"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "695"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "696"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[-314157425.994331]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "690"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "700"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "701"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "705"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteFir
		  Name			  "cfblk3"
		  SID			  "668"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  OutputPortMap		  "o0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "669"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk5"
		  SID			  "670"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk6"
		  SID			  "671"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Sqrt
		  Name			  "cfblk7"
		  SID			  "672"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk8"
		  SID			  "673"
		  Ports			  [1, 2]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk9"
		  SID			  "674"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
		  SourceType		  "Slider Gain"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  gain			  1
		  low			  0
		  high			  2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "667"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk14"
		  SID			  "704"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -100; 155, 0; 0, -70; 155, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [90, 0; 0, -120; 150, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [70, 0; 0, 35; 650, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk12"
		  SrcPort		  3
		  Points		  [0, 15; -80, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -100; 325, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk8"
		  SrcPort		  2
		  Points		  [0, 20; -560, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -45; 1290, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -885, 0; 0, 45]
		  DstBlock		  "cfblk12"
		  DstPort		  3
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 100; -1365, 0; 0, 60]
		  DstBlock		  "cfblk12"
		  DstPort		  4
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 115; -720, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk8"
	      SID		      "706"
	      Ports		      [1, 3]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk8"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "707"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "727"
		  Ports			  [2, 3]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "728"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "740"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk10"
		    SID			    "737"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Operator		    "pow"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "738"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[218938732.339716]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "739"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[-201974360.192752]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "743"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "730"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "731"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "732"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk6"
		    SID			    "733"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "734"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk8"
		    SID			    "735"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk9"
		    SID			    "736"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "729"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "741"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "742"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [70, 0; 0, -195; 1130, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 185; 315, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 335, 0; 0, -70; 145, 0; 0, 50]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -55; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "744"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "745"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "759"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "760"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk17"
		    SID			    "761"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "754"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "755"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk12"
		    SID			    "756"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Bias		    "[-4745361.783918]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk13"
		    SID			    "757"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "758"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[-924389476.001231]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "747"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "748"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk5"
		    SID			    "749"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "750"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk7"
		    SID			    "751"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "752"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk9"
		    SID			    "753"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Bias		    "[-5089621.398949]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "746"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "762"
		  Ports			  [3, 1]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "763"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "772"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "773"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "774"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "765"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "766"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "767"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "768"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk7"
		    SID			    "769"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "770"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[57366386.070496]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "771"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[418422347.959376]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "764"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 800, 0; 0, 60]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "775"
		  Ports			  [1, 2]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "776"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "785"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-827845907.331574]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk11"
		    SID			    "786"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Value		    "[335002589.595038]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "788"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "778"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk4"
		    SID			    "779"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk5"
		    SID			    "780"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "781"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk7"
		    SID			    "782"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk8"
		    SID			    "783"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Function		    "max"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk9"
		    SID			    "784"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "777"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "787"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, -115; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -35; 370, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    11
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [395, 0; 0, -165]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "789"
		  Ports			  [3, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "790"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "802"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "803"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "799"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk11"
		    SID			    "800"
		    Ports		    [2, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk12"
		    SID			    "801"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Value		    "[138505113.823895]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk15"
		    SID			    "804"
		    Ports		    [1, 1]
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "792"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk4"
		    SID			    "793"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk5"
		    SID			    "794"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "795"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "796"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk8"
		    SID			    "797"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Function		    "max"
		    Inputs		    "2"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "798"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "791"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -110; 790, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    16
		    Points		    [75, 0; 0, -35; 480, 0; 0, 50]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 1115, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 185; -880, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "805"
		  Ports			  [3, 2]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "806"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "813"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "814"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "808"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "809"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk5"
		    SID			    "810"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Operator		    "log10"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk6"
		    SID			    "811"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Gain		    "[-430284256.366987]"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk7"
		    SID			    "812"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Value		    "[-375188502.548820]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "807"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "815"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "818"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "819"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk20"
		  SID			  "820"
		  Ports			  [1, 1]
		  Position		  [1470, 180, 1530, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk21"
		  SID			  "821"
		  Ports			  [1, 1]
		  Position		  [30, 330, 90, 390]
		  ZOrder		  19
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk22"
		  SID			  "822"
		  Ports			  [1, 1]
		  Position		  [190, 330, 250, 390]
		  ZOrder		  20
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk3"
		  SID			  "709"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  Bias
		  Name			  "cfblk4"
		  SID			  "710"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Bias			  "[670060590.033396]"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Abs
		  Name			  "cfblk5"
		  SID			  "711"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk6"
		  SID			  "712"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk7"
		  SID			  "713"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Squeeze
		  Name			  "cfblk8"
		  SID			  "714"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "715"
		  Ports			  [2, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "716"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "724"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "725"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "726"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "718"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "719"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk5"
		    SID			    "720"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk6"
		    SID			    "721"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk7"
		    SID			    "722"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "723"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "717"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -20; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    2
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [0, 100; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "708"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk16"
		  SID			  "816"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk17"
		  SID			  "817"
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [85, 0; 0, -20; 315, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [85, 0; 0, 20; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 25; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, -35; -635, 0; 0, 140; -405, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [0, 115; -1205, 0; 0, 60]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [70, 0; 0, -45; 1055, 0; 0, 80; -85, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [75, 0; 0, 115; 805, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    31
		    Points		    [0, 115; -85, 0; 0, 45]
		    DstBlock		    "cfblk11"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [85, 0; 0, -115; 475, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    33
		    Points		    [75, 0; 0, -115; 965, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -15; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -405, 0; 0, 55]
		  DstBlock		  "cfblk14"
		  DstPort		  3
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [0, 115; -725, 0; 0, 35]
		    DstBlock		    "cfblk15"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, 195; -1205, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    16
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [0, 115; -85, 0; 0, 55]
		    DstBlock		    "cfblk15"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [85, 0; 0, -115; 795, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk10"
		  SrcPort		  3
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    18
		    Points		    [0, 95; -880, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 15; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 645, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, 35; -1040, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  3
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [75, 0; 0, 115; 165, 0]
		  DstBlock		  "cfblk19"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 35]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, 30; 1285, 0]
		  DstBlock		  "cfblk20"
		  DstPort		  1
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "cfblk20"
		  SrcPort		  1
		  Points		  [0, -35; -1365, 0; 0, 35]
		  DstBlock		  "cfblk12"
		  DstPort		  2
		}
		Line {
		  ZOrder		  42
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -725, 0]
		  DstBlock		  "cfblk21"
		  DstPort		  1
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk21"
		  SrcPort		  1
		  Points		  [395, 0; 0, -170]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "cfblk15"
		  SrcPort		  2
		  Points		  [0, 100; -560, 0]
		  DstBlock		  "cfblk22"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "cfblk22"
		  SrcPort		  1
		  Points		  [1195, 0; 0, -285]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "660"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk11"
	      SID		      "825"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk12"
	      SID		      "826"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "3"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 155, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -885, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk7"
	      SrcPort		      2
	      Points		      [0, 20; -880, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -45; 475, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -35; 330, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [5, 0; 0, 205; -1205, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk8"
	      SrcPort		      2
	      Points		      [5, 0; 0, 35; -245, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk11"
	  SID			  "827"
	  Ports			  [4, 3]
	  Position		  [30, 182, 90, 243]
	  ZOrder		  9
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk11"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "828"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "860"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "861"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "862"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "4"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "837"
	      Ports		      [2, 4]
	      Position		      [1470, 32, 1530, 93]
	      ZOrder		      8
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "838"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "854"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "840"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
		  SourceType		  "Lead or Lag Compensator"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ZeroZ			  0.75
		  ICPrevOutput		  0.0
		  ICPrevInput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  DiscreteFilter
		  Name			  "cfblk4"
		  SID			  "841"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "842"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Tapped Delay"
		  SourceType		  "Tapped Delay Line"
		  SourceProductBaseCode	  "SL"
		  MultithreadedSim	  auto
		  vinit			  0.0
		  samptime		  -1
		  NumDelays		  1
		  DelayOrder		  Oldest
		  includeCurrent	  off
		}
		Block {
		  BlockType		  Gain
		  Name			  "cfblk6"
		  SID			  "843"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Gain			  "[-601283606.596436]"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "844"
		  Ports			  [2, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "845"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "851"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "847"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "848"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "849"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk6"
		    SID			    "850"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "853"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "846"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "852"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    3
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 970, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "839"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk9"
		  SID			  "855"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk10"
		  SID			  "856"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk11"
		  SID			  "857"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "4"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 475, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 155, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -885, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 150, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    13
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      If
	      Name		      "cfblk11"
	      SID		      "858"
	      Ports		      [1, 2]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      IfExpression	      "u1 >= 0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      If
	      Name		      "cfblk12"
	      SID		      "859"
	      Ports		      [1, 2]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      IfExpression	      "u1 >= 0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk18"
	      SID		      "865"
	      Ports		      [4, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [1150, 182, 1210, 243]
	      ZOrder		      16
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk18"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "866"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "956"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk11"
		  SID			  "957"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "958"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "4"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "867"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "if(u1 >= 0)"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "959"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "960"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "961"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk3"
		  SID			  "869"
		  Ports			  [5, 1]
		  Position		  [350, 34, 410, 96]
		  ZOrder		  1
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk3"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "870"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "880"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "881"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "882"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "883"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "879"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "872"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "873"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk5"
		    SID			    "874"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk6"
		    SID			    "875"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "876"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "877"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk9"
		    SID			    "878"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Bias		    "[95510402.260855]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "871"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 1290, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk4"
		  SID			  "884"
		  Ports			  [1, 2]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk4"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "885"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "894"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "895"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "887"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "888"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "889"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk6"
		    SID			    "890"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Operator		    "rem"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk7"
		    SID			    "891"
		    Ports		    [3, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Function		    "max"
		    Inputs		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "892"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[543656737.252659]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "886"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "893"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    10
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 45; 635, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 35; 805, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    3
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    17
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    19
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [715, 0; 0, -165]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "896"
		  Ports			  [2, 3]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "897"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "906"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk13"
		    SID			    "909"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk3"
		    SID			    "899"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "900"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "901"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteStateSpace
		    Name		    "cfblk6"
		    SID			    "902"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SampleTime		    "-1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk7"
		    SID			    "903"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "904"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk9"
		    SID			    "905"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "898"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "907"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "908"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -155, 0; 0, -80; -725, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "910"
		  Ports			  [2, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "911"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "919"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "920"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "913"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "914"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "915"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk6"
		    SID			    "916"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "917"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "918"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "912"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [90, 0; 0, 50; 150, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "921"
		  Ports			  [3, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "922"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "931"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "932"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "924"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "925"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk5"
		    SID			    "926"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk6"
		    SID			    "927"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Function		    "max"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "928"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "929"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "930"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "923"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Points		    [70, 0; 0, 35; 490, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [1200, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "933"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "934"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "944"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "943"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[-926134377.502852]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "945"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "936"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk4"
		    SID			    "937"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "938"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nLead or Lag"
		    SourceType		    "Lead or Lag Compensator"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ZeroZ		    0.75
		    ICPrevOutput	    0.0
		    ICPrevInput		    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "939"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk7"
		    SID			    "940"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "941"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "942"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "935"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "946"
		  Ports			  [3, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "947"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "954"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "955"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "949"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "950"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk5"
		    SID			    "951"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "952"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "953"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "948"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "868"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 40; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -1200, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -885, 0; 0, 30]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [40, 0; 0, -125]
		    DstBlock		    "cfblk3"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    19
		    DstBlock		    "cfblk7"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -15; -405, 0; 0, 50]
		  DstBlock		  "cfblk3"
		  DstPort		  4
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [90, 0; 0, -105; 1110, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [90, 0; 0, -105; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk5"
		  SrcPort		  3
		  Points		  [0, 15; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 35; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -50; 650, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk4"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, -50; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [75, 0; 0, 20; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    29
		    Points		    [40, 0; 0, 135]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [5, 0; 0, 115; -405, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [875, 0; 0, -150]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -85, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [75, 0; 0, -165]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [240, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk19"
	      SID		      "962"
	      Ports		      [4, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [1310, 182, 1370, 243]
	      ZOrder		      17
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk19"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "963"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk13"
		  SID			  "995"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk14"
		  SID			  "996"
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk15"
		  SID			  "997"
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  Port			  "4"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "964"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "else"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "973"
		  Ports			  [2, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "974"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "980"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk3"
		    SID			    "976"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "977"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "978"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[-205175026.929056]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "979"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[925862502.665430]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "975"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "981"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    8
		    Points		    [40, 0; 0, 15]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 970, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "982"
		  Ports			  [1, 3]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "983"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk3"
		    SID			    "985"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk4"
		    SID			    "986"
		    Ports		    [1, 2]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk5"
		    SID			    "987"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "988"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "-+"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "989"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "990"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk9"
		    SID			    "991"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Function		    "max"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "984"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "992"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "993"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20; 630, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    2
		    Points		    [90, 0; 0, 20; 150, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 45; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 35; -90, 0; 0, -80; 1130, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    10
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    }
		  }
		}
		Block {
		  BlockType		  If
		  Name			  "cfblk12"
		  SID			  "994"
		  Ports			  [1, 2]
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  IfExpression		  "u1 >= 0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk16"
		  SID			  "998"
		  Ports			  [4, 3, 0, 0, 0, 0, 0, 1]
		  Position		  [830, 182, 890, 243]
		  ZOrder		  14
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk16"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "999"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1006"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1007"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1008"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "4"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "1000"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "if(u1 >= 0)"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "1002"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk4"
		    SID			    "1003"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk5"
		    SID			    "1004"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Value		    "[796542931.212233]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "1005"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Value		    "[730965850.604914]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1001"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1009"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk11"
		    SID			    "1010"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk17"
		  SID			  "1011"
		  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  TreatAsAtomicUnit	  on
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk17"
		    Location		    [342, 471, 840, 771]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1012"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1019"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1020"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ActionPort
		    Name		    "Action Port"
		    SID			    "1013"
		    Position		    [170, 15, 229, 43]
		    ZOrder		    -2
		    ActionPortLabel	    "else"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk10"
		    SID			    "1022"
		    Ports		    [1, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "1015"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    SampleTime		    "-1"
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk4"
		    SID			    "1016"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InitialConditionSetting "Auto"
		    SampleTime		    "-1"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk5"
		    SID			    "1017"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    Gain		    "[-764613737.009680]"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk6"
		    SID			    "1018"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1014"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -3
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "1021"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45; 330, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "1023"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "966"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk4"
		  SID			  "967"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  DiscreteTransferFcn
		  Name			  "cfblk5"
		  SID			  "968"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "cfblk6"
		  SID			  "969"
		  Ports			  [1, 2]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk7"
		  SID			  "970"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk8"
		  SID			  "971"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Value			  "[280774859.902916]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "972"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Value			  "[-290593508.119018]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "965"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [40, 0; 0, 130]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 200; -1200, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [40, 0; 0, 145]
		  DstBlock		  "cfblk17"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk17"
		  SrcPort		  2
		  Points		  [0, 20; -155, 0; 0, -150; -120, 0; 0, -70; -285, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 35; -90, 0; 0, -80; 970, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [75, 0; 0, -100; 485, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [65, 0; 0, 40; 175, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk16"
		  SrcPort		  2
		  Points		  [80, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 150, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  3
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk16"
		  SrcPort		  3
		  Points		  [80, 0]
		  DstBlock		  "cfblk17"
		  DstPort		  3
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 110; -245, 0; 0, 65]
		  DstBlock		  "cfblk16"
		  DstPort		  4
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [90, 0; 0, -28]
		  DstBlock		  "cfblk16"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk12"
		  SrcPort		  2
		  Points		  [90, 0; 0, -60]
		  DstBlock		  "cfblk17"
		  DstPort		  ifaction
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, 40; -405, 0; 0, -45]
		  DstBlock		  "cfblk16"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk20"
	      SID		      "1024"
	      Ports		      [2, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [1470, 180, 1530, 240]
	      ZOrder		      18
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk20"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1025"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "1045"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "2"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1026"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "if(u1 >= 0)"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1028"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk4"
		  SID			  "1029"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Inputs		  "**"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk5"
		  SID			  "1030"
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Value			  "[-44080159.471284]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "1031"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-722664131.439378]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk7"
		  SID			  "1032"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Value			  "[961475573.666462]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1033"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1034"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "1043"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    9
		    Value		    "[-76834574.833983]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1044"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "1036"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1037"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk5"
		    SID			    "1038"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk6"
		    SID			    "1039"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1040"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "1041"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    7
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk9"
		    SID			    "1042"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    8
		    Operator		    "transpose"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1035"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -45; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -20; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    2
		    Points		    [90, 0; 0, 20; 150, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1027"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -400, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [40, 0; 0, 15]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 35; -880, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [90, 0; 0, -35; 310, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk21"
	      SID		      "1046"
	      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [30, 330, 90, 390]
	      ZOrder		      19
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk21"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1047"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1048"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "else"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1098"
		  Ports			  [4, 2]
		  Position		  [1470, 32, 1530, 93]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1099"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1108"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1109"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1110"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk3"
		    SID			    "1101"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk4"
		    SID			    "1102"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1103"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "1104"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk7"
		    SID			    "1105"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk8"
		    SID			    "1106"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "1107"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[935313674.361661]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1100"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "1111"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 40; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, -110; 635, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 40; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "1112"
		  Ports			  [2, 2]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1113"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1123"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk10"
		    SID			    "1122"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "1115"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1116"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1117"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1118"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk7"
		    SID			    "1119"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk8"
		    SID			    "1120"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk9"
		    SID			    "1121"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    10
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1114"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk12"
		    SID			    "1124"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -20; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk10"
		    SrcPort		    2
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Points		    [0, 20; -1200, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 115; -1200, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1126"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1127"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "1128"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "1129"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "1130"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  15
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "1131"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1050"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  -1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reshape
		  Name			  "cfblk4"
		  SID			  "1051"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		}
		Block {
		  BlockType		  ComplexToMagnitudeAngle
		  Name			  "cfblk5"
		  SID			  "1052"
		  Ports			  [1, 2]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk6"
		  SID			  "1053"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1054"
		  Ports			  [1, 3]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1055"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk10"
		    SID			    "1064"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk11"
		    SID			    "1065"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk12"
		    SID			    "1066"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "1067"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-317409684.460713]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "1068"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[182494636.525714]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1057"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk4"
		    SID			    "1058"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk5"
		    SID			    "1059"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk6"
		    SID			    "1060"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "1061"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "1062"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk9"
		    SID			    "1063"
		    Ports		    [2, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1056"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1069"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1070"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    5
		    Points		    [70, 0; 0, 35; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [75, 0; 0, 35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 790, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45; 490, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1071"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1072"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1081"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1082"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "1083"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1074"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1075"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "1076"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "1077"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1078"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "**"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk8"
		    SID			    "1079"
		    Ports		    [2, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Inputs		    "|++"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "1080"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Value		    "[-223805751.357354]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1073"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 955, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, 35; 485, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 45]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 50; -240, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, -35; -1200, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [875, 0; 0, -165]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [235, 0; 0, -165]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1084"
		  Ports			  [3, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1085"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1095"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1096"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "1094"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Value		    "[620764879.826840]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1087"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1088"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1089"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    -1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1090"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "cfblk7"
		    SID			    "1091"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk8"
		    SID			    "1092"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "cfblk9"
		    SID			    "1093"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1086"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk13"
		    SID			    "1097"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 630, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1049"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "1125"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -15; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -565, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "cfblk5"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [0, 100; -725, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 645, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -565, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [5, 0; 0, -35; -245, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    34
		    Points		    [0, 100; -1360, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    36
		    Points		    [0, 100; -400, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 645, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [0, 20; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, -100; 630, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -115; -80, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 130; -885, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -240, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 10; 810, 0; 0, -195; -90, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "cfblk11"
		  SrcPort		  2
		  Points		  [90, 0; 0, 20; 630, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [400, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [395, 0; 0, -140]
		  DstBlock		  "cfblk10"
		  DstPort		  3
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "cfblk7"
		  SrcPort		  3
		  Points		  [75, 0; 0, 130]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [235, 0; 0, -155]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk22"
	      SID		      "1132"
	      Ports		      [1, 1]
	      Position		      [190, 330, 250, 390]
	      ZOrder		      20
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk23"
	      SID		      "1133"
	      Ports		      [1, 1]
	      Position		      [350, 330, 410, 390]
	      ZOrder		      21
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      ComplexToMagnitudeAngle
	      Name		      "cfblk3"
	      SID		      "830"
	      Ports		      [1, 2]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	    }
	    Block {
	      BlockType		      Polyval
	      Name		      "cfblk4"
	      SID		      "831"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      Coefs		      "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, "
	      "-8.087801117e+001 ]"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "cfblk5"
	      SID		      "832"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      Inputs		      "**"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "cfblk6"
	      SID		      "833"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Bias		      "[293089750.883806]"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      ComplexToMagnitudeAngle
	      Name		      "cfblk7"
	      SID		      "834"
	      Ports		      [1, 2]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk8"
	      SID		      "835"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Inputs		      "|++"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk9"
	      SID		      "836"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      IconShape		      "rectangular"
	      Inputs		      "+"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "829"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "863"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk17"
	      SID		      "864"
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      Port		      "3"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk21"
	      SrcPort		      1
	      Points		      [1360, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 315, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 470, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			6
		Points			[85, 0; 0, 115; 155, 0]
		DstBlock		"cfblk16"
		DstPort			1
	      }
	      Branch {
		ZOrder			33
		Points			[75, 0; 0, 110; 640, 0; 0, 65]
		DstBlock		"cfblk19"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -405, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "cfblk3"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			8
		Points			[90, 0; 0, 20; 470, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			27
		Points			[90, 0; 0, 95; 945, 0; 0, 55]
		DstBlock		"cfblk20"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -15; -155, 0; 0, 75; -245, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [70, 0; 0, 120; 170, 0]
	      DstBlock		      "cfblk19"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -115; -720, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[0, 110; -245, 0; 0, 35]
		DstBlock		"cfblk18"
		DstPort			2
	      }
	      Branch {
		ZOrder			29
		Points			[0, 110; -245, 0; 0, 50]
		DstBlock		"cfblk18"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "cfblk21"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			16
		Points			[1360, 0]
		DstBlock		"cfblk10"
		DstPort			2
	      }
	      Branch {
		ZOrder			31
		Points			[1040, 0]
		DstBlock		"cfblk18"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 105; -90, 0; 0, 90; 970, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk7"
	      SrcPort		      2
	      Points		      [0, 245; -1040, 0]
	      DstBlock		      "cfblk21"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [5, 0; 0, 45; -885, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "cfblk10"
	      SrcPort		      3
	      Points		      [5, 0; 0, 35]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      41
	      SrcBlock		      "cfblk10"
	      SrcPort		      4
	      Points		      [0, 0]
	      Branch {
		ZOrder			40
		Points			[0, 85; -245, 0; 0, 50]
		DstBlock		"cfblk19"
		DstPort			3
	      }
	      Branch {
		ZOrder			42
		Points			[0, 75; -1200, 0]
		DstBlock		"cfblk23"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk20"
	      SrcPort		      1
	      Points		      [0, -40; -245, 0; 0, 35]
	      DstBlock		      "cfblk19"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [90, 0; 0, -30]
	      DstBlock		      "cfblk18"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "cfblk11"
	      SrcPort		      2
	      Points		      [75, 0; 0, -65; 1170, 0]
	      DstBlock		      "cfblk19"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 1155, 0]
	      DstBlock		      "cfblk20"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "cfblk12"
	      SrcPort		      2
	      Points		      [0, 90]
	      DstBlock		      "cfblk21"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, 110; -1040, 0]
	      DstBlock		      "cfblk22"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      39
	      SrcBlock		      "cfblk22"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      43
	      SrcBlock		      "cfblk23"
	      SrcPort		      1
	      Points		      [1035, 0; 0, -165]
	      DstBlock		      "cfblk20"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk12"
	  SID			  "1134"
	  Ports			  [2, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk12"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1135"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk7"
	      SID		      "1304"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Port		      "2"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk3"
	      SID		      "1137"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InitialConditionSetting "Auto"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Rounding
	      Name		      "cfblk4"
	      SID		      "1138"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk5"
	      SID		      "1139"
	      Ports		      [2, 2]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk5"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1140"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "1202"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk10"
		  SID			  "1173"
		  Ports			  [2, 2]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk10"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1174"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1182"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk11"
		    SID			    "1184"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk3"
		    SID			    "1176"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "1177"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk5"
		    SID			    "1178"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Rounding
		    Name		    "cfblk6"
		    SID			    "1179"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk7"
		    SID			    "1180"
		    Ports		    [1, 2]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "1181"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1175"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk10"
		    SID			    "1183"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -20; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 970, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    2
		    Points		    [90, 0; 0, 20; 310, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "1185"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  9
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1186"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1199"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1200"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "1201"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk10"
		    SID			    "1195"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk11"
		    SID			    "1196"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk12"
		    SID			    "1197"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk13"
		    SID			    "1198"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk3"
		    SID			    "1188"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1189"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "1190"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk6"
		    SID			    "1191"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk7"
		    SID			    "1192"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk8"
		    SID			    "1193"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "1194"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Gain		    "[787905088.416937]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1187"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 1275, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 150, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1204"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk15"
		  SID			  "1205"
		  Ports			  [1, 1]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  13
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk16"
		  SID			  "1206"
		  Ports			  [1, 1]
		  Position		  [830, 180, 890, 240]
		  ZOrder		  14
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk3"
		  SID			  "1142"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "1143"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk5"
		  SID			  "1144"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
		  SourceType		  "Transfer Fcn Real Zero"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ZeroZ			  0.75
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "1145"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
		  SourceType		  "First Order Transfer Fcn"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  PoleZ			  0.95
		  ICPrevOutput		  0.0
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "cfblk7"
		  SID			  "1146"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk8"
		  SID			  "1147"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk8"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1148"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1154"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    8
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "1150"
		    Ports		    [2, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk4"
		    SID			    "1151"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    5
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk5"
		    SID			    "1152"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk6"
		    SID			    "1153"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    7
		    Value		    "[209379659.372898]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk8"
		    SID			    "1155"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    9
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1149"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -45; -400, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 485, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk9"
		  SID			  "1156"
		  Ports			  [3, 2]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk9"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1157"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1170"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1171"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk10"
		    SID			    "1166"
		    Ports		    [2, 1]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Squeeze
		    Name		    "cfblk11"
		    SID			    "1167"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk12"
		    SID			    "1168"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    UnaryMinus
		    Name		    "cfblk13"
		    SID			    "1169"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk3"
		    SID			    "1159"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1160"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1161"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk6"
		    SID			    "1162"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk7"
		    SID			    "1163"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk8"
		    SID			    "1164"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk9"
		    SID			    "1165"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1158"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1172"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 630, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [5, 0; 0, -185; -245, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -310, 0; 0, -80; -570, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 635, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1141"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk13"
		  SID			  "1203"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 795, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    18
		    Points		    [0, 115; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    19
		    Points		    [0, 115; -405, 0; 0, 30]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -30; -1040, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, 30; 150, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -565, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [40, 0; 0, -150]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 40; -240, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk9"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    16
		    Points		    [0, 20; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk10"
		  SrcPort		  2
		  Points		  [5, 0; 0, -70; -1365, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    11
		    Points		    [75, 0; 0, 35; 965, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 115; -85, 0; 0, 60]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 165, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 635, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [715, 0; 0, -150]
		  DstBlock		  "cfblk9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  26
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, 5; 720, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  2
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk16"
		  SrcPort		  1
		  Points		  [235, 0; 0, -165]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk6"
	      SID		      "1207"
	      Ports		      [1, 2]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk6"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1208"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk10"
		  SID			  "1217"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  9
		  Value			  "[-191220760.172709]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk11"
		  SID			  "1218"
		  Ports			  [4, 1]
		  Position		  [30, 182, 90, 243]
		  ZOrder		  10
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk11"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1219"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1232"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1233"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "1234"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk10"
		    SID			    "1228"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk11"
		    SID			    "1229"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk12"
		    SID			    "1230"
		    Ports		    [2, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk13"
		    SID			    "1231"
		    Ports		    [1, 1]
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1221"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk4"
		    SID			    "1222"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Difference"
		    SourceType		    "Difference"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    OutMin		    []
		    OutMax		    []
		    OutDataTypeStr	    "Inherit: Inherit via back propagation"
		    OutputDataTypeScalingMode "Inherit via back propagation"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    DiscreteTransferFcn
		    Name		    "cfblk5"
		    SID			    "1223"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "1224"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk7"
		    SID			    "1225"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk8"
		    SID			    "1226"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk9"
		    SID			    "1227"
		    Ports		    [1, 2]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1220"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 790, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [400, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [75, 0; 0, -150]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [70, 0; 0, -20; 95, 0; 0, 230; -1365, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk9"
		    SrcPort		    2
		    Points		    [0, 20; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 115; -1525, 0; 0, 50]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk12"
		  SID			  "1235"
		  Ports			  [4, 1]
		  Position		  [190, 182, 250, 243]
		  ZOrder		  11
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk12"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1236"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1249"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1250"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk16"
		    SID			    "1251"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "4"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk10"
		    SID			    "1245"
		    Ports		    [1, 2]
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk11"
		    SID			    "1246"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk12"
		    SID			    "1247"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "1248"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[-40032290.180999]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "1252"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk18"
		    SID			    "1253"
		    Ports		    [1, 1]
		    Position		    [1150, 180, 1210, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "1238"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1239"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0,p1"
		    DelayLengthSource	    "Input port"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1240"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    DiscreteZeroPole
		    Name		    "cfblk6"
		    SID			    "1241"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Poles		    "[0 0.5]"
		    Gain		    "1"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk7"
		    SID			    "1242"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Inputs		    "*"
		    }
		    Block {
		    BlockType		    DotProduct
		    Name		    "cfblk8"
		    SID			    "1243"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk9"
		    SID			    "1244"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Gain		    "[578142988.167229]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1237"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 780, 0; 0, -70; 170, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    2
		    Points		    [0, 100; -1360, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [0, -115; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [5, 0; 0, 200; -565, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk18"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "cfblk18"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk13"
		  SID			  "1254"
		  Ports			  [8, 4]
		  Position		  [350, 186, 410, 249]
		  ZOrder		  12
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk13"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1255"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1262"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1263"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1264"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1265"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "5"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1266"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    Port		    "6"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1267"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Port		    "7"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk14"
		    SID			    "1268"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Port		    "8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1257"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller"
		    SourceType		    "PID 1dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk4"
		    SID			    "1258"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk5"
		    SID			    "1259"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk6"
		    SID			    "1260"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "1261"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1256"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1269"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1270"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk17"
		    SID			    "1271"
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    Port		    "4"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [85, 0; 0, -115; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 310, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [40, 0; 0, 150]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 185; -160, 0; 0, -70; -230, 0; 0, 40; -10, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 470, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -45; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk14"
		  SID			  "1272"
		  Ports			  [3, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  13
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk14"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1273"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1279"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1280"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk3"
		    SID			    "1275"
		    Ports		    [1, 2]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk4"
		    SID			    "1276"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk5"
		    SID			    "1277"
		    Ports		    [1, 2]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk6"
		    SID			    "1278"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk9"
		    SID			    "1281"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1274"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -880, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 315, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, -20; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 45; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -880, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk15"
		  SID			  "1282"
		  Ports			  [2, 2]
		  Position		  [670, 180, 730, 240]
		  ZOrder		  14
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk15"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1283"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1297"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk10"
		    SID			    "1292"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk11"
		    SID			    "1293"
		    Ports		    [1, 2]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "cfblk12"
		    SID			    "1294"
		    Ports		    [1, 2]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk13"
		    SID			    "1295"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    Value		    "[625188291.281027]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "1296"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[431597304.460595]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk17"
		    SID			    "1299"
		    Ports		    [1, 1]
		    Position		    [990, 180, 1050, 240]
		    ZOrder		    15
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    DiscreteIntegrator
		    Name		    "cfblk3"
		    SID			    "1285"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InitialConditionSetting "Auto"
		    ICPrevOutput	    "DiscIntNeverNeededParam"
		    ICPrevScaledInput	    "DiscIntNeverNeededParam"
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk4"
		    SID			    "1286"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1287"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "2.31"
		    SourceBlock		    "pid_lib/PID Controller (2DOF)"
		    SourceType		    "PID 2dof"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Controller		    PID
		    Form		    Parallel
		    TimeDomain		    "Discrete-time"
		    UseExternalTs	    off
		    SampleTime		    1
		    IntegratorMethod	    "Forward Euler"
		    FilterMethod	    "Forward Euler"
		    ControllerParametersSource internal
		    P			    1
		    I			    1
		    D			    0
		    UseFilter		    on
		    N			    100
		    b			    1
		    c			    1
		    TunerSelectOption	    "Transfer Function Based (PID Tuner App)"
		    ZeroCross		    on
		    InitialConditionSource  internal
		    InitialConditionForIntegrator 0
		    InitialConditionForFilter 0
		    DifferentiatorICPrevScaledInput 0
		    ExternalReset	    none
		    IgnoreLimit		    off
		    TrackingMode	    off
		    Kt			    1
		    LimitOutput		    off
		    SatLimitsSource	    internal
		    UpperSaturationLimit    inf
		    LowerSaturationLimit    "-inf"
		    LinearizeAsGain	    off
		    AntiWindupMode	    none
		    Kb			    1
		    RndMeth		    Floor
		    SaturateOnIntegerOverflow off
		    LockScale		    off
		    PGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    PProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    POutMin		    []
		    POutMax		    []
		    IGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    IOutMin		    []
		    IOutMax		    []
		    DGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    DOutMin		    []
		    DOutMax		    []
		    NGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    NOutMin		    []
		    NOutMax		    []
		    bGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    bOutMin		    []
		    bOutMax		    []
		    cGainOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cProdOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    cOutMin		    []
		    cOutMax		    []
		    SumOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumOutMin		    []
		    SumOutMax		    []
		    SaturationOutDataTypeStr "Inherit: Same as input"
		    SaturationOutMin	    []
		    SaturationOutMax	    []
		    PParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    PParamMin		    []
		    PParamMax		    []
		    IParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    IParamMin		    []
		    IParamMax		    []
		    DParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    DParamMin		    []
		    DParamMax		    []
		    NParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    NParamMin		    []
		    NParamMax		    []
		    bParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    bParamMin		    []
		    bParamMax		    []
		    cParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    cParamMin		    []
		    cParamMax		    []
		    KbParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbParamMin		    []
		    KbParamMax		    []
		    KtParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtParamMin		    []
		    KtParamMax		    []
		    KbOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KbOutMin		    []
		    KbOutMax		    []
		    KtOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    KtOutMin		    []
		    KtOutMax		    []
		    IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		    IntegratorOutMin	    []
		    IntegratorOutMax	    []
		    FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
		    FilterOutMin	    []
		    FilterOutMax	    []
		    SumI1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1OutMin		    []
		    SumI1OutMax		    []
		    SumI2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI2OutMin		    []
		    SumI2OutMax		    []
		    SumI3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI3OutMin		    []
		    SumI3OutMax		    []
		    SumI4OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI4OutMin		    []
		    SumI4OutMax		    []
		    SumDOutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumDOutMin		    []
		    SumDOutMax		    []
		    Sum1OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum1OutMin		    []
		    Sum1OutMax		    []
		    Sum2OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum2OutMin		    []
		    Sum2OutMax		    []
		    Sum3OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    Sum3OutMin		    []
		    Sum3OutMax		    []
		    SumAccumDataTypeStr	    "Inherit: Inherit via internal rule"
		    SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
		    SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
		    DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		    DifferentiatorOutMin    []
		    DifferentiatorOutMax    []
		    FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		    FilterDiffOutCoefMin    []
		    FilterDiffOutCoefMax    []
		    ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		    ReciprocalOutMin	    []
		    ReciprocalOutMax	    []
		    SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumDenOutMin	    []
		    SumDenOutMax	    []
		    SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
		    SumNumOutMin	    []
		    SumNumOutMax	    []
		    SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		    DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
		    DivideOutMin	    []
		    DivideOutMax	    []
		    UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UdiffTsProdOutMin	    []
		    UdiffTsProdOutMax	    []
		    NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
		    NTsProdOutMin	    []
		    NTsProdOutMax	    []
		    UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UintegralTsProdOutMin   []
		    UintegralTsProdOutMax   []
		    UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		    UngainTsProdOutMin	    []
		    UngainTsProdOutMax	    []
		    IntegratorContinuousStateAttributes	"''"
		    IntegratorStateMustResolveToSignalObject off
		    IntegratorRTWStateStorageClass Auto
		    FilterContinuousStateAttributes "''"
		    FilterStateMustResolveToSignalObject off
		    FilterRTWStateStorageClass Auto
		    ParallelPVariant	    InternalParameters
		    IdealPVariant	    Disabled
		    IVariant		    InternalParameters
		    DVariant		    InternalParameters
		    bVariant		    InternalParameters
		    cVariant		    InternalParameters
		    IntegratorVariant	    Discrete
		    SatVariant		    Disabled
		    AWVariant		    Passthrough
		    PCopyVariant	    Disabled
		    TRVariant		    Disabled
		    FdbkBlocksVariant	    Forward
		    IdealPFdbkVariant	    Disabled
		    SatFdbkVariant	    Disabled
		    DerivativeFilterVariant ForwardEulerFilter
		    NVariant		    InternalParameters
		    NCopyVariant	    Disabled
		    FilterICVariant	    InternalICsFilter
		    IntegratorICVariant	    InternalICs
		    ExternalResetVariant    Disabled
		    TRSumVariant	    Passthrough
		    SumFdbkVariant	    Disabled
		    SumVariant		    Sum_PID
		    TsampFilterVariant	    InternalTs
		    TsampNgainVariant	    Passthrough
		    TsampIntegralVariant    Passthrough
		    ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		    InitialConditionSetting Auto
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk6"
		    SID			    "1288"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk7"
		    SID			    "1289"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk8"
		    SID			    "1290"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    PermuteDimensions
		    Name		    "cfblk9"
		    SID			    "1291"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1284"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1298"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [90, 0; 0, 35; 630, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 1125, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 115; 315, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [0, -35; -400, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -100; 150, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk11"
		    SrcPort		    2
		    Points		    [75, 0; 0, -130; 645, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -100; 630, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [75, 0; 0, -115; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk12"
		    SrcPort		    2
		    Points		    [90, 0; 0, -130; 310, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, 115; 165, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "cfblk17"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk17"
		  SID			  "1301"
		  Ports			  [1, 1]
		  Position		  [990, 180, 1050, 240]
		  ZOrder		  16
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk18"
		  SID			  "1302"
		  Ports			  [1, 1]
		  Position		  [1150, 180, 1210, 240]
		  ZOrder		  17
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk19"
		  SID			  "1303"
		  Ports			  [1, 1]
		  Position		  [1310, 180, 1370, 240]
		  ZOrder		  18
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  DiscreteTransferFcn
		  Name			  "cfblk3"
		  SID			  "1210"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "cfblk4"
		  SID			  "1211"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  HasFrameUpgradeWarning  on
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk5"
		  SID			  "1212"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  4
		  InputPortMap		  "u0,e6"
		  ShowEnablePort	  on
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Abs
		  Name			  "cfblk6"
		  SID			  "1213"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  5
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk7"
		  SID			  "1214"
		  Ports			  [1, 1]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  6
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "1215"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  7
		  IconShape		  "rectangular"
		  Inputs		  "+"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk9"
		  SID			  "1216"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  8
		  Value			  "[185603359.533551]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1209"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk16"
		  SID			  "1300"
		  Position		  [830, 180, 890, 240]
		  ZOrder		  15
		  Port			  "2"
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    21
		    Points		    [0, 115; -1045, 0; 0, 35]
		    DstBlock		    "cfblk13"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    33
		    Points		    [0, 115; -1045, 0; 0, 45]
		    DstBlock		    "cfblk13"
		    DstPort		    5
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, 115; -1365, 0; 0, 60]
		    DstBlock		    "cfblk11"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [5, 0; 0, 195; -405, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [0, 115; -565, 0; 0, 45]
		    DstBlock		    "cfblk12"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    35
		    Points		    [0, 115; -405, 0; 0, 50]
		    DstBlock		    "cfblk13"
		    DstPort		    6
		  }
		  Branch {
		    ZOrder		    38
		    Points		    [0, 115; -405, 0; 0, 60]
		    DstBlock		    "cfblk13"
		    DstPort		    8
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    39
		    Points		    [70, 0; 0, -35; 170, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    41
		    Points		    [75, 0; 0, -40; 645, 0]
		    DstBlock		    "cfblk17"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 155, 0]
		  DstBlock		  "cfblk16"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [0, -20; -240, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -45; 475, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -245, 0; 0, 50]
		  DstBlock		  "cfblk15"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk13"
		  SrcPort		  2
		  Points		  [75, 0; 0, -115; 485, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [75, 0; 0, 150]
		  DstBlock		  "cfblk14"
		  DstPort		  2
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk15"
		  SrcPort		  1
		  Points		  [0, -20; -720, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk15"
		  SrcPort		  2
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    14
		    Points		    [0, 20; -240, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [0, 30; -560, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    16
		    Points		    [0, -55; -1360, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, 115; -1525, 0; 0, 45]
		    DstBlock		    "cfblk11"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 115; -1365, 0; 0, 30]
		    DstBlock		    "cfblk12"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "cfblk13"
		  SrcPort		  3
		  Points		  [75, 0; 0, -130; 325, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    18
		    Points		    [0, 115; -885, 0; 0, 30]
		    DstBlock		    "cfblk13"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 115; -885, 0; 0, 40]
		    DstBlock		    "cfblk13"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  46
		  SrcBlock		  "cfblk13"
		  SrcPort		  4
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    45
		    Points		    [0, 15; -400, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    47
		    Points		    [90, 0; 0, 5; 790, 0]
		    DstBlock		    "cfblk19"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  42
		  SrcBlock		  "cfblk17"
		  SrcPort		  1
		  Points		  [0, 45; -725, 0; 0, -25]
		  DstBlock		  "cfblk13"
		  DstPort		  7
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [75, 0; 0, -40; 965, 0]
		  DstBlock		  "cfblk18"
		  DstPort		  1
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "cfblk18"
		  SrcPort		  1
		  Points		  [0, -35; -560, 0]
		  DstBlock		  "cfblk15"
		  DstPort		  1
		}
		Line {
		  ZOrder		  48
		  SrcBlock		  "cfblk19"
		  SrcPort		  1
		  Points		  [0, -115; -720, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk8"
	      SID		      "1305"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1136"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk5"
	      SrcPort		      2
	      Points		      [0, 20; -400, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -45; -880, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 35; 160, 0; 0, -70; 170, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [90, 0; 0, 50; 150, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk13"
	  SID			  "1306"
	  Ports			  [3, 2]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk13"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1307"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk9"
	      SID		      "1375"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk10"
	      SID		      "1376"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "1309"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      PermuteDimensions
	      Name		      "cfblk4"
	      SID		      "1310"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	    }
	    Block {
	      BlockType		      Squeeze
	      Name		      "cfblk5"
	      SID		      "1311"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk6"
	      SID		      "1312"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Value		      "[-262501628.756205]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk7"
	      SID		      "1313"
	      Ports		      [2, 2]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk7"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1314"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk7"
		  SID			  "1328"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Port			  "2"
		}
		Block {
		  BlockType		  DiscreteStateSpace
		  Name			  "cfblk3"
		  SID			  "1316"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk4"
		  SID			  "1317"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk5"
		  SID			  "1318"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  Inputs		  "|++"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "1319"
		  Ports			  [3, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1320"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1326"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk8"
		    SID			    "1327"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1322"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk4"
		    SID			    "1323"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    UnitDelay
		    Name		    "cfblk5"
		    SID			    "1324"
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    HasFrameUpgradeWarning  on
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk6"
		    SID			    "1325"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Gain		    "[116022228.078933]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1321"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -720, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "1330"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1315"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk8"
		  SID			  "1329"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [85, 0; 0, -35; 155, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    9
		    Points		    [75, 0; 0, 45]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 40; -560, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 630, 0; 0, 35]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [90, 0; 0, -35; 150, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 485, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk8"
	      SID		      "1331"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk8"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1332"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk7"
		  SID			  "1370"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Port			  "2"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk10"
		  SID			  "1373"
		  Ports			  [1, 1]
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk11"
		  SID			  "1374"
		  Ports			  [1, 1]
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  UnaryMinus
		  Name			  "cfblk3"
		  SID			  "1334"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk4"
		  SID			  "1335"
		  Ports			  [4, 1]
		  Position		  [510, 32, 570, 93]
		  ZOrder		  2
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk4"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1336"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk9"
		    SID			    "1344"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1345"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1346"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1338"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk4"
		    SID			    "1339"
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    Bias		    "[-534497978.746150]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1340"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/MinMax\nRunning\nResettable"
		    SourceType		    "MinMax Running Resettable"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    Function		    min
		    vinit		    0.0
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cfblk6"
		    SID			    "1341"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    }
		    Block {
		    BlockType		    Bias
		    Name		    "cfblk7"
		    SID			    "1342"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Bias		    "[-7392127.921040]"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk8"
		    SID			    "1343"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Value		    "[384843538.280715]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1337"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, -35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 45; -880, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, -45; -880, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 330, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "1347"
		  Ports			  [3, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1348"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk10"
		    SID			    "1357"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1358"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk12"
		    SID			    "1359"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    InputPortMap	    "u0"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1350"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1351"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1352"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "cfblk6"
		    SID			    "1353"
		    Ports		    [2, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk7"
		    SID			    "1354"
		    Ports		    [2, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "+-"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk8"
		    SID			    "1355"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    Operator		    "rSqrt"
		    AlgorithmType	    "Newton-Raphson"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk9"
		    SID			    "1356"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Math\nOperations/Slider\nGain"
		    SourceType		    "Slider Gain"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    gain		    1
		    low			    0
		    high		    2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1349"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [1200, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [75, 0; 0, -35; 165, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 45; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 475, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35; 325, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [560, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk6"
		  SID			  "1360"
		  Ports			  [3, 3]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk6"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1361"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk6"
		    SID			    "1366"
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk7"
		    SID			    "1367"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "cfblk3"
		    SID			    "1363"
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    Gain		    "[520587523.715455]"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk4"
		    SID			    "1364"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Assignment
		    Name		    "cfblk5"
		    SID			    "1365"
		    Ports		    [2, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    DiagnosticForDimensions "Warning"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1362"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk8"
		    SID			    "1368"
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk9"
		    SID			    "1369"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    3
		    Points		    [0, 35; -560, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 170, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 470, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [40, 0; 0, -15]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [75, 0; 0, 35; 165, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk8"
		  SID			  "1371"
		  Ports			  [1, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk9"
		  SID			  "1372"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1333"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    30
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    32
		    Points		    [0, 115; -720, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    26
		    Points		    [0, 35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    28
		    Points		    [75, 0; 0, 30; 805, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, -45; 635, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [0, -35; -565, 0; 0, 30]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    17
		    Points		    [0, 35; -400, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    3
		  }
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    22
		    Points		    [75, 0; 0, -35; 645, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [75, 0; 0, -35; 805, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk6"
		  SrcPort		  2
		  Points		  [5, 0; 0, 35; -245, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "cfblk6"
		  SrcPort		  3
		  Points		  [0, 15; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 40; -725, 0; 0, -30]
		  DstBlock		  "cfblk4"
		  DstPort		  3
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 40; -880, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  4
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, 35; -720, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  3
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [715, 0; 0, -150]
		  DstBlock		  "cfblk6"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1308"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk11"
	      SID		      "1377"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -1040, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 645, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [5, 0; 0, 50; -405, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [75, 0; 0, 35; 805, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk14"
	  SID			  "1378"
	  Ports			  [1, 2]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "cfblk14"
	    Location		    [433, 403, 931, 703]
	    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "1379"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk10"
	      SID		      "1388"
	      Ports		      [2, 2]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk10"
		Location		[433, 403, 931, 703]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1389"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk12"
		  SID			  "1400"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "2"
		}
		Block {
		  BlockType		  Polyval
		  Name			  "cfblk10"
		  SID			  "1398"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.087"
		  "801117e+001 ]"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk11"
		  SID			  "1399"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Value			  "[502168274.808116]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk14"
		  SID			  "1402"
		  Ports			  [1, 1]
		  Position		  [510, 180, 570, 240]
		  ZOrder		  12
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1391"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk4"
		  SID			  "1392"
		  Ports			  [1, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  LibraryVersion	  "2.31"
		  SourceBlock		  "pid_lib/PID Controller"
		  SourceType		  "PID 1dof"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  Controller		  PID
		  Form			  Parallel
		  TimeDomain		  "Discrete-time"
		  UseExternalTs		  off
		  SampleTime		  1
		  IntegratorMethod	  "Forward Euler"
		  FilterMethod		  "Forward Euler"
		  ControllerParametersSource internal
		  P			  1
		  I			  1
		  D			  0
		  UseFilter		  on
		  N			  100
		  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
		  ZeroCross		  on
		  InitialConditionSource  internal
		  InitialConditionForIntegrator	0
		  InitialConditionForFilter 0
		  DifferentiatorICPrevScaledInput 0
		  ExternalReset		  none
		  IgnoreLimit		  off
		  TrackingMode		  off
		  Kt			  1
		  LimitOutput		  off
		  SatLimitsSource	  internal
		  UpperSaturationLimit	  inf
		  LowerSaturationLimit	  "-inf"
		  LinearizeAsGain	  off
		  AntiWindupMode	  none
		  Kb			  1
		  RndMeth		  Floor
		  SaturateOnIntegerOverflow off
		  LockScale		  off
		  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  POutMin		  []
		  POutMax		  []
		  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  IOutMin		  []
		  IOutMax		  []
		  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DOutMin		  []
		  DOutMax		  []
		  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NOutMin		  []
		  NOutMax		  []
		  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumOutMin		  []
		  SumOutMax		  []
		  SaturationOutDataTypeStr "Inherit: Same as input"
		  SaturationOutMin	  []
		  SaturationOutMax	  []
		  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  PParamMin		  []
		  PParamMax		  []
		  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  IParamMin		  []
		  IParamMax		  []
		  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  DParamMin		  []
		  DParamMax		  []
		  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  NParamMin		  []
		  NParamMax		  []
		  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbParamMin		  []
		  KbParamMax		  []
		  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtParamMin		  []
		  KtParamMax		  []
		  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KbOutMin		  []
		  KbOutMax		  []
		  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  KtOutMin		  []
		  KtOutMax		  []
		  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
		  IntegratorOutMin	  []
		  IntegratorOutMax	  []
		  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  FilterOutMin		  []
		  FilterOutMax		  []
		  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1OutMin		  []
		  SumI1OutMax		  []
		  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2OutMin		  []
		  SumI2OutMax		  []
		  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3OutMin		  []
		  SumI3OutMax		  []
		  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4OutMin		  []
		  SumI4OutMax		  []
		  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDOutMin		  []
		  SumDOutMax		  []
		  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
		  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
		  DifferentiatorOutMin	  []
		  DifferentiatorOutMax	  []
		  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
		  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
		  FilterDiffOutCoefMin	  []
		  FilterDiffOutCoefMax	  []
		  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
		  ReciprocalOutMin	  []
		  ReciprocalOutMax	  []
		  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumDenOutMin		  []
		  SumDenOutMax		  []
		  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SumNumOutMin		  []
		  SumNumOutMax		  []
		  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
		  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  DivideOutMin		  []
		  DivideOutMax		  []
		  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UdiffTsProdOutMin	  []
		  UdiffTsProdOutMax	  []
		  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
		  NTsProdOutMin		  []
		  NTsProdOutMax		  []
		  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
		  UintegralTsProdOutMin	  []
		  UintegralTsProdOutMax	  []
		  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
		  UngainTsProdOutMin	  []
		  UngainTsProdOutMax	  []
		  IntegratorContinuousStateAttributes "''"
		  IntegratorStateMustResolveToSignalObject off
		  IntegratorRTWStateStorageClass Auto
		  FilterContinuousStateAttributes "''"
		  FilterStateMustResolveToSignalObject off
		  FilterRTWStateStorageClass Auto
		  ParallelPVariant	  InternalParameters
		  IdealPVariant		  Disabled
		  IVariant		  InternalParameters
		  DVariant		  InternalParameters
		  IntegratorVariant	  Discrete
		  SatVariant		  Disabled
		  AWVariant		  Passthrough
		  PCopyVariant		  Disabled
		  TRVariant		  Disabled
		  FdbkBlocksVariant	  Forward
		  IdealPFdbkVariant	  Disabled
		  SatFdbkVariant	  Disabled
		  DerivativeFilterVariant ForwardEulerFilter
		  NVariant		  InternalParameters
		  NCopyVariant		  Disabled
		  FilterICVariant	  InternalICsFilter
		  IntegratorICVariant	  InternalICs
		  ExternalResetVariant	  Disabled
		  TRSumVariant		  Passthrough
		  SumFdbkVariant	  Disabled
		  SumVariant		  Sum_PID
		  TsampFilterVariant	  InternalTs
		  TsampNgainVariant	  Passthrough
		  TsampIntegralVariant	  Passthrough
		  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
		  InitialConditionSetting Auto
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk5"
		  SID			  "1393"
		  Ports			  [1, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		  InputPortMap		  "u0"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk6"
		  SID			  "1394"
		  Ports			  [1, 1]
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
		  SourceType		  "Slider Gain"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  gain			  1
		  low			  0
		  high			  2
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk7"
		  SID			  "1395"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Sum
		  Name			  "cfblk8"
		  SID			  "1396"
		  Ports			  [2, 1]
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  IconShape		  "rectangular"
		  Inputs		  "+-"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk9"
		  SID			  "1397"
		  Ports			  [1, 1]
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
		  SourceType		  "Slider Gain"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  gain			  1
		  low			  0
		  high			  2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1390"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -2
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk13"
		  SID			  "1401"
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [85, 0; 0, -35; 315, 0]
		  DstBlock		  "cfblk6"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk12"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    3
		    Points		    [0, -115; -80, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    14
		    Points		    [75, 0; 0, -115; 805, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk9"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk11"
		  SrcPort		  1
		  Points		  [90, 0; 0, 35; 150, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35; 175, 0; 0, 70; 315, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [70, 0; 0, 35; 650, 0]
		  DstBlock		  "cfblk10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, -35; -720, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, 35; 325, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 115; -400, 0]
		  DstBlock		  "cfblk14"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "cfblk14"
		  SrcPort		  1
		  Points		  [395, 0; 0, -165]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      If
	      Name		      "cfblk11"
	      SID		      "1403"
	      Ports		      [1, 2]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      IfExpression	      "u1 >= 0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk13"
	      SID		      "1405"
	      Ports		      [3, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk13"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1406"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk6"
		  SID			  "1428"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk7"
		  SID			  "1429"
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  Port			  "3"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1407"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "if(u1 >= 0)"
		}
		Block {
		  BlockType		  DotProduct
		  Name			  "cfblk3"
		  SID			  "1409"
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk4"
		  SID			  "1410"
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  Value			  "[425190897.992781]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk5"
		  SID			  "1411"
		  Ports			  [4, 3]
		  Position		  [670, 32, 730, 93]
		  ZOrder		  3
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk5"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1412"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk11"
		    SID			    "1422"
		    Position		    [30, 180, 90, 240]
		    ZOrder		    11
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk12"
		    SID			    "1423"
		    Position		    [190, 180, 250, 240]
		    ZOrder		    12
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk13"
		    SID			    "1424"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    13
		    Port		    "4"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk10"
		    SID			    "1421"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    10
		    Value		    "[-920201909.130134]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk16"
		    SID			    "1427"
		    Ports		    [1, 1]
		    Position		    [830, 180, 890, 240]
		    ZOrder		    16
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    DiscreteFir
		    Name		    "cfblk3"
		    SID			    "1414"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    InputPortMap	    "u0"
		    OutputPortMap	    "o0"
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1415"
		    Ports		    [2, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    4
		    InputPortMap	    "u0,e6"
		    ShowEnablePort	    on
		    }
		    Block {
		    BlockType		    DiscreteFilter
		    Name		    "cfblk5"
		    SID			    "1416"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    5
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1417"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    6
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nFirst Order"
		    SourceType		    "First Order Transfer Fcn"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    PoleZ		    0.95
		    ICPrevOutput	    0.0
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "cfblk7"
		    SID			    "1418"
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    7
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "cfblk8"
		    SID			    "1419"
		    Ports		    [1, 2]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    8
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk9"
		    SID			    "1420"
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    9
		    Value		    "[124613080.242429]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1413"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk14"
		    SID			    "1425"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk15"
		    SID			    "1426"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    15
		    Port		    "3"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [90, 0; 0, -35; 310, 0]
		    DstBlock		    "cfblk15"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, -20; -1040, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk13"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 635, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 650, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk8"
		    SrcPort		    2
		    Points		    [0, 180; -720, 0]
		    DstBlock		    "cfblk14"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 155, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, 35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [75, 0; 0, 150]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk16"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1408"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk8"
		  SID			  "1430"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [70, 0; 0, -50; 170, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [90, 0; 0, -35; 150, 0]
		  DstBlock		  "cfblk8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [0, 40; -400, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [80, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    9
		    Points		    [40, 0; 0, 10]
		    DstBlock		    "cfblk5"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    10
		    Points		    [40, 0; 0, 25]
		    DstBlock		    "cfblk5"
		    DstPort		    4
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -20; -405, 0; 0, 50]
		  DstBlock		  "cfblk3"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cfblk14"
	      SID		      "1431"
	      Ports		      [4, 3, 0, 0, 0, 0, 0, 1]
	      Position		      [510, 182, 570, 243]
	      ZOrder		      12
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      System {
		Name			"cfblk14"
		Location		[342, 471, 840, 771]
		SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "cfblk1"
		  SID			  "1432"
		  Position		  [30, 30, 90, 90]
		  ZOrder		  -1
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk8"
		  SID			  "1456"
		  Position		  [1150, 30, 1210, 90]
		  ZOrder		  6
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk9"
		  SID			  "1457"
		  Position		  [1310, 30, 1370, 90]
		  ZOrder		  7
		  Port			  "3"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cfblk10"
		  SID			  "1458"
		  Position		  [1470, 30, 1530, 90]
		  ZOrder		  8
		  Port			  "4"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "1433"
		  Position		  [170, 15, 229, 43]
		  ZOrder		  -2
		  ActionPortLabel	  "else"
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk13"
		  SID			  "1461"
		  Ports			  [1, 1]
		  Position		  [350, 180, 410, 240]
		  ZOrder		  11
		  InputPortMap		  "u0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cfblk3"
		  SID			  "1435"
		  Ports			  [1, 1]
		  Position		  [350, 30, 410, 90]
		  ZOrder		  1
		  LibraryVersion	  "1.480"
		  SourceBlock		  "simulink/Discrete/Difference"
		  SourceType		  "Difference"
		  SourceProductBaseCode	  "SL"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  ContentPreviewEnabled	  off
		  ICPrevInput		  0.0
		  InputProcessing	  "Elements as channels (sample based)"
		  OutMin		  []
		  OutMax		  []
		  OutDataTypeStr	  "Inherit: Inherit via back propagation"
		  OutputDataTypeScalingMode "Inherit via back propagation"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  LockScale		  off
		  RndMeth		  Floor
		  DoSatur		  off
		}
		Block {
		  BlockType		  Delay
		  Name			  "cfblk4"
		  SID			  "1436"
		  Ports			  [2, 1]
		  Position		  [510, 30, 570, 90]
		  ZOrder		  2
		  InputPortMap		  "u0,p1"
		  DelayLengthSource	  "Input port"
		}
		Block {
		  BlockType		  Product
		  Name			  "cfblk5"
		  SID			  "1437"
		  Ports			  [2, 1]
		  Position		  [670, 30, 730, 90]
		  ZOrder		  3
		}
		Block {
		  BlockType		  Constant
		  Name			  "cfblk6"
		  SID			  "1438"
		  Position		  [830, 30, 890, 90]
		  ZOrder		  4
		  Value			  "[-779170689.762388]"
		  SampleTime		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cfblk7"
		  SID			  "1439"
		  Ports			  [2, 2]
		  Position		  [990, 30, 1050, 90]
		  ZOrder		  5
		  RequestExecContextInheritance	off
		  ContentPreviewEnabled	  on
		  System {
		    Name		    "cfblk7"
		    Location		    [433, 403, 931, 703]
		    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
		    Open		    off
		    PortBlocksUseCompactNotation off
		    SetExecutionDomain	    off
		    ExecutionDomainType	    "Deduce"
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SimulinkSubDomain	    "Simulink"
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk1"
		    SID			    "1440"
		    Position		    [30, 30, 90, 90]
		    ZOrder		    -1
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cfblk15"
		    SID			    "1454"
		    Position		    [670, 180, 730, 240]
		    ZOrder		    13
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Polyval
		    Name		    "cfblk10"
		    SID			    "1449"
		    Position		    [1470, 30, 1530, 90]
		    ZOrder		    8
		    Coefs		    "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8."
		    "087801117e+001 ]"
		    }
		    Block {
		    BlockType		    Math
		    Name		    "cfblk11"
		    SID			    "1450"
		    Ports		    [1, 1]
		    Position		    [30, 180, 90, 240]
		    ZOrder		    9
		    Operator		    "square"
		    }
		    Block {
		    BlockType		    Sin
		    Name		    "cfblk12"
		    SID			    "1451"
		    Ports		    [1, 1]
		    Position		    [190, 180, 250, 240]
		    ZOrder		    10
		    TimeSource		    "Use external signal"
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Sqrt
		    Name		    "cfblk13"
		    SID			    "1452"
		    Position		    [350, 180, 410, 240]
		    ZOrder		    11
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "cfblk14"
		    SID			    "1453"
		    Position		    [510, 180, 570, 240]
		    ZOrder		    12
		    Value		    "[-393313117.191703]"
		    SampleTime		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk3"
		    SID			    "1442"
		    Ports		    [1, 1]
		    Position		    [350, 30, 410, 90]
		    ZOrder		    1
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    Delay
		    Name		    "cfblk4"
		    SID			    "1443"
		    Ports		    [1, 1]
		    Position		    [510, 30, 570, 90]
		    ZOrder		    2
		    InputPortMap	    "u0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk5"
		    SID			    "1444"
		    Ports		    [1, 1]
		    Position		    [670, 30, 730, 90]
		    ZOrder		    3
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk6"
		    SID			    "1445"
		    Ports		    [1, 1]
		    Position		    [830, 30, 890, 90]
		    ZOrder		    4
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Transfer Fcn\nReal Zero"
		    SourceType		    "Transfer Fcn Real Zero"
		    SourceProductBaseCode   "SL"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    ContentPreviewEnabled   off
		    ZeroZ		    0.75
		    ICPrevInput		    0.0
		    InputProcessing	    "Elements as channels (sample based)"
		    RndMeth		    Floor
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cfblk7"
		    SID			    "1446"
		    Ports		    [1, 1]
		    Position		    [990, 30, 1050, 90]
		    ZOrder		    5
		    LibraryVersion	    "1.480"
		    SourceBlock		    "simulink/Discrete/Tapped Delay"
		    SourceType		    "Tapped Delay Line"
		    SourceProductBaseCode   "SL"
		    MultithreadedSim	    auto
		    vinit		    0.0
		    samptime		    -1
		    NumDelays		    1
		    DelayOrder		    Oldest
		    includeCurrent	    off
		    }
		    Block {
		    BlockType		    MinMax
		    Name		    "cfblk8"
		    SID			    "1447"
		    Ports		    [1, 1]
		    Position		    [1150, 30, 1210, 90]
		    ZOrder		    6
		    Function		    "max"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "cfblk9"
		    SID			    "1448"
		    Ports		    [1, 1]
		    Position		    [1310, 30, 1370, 90]
		    ZOrder		    7
		    IconShape		    "rectangular"
		    Inputs		    "+"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk2"
		    SID			    "1441"
		    Position		    [190, 30, 250, 90]
		    ZOrder		    -2
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cfblk16"
		    SID			    "1455"
		    Position		    [830, 180, 890, 240]
		    ZOrder		    14
		    Port		    "2"
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "cfblk7"
		    SrcPort		    1
		    Points		    [0, 115; -1040, 0]
		    DstBlock		    "cfblk11"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "cfblk4"
		    SrcPort		    1
		    Points		    [0, -35; -240, 0]
		    DstBlock		    "cfblk3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "cfblk12"
		    SrcPort		    1
		    Points		    [85, 0; 0, 35; 955, 0]
		    DstBlock		    "cfblk9"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "cfblk3"
		    SrcPort		    1
		    Points		    [0, 115; -240, 0]
		    DstBlock		    "cfblk12"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "cfblk1"
		    SrcPort		    1
		    Points		    [85, 0; 0, -45; 635, 0]
		    DstBlock		    "cfblk6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "cfblk11"
		    SrcPort		    1
		    Points		    [70, 0; 0, 45; 1290, 0]
		    DstBlock		    "cfblk10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "cfblk5"
		    SrcPort		    1
		    Points		    [70, 0; 0, 35; 175, 0; 0, -70; 155, 0]
		    DstBlock		    "cfblk8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "cfblk9"
		    SrcPort		    1
		    Points		    [0, -35; -720, 0]
		    DstBlock		    "cfblk5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "cfblk14"
		    SrcPort		    1
		    Points		    [90, 0; 0, -115; 310, 0]
		    DstBlock		    "cfblk7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "cfblk6"
		    SrcPort		    1
		    Points		    [0, 115; -80, 0]
		    DstBlock		    "cfblk16"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "cfblk8"
		    SrcPort		    1
		    Points		    [0, 115; -880, 0]
		    DstBlock		    "cfblk13"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "cfblk15"
		    SrcPort		    1
		    Points		    [0, -115; -560, 0]
		    DstBlock		    "cfblk2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "cfblk10"
		    SrcPort		    1
		    Points		    [0, -35; -1040, 0]
		    DstBlock		    "cfblk4"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk2"
		  SID			  "1434"
		  Position		  [190, 30, 250, 90]
		  ZOrder		  -3
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk11"
		  SID			  "1459"
		  Position		  [30, 180, 90, 240]
		  ZOrder		  9
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cfblk12"
		  SID			  "1460"
		  Position		  [190, 180, 250, 240]
		  ZOrder		  10
		  Port			  "3"
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "cfblk9"
		  SrcPort		  1
		  Points		  [0, 115; -1200, 0]
		  DstBlock		  "cfblk12"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "cfblk10"
		  SrcPort		  1
		  Points		  [0, -35; -1280, 0; 0, 140; -240, 0]
		  DstBlock		  "cfblk11"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "cfblk8"
		  SrcPort		  1
		  Points		  [0, 35; -560, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "cfblk5"
		  SrcPort		  1
		  Points		  [0, -35; -240, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "cfblk1"
		  SrcPort		  1
		  Points		  [85, 0; 0, 35; 315, 0]
		  DstBlock		  "cfblk4"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "cfblk4"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35; 325, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "cfblk7"
		  SrcPort		  1
		  Points		  [5, 0; 0, 50; -885, 0]
		  DstBlock		  "cfblk2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "cfblk6"
		  SrcPort		  1
		  Points		  [0, 35; -240, 0]
		  DstBlock		  "cfblk5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "cfblk7"
		  SrcPort		  2
		  Points		  [0, 20; -720, 0]
		  DstBlock		  "cfblk3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "cfblk3"
		  SrcPort		  1
		  Points		  [0, 115; -80, 0]
		  DstBlock		  "cfblk13"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "cfblk13"
		  SrcPort		  1
		  Points		  [560, 0]
		  DstBlock		  "cfblk7"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk15"
	      SID		      "1462"
	      Ports		      [1, 1]
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "1463"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "1464"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "1465"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk19"
	      SID		      "1466"
	      Ports		      [1, 1]
	      Position		      [1310, 180, 1370, 240]
	      ZOrder		      17
	      InputPortMap	      "u0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "1381"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductBaseCode   "SL"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "1382"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.480"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductBaseCode   "SL"
	      MultithreadedSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk5"
	      SID		      "1383"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk6"
	      SID		      "1384"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "cfblk7"
	      SID		      "1385"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "cfblk8"
	      SID		      "1386"
	      Ports		      [2, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      IconShape		      "rectangular"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "cfblk9"
	      SID		      "1387"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Value		      "[620593549.015156]"
	      SampleTime	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "1380"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk12"
	      SID		      "1404"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "2"
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[40, 0; 0, -15]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			23
		Points			[0, 115; -885, 0; 0, 45]
		DstBlock		"cfblk14"
		DstPort			3
	      }
	      Branch {
		ZOrder			24
		Points			[0, 115; -885, 0; 0, 60]
		DstBlock		"cfblk14"
		DstPort			4
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 110; -880, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [85, 0; 0, -100; 155, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk13"
	      SrcPort		      2
	      Points		      [0, 20; -250, 0; 0, -185]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 115; -80, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [70, 0; 0, -45; 660, 0; 0, 80; 150, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, -100; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "cfblk10"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			35
		Points			[0, 20; -400, 0]
		DstBlock		"cfblk8"
		DstPort			1
	      }
	      Branch {
		ZOrder			37
		Points			[0, 100; -240, 0]
		DstBlock		"cfblk19"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			18
		Points			[75, 0; 0, 35; 325, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			21
		Points			[75, 0; 0, 35; 645, 0]
		DstBlock		"cfblk8"
		DstPort			2
	      }
	      Branch {
		ZOrder			29
		Points			[75, 0; 0, 105; 325, 0]
		DstBlock		"cfblk16"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk14"
	      SrcPort		      3
	      Points		      [240, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [90, 0; 0, -30]
	      DstBlock		      "cfblk13"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "cfblk11"
	      SrcPort		      2
	      Points		      [75, 0; 0, -65; 370, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      ifaction
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [5, 0; 0, 130; -885, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, -45; -240, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, 40; -565, 0; 0, -40]
	      DstBlock		      "cfblk13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      31
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [75, 0; 0, 150]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [0, -50; -720, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "cfblk14"
	      SrcPort		      2
	      Points		      [75, 0; 0, 30; 485, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, 40; -880, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [0, -45; -885, 0; 0, 40]
	      DstBlock		      "cfblk14"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "1470"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "1471"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk20"
	  SID			  "1472"
	  Ports			  [1, 1]
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk21"
	  SID			  "1473"
	  Ports			  [1, 1]
	  Position		  [30, 330, 90, 390]
	  ZOrder		  19
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk3"
	  SID			  "651"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "652"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "2.31"
	  SourceBlock		  "pid_lib/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductBaseCode	  "SL"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  Form			  Parallel
	  TimeDomain		  "Discrete-time"
	  UseExternalTs		  off
	  SampleTime		  1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  UseFilter		  on
	  N			  100
	  b			  1
	  c			  1
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	  ZeroCross		  on
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  DifferentiatorICPrevScaledInput 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  TrackingMode		  off
	  Kt			  1
	  LimitOutput		  off
	  SatLimitsSource	  internal
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  PParamMin		  []
	  PParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI4OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4OutMin		  []
	  SumI4OutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI4AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  UdiffTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UdiffTsProdOutMin	  []
	  UdiffTsProdOutMax	  []
	  NTsProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NTsProdOutMin		  []
	  NTsProdOutMax		  []
	  UintegralTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
	  UintegralTsProdOutMin	  []
	  UintegralTsProdOutMax	  []
	  UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
	  UngainTsProdOutMin	  []
	  UngainTsProdOutMax	  []
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  ParallelPVariant	  InternalParameters
	  IdealPVariant		  Disabled
	  IVariant		  InternalParameters
	  DVariant		  InternalParameters
	  bVariant		  InternalParameters
	  cVariant		  InternalParameters
	  IntegratorVariant	  Discrete
	  SatVariant		  Disabled
	  AWVariant		  Passthrough
	  PCopyVariant		  Disabled
	  TRVariant		  Disabled
	  FdbkBlocksVariant	  Forward
	  IdealPFdbkVariant	  Disabled
	  SatFdbkVariant	  Disabled
	  DerivativeFilterVariant ForwardEulerFilter
	  NVariant		  InternalParameters
	  NCopyVariant		  Disabled
	  FilterICVariant	  InternalICsFilter
	  IntegratorICVariant	  InternalICs
	  ExternalResetVariant	  Disabled
	  TRSumVariant		  Passthrough
	  SumFdbkVariant	  Disabled
	  SumVariant		  Sum_PID
	  TsampFilterVariant	  InternalTs
	  TsampNgainVariant	  Passthrough
	  TsampIntegralVariant	  Passthrough
	  ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
	  InitialConditionSetting Auto
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk5"
	  SID			  "653"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk6"
	  SID			  "654"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Inputs		  "*"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk7"
	  SID			  "655"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk8"
	  SID			  "656"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk9"
	  SID			  "657"
	  Ports			  [2, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "650"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk17"
	  SID			  "1469"
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  Port			  "2"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [5, 0; 0, 135; -565, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [0, -20; -400, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 140, 0; 0, -200]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [85, 0; 0, 35; 475, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    28
	    Points		    [75, 0; 0, -35; 325, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk10"
	  SrcPort		  2
	  Points		  [5, 0; 0, -35; -245, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    10
	    Points		    [85, 0; 0, 35; 475, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    30
	    Points		    [0, 115; -245, 0; 0, 55]
	    DstBlock		    "cfblk13"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    39
	    Points		    [70, 0; 0, -35; 160, 0; 0, 50]
	    DstBlock		    "cfblk9"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    41
	    Points		    [0, 265; -1040, 0]
	    DstBlock		    "cfblk21"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk10"
	  SrcPort		  3
	  Points		  [0, 95; -1040, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 115; -1205, 0; 0, 50]
	  DstBlock		  "cfblk12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [90, 0; 0, -100; 310, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk14"
	  SrcPort		  2
	  Points		  [0, 30; -560, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  2
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk11"
	  SrcPort		  3
	  Points		  [75, 0; 0, -175]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -1205, 0; 0, 45]
	  DstBlock		  "cfblk11"
	  DstPort		  3
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    21
	    Points		    [75, 0; 0, -35; 640, 0; 0, 35]
	    DstBlock		    "cfblk10"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    26
	    Points		    [0, 115; -405, 0; 0, 35]
	    DstBlock		    "cfblk13"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    22
	    Points		    [0, 115; -405, 0; 0, 60]
	    DstBlock		    "cfblk11"
	    DstPort		    4
	  }
	  Branch {
	    ZOrder		    32
	    Points		    [40, 0; 0, 15]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [75, 0; 0, -20; 965, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -115; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "cfblk11"
	  SrcPort		  2
	  Points		  [75, 0; 0, 30; 1125, 0]
	  DstBlock		  "cfblk19"
	  DstPort		  1
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [75, 0; 0, -170]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "cfblk13"
	  SrcPort		  2
	  Points		  [90, 0; 0, 20; 950, 0]
	  DstBlock		  "cfblk20"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, -35; -1360, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [1355, 0; 0, -280]
	  DstBlock		  "cfblk10"
	  DstPort		  3
	}
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk11"
      SrcPort		      2
      Points		      [80, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [400, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			67
	Points			[75, 0; 0, 35]
	Branch {
	  ZOrder		  69
	  Points		  [0, 80; 325, 0]
	  Branch {
	    ZOrder		    37
	    DstBlock		    "cfblk17"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    39
	    Points		    [160, 0]
	    DstBlock		    "cfblk18"
	    DstPort		    1
	  }
	}
	Branch {
	  ZOrder		  18
	  Points		  [645, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  3
	}
      }
      Branch {
	ZOrder			6
	Points			[0, -35; -240, 0]
	DstBlock		"cfblk3"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [5, 0; 0, 50; -725, 0]
      DstBlock		      "cfblk5"
      DstPort		      2
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 960, 0; 0, 35]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk12"
      SrcPort		      2
      Points		      [560, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      34
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, 115; 325, 0]
      Branch {
	ZOrder			33
	DstBlock		"cfblk15"
	DstPort			1
      }
      Branch {
	ZOrder			35
	Points			[160, 0]
	DstBlock		"cfblk16"
	DstPort			1
      }
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 35; -400, 0]
      DstBlock		      "cfblk3"
      DstPort		      2
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk4"
      DstPort		      2
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			14
	DstBlock		"cfblk9"
	DstPort			2
      }
      Branch {
	ZOrder			24
	Points			[0, 35; 165, 0]
	DstBlock		"cfblk10"
	DstPort			2
      }
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [0, 100; -1360, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 115; -1360, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      25
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 115; -80, 0]
      DstBlock		      "cfblk13"
      DstPort		      1
    }
    Line {
      ZOrder		      26
      SrcBlock		      "cfblk13"
      SrcPort		      1
      Points		      [875, 0; 0, -170]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      27
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [75, 0; 0, -20; 325, 0]
      DstBlock		      "cfblk14"
      DstPort		      1
    }
    Line {
      ZOrder		      28
      SrcBlock		      "cfblk14"
      SrcPort		      1
      Points		      [555, 0; 0, -170]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      32
      SrcBlock		      "cfblk15"
      SrcPort		      1
      Points		      [400, 0]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
    Line {
      ZOrder		      36
      SrcBlock		      "cfblk16"
      SrcPort		      1
      Points		      [0, 35; -880, 0]
      DstBlock		      "cfblk11"
      DstPort		      2
    }
    Line {
      ZOrder		      38
      SrcBlock		      "cfblk17"
      SrcPort		      1
      Points		      [0, 35; -880, 0]
      DstBlock		      "cfblk12"
      DstPort		      2
    }
    Line {
      ZOrder		      40
      SrcBlock		      "cfblk18"
      SrcPort		      1
      Points		      [235, 0; 0, -165]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      41
      SrcBlock		      "cfblk12"
      SrcPort		      3
      Points		      [90, 0; 0, 15; 950, 0]
      DstBlock		      "cfblk19"
      DstPort		      1
    }
    Line {
      ZOrder		      42
      SrcBlock		      "cfblk19"
      SrcPort		      1
      Points		      [0, 45; -1370, 0; 0, -195]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
