
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402060 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41c000 <ferror@plt+0x1a000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <bcmp@plt>:
  401d20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <readdir@plt>:
  401d30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <realloc@plt>:
  401d40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <getc@plt>:
  401d50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <closedir@plt>:
  401d60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <close@plt>:
  401d70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <sigaction@plt>:
  401d80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <strrchr@plt>:
  401d90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <__gmon_start__@plt>:
  401da0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <fdopendir@plt>:
  401db0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <write@plt>:
  401dc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <abort@plt>:
  401dd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <mbsinit@plt>:
  401de0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41d000 <ferror@plt+0x1b000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x211c
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0x99a8
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0x9a28
  402058:	bl	401ce0 <__libc_start_main@plt>
  40205c:	bl	401dd0 <abort@plt>
  402060:	adrp	x0, 41c000 <ferror@plt+0x1a000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401da0 <__gmon_start__@plt>
  402070:	ret
  402074:	nop
  402078:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  40207c:	add	x0, x0, #0x310
  402080:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402084:	add	x1, x1, #0x310
  402088:	cmp	x1, x0
  40208c:	b.eq	4020a4 <ferror@plt+0xa4>  // b.none
  402090:	adrp	x1, 409000 <ferror@plt+0x7000>
  402094:	ldr	x1, [x1, #2648]
  402098:	cbz	x1, 4020a4 <ferror@plt+0xa4>
  40209c:	mov	x16, x1
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  4020ac:	add	x0, x0, #0x310
  4020b0:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4020b4:	add	x1, x1, #0x310
  4020b8:	sub	x1, x1, x0
  4020bc:	lsr	x2, x1, #63
  4020c0:	add	x1, x2, x1, asr #3
  4020c4:	cmp	xzr, x1, asr #1
  4020c8:	asr	x1, x1, #1
  4020cc:	b.eq	4020e4 <ferror@plt+0xe4>  // b.none
  4020d0:	adrp	x2, 409000 <ferror@plt+0x7000>
  4020d4:	ldr	x2, [x2, #2656]
  4020d8:	cbz	x2, 4020e4 <ferror@plt+0xe4>
  4020dc:	mov	x16, x2
  4020e0:	br	x16
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-32]!
  4020ec:	mov	x29, sp
  4020f0:	str	x19, [sp, #16]
  4020f4:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4020f8:	ldrb	w0, [x19, #848]
  4020fc:	cbnz	w0, 40210c <ferror@plt+0x10c>
  402100:	bl	402078 <ferror@plt+0x78>
  402104:	mov	w0, #0x1                   	// #1
  402108:	strb	w0, [x19, #848]
  40210c:	ldr	x19, [sp, #16]
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	b	4020a8 <ferror@plt+0xa8>
  40211c:	sub	sp, sp, #0x150
  402120:	mov	w8, #0x6365                	// #25445
  402124:	stp	x29, x30, [sp, #240]
  402128:	add	x29, sp, #0xf0
  40212c:	movk	w8, #0x6f68, lsl #16
  402130:	stp	x28, x27, [sp, #256]
  402134:	stp	x26, x25, [sp, #272]
  402138:	stp	x24, x23, [sp, #288]
  40213c:	stp	x22, x21, [sp, #304]
  402140:	stp	x20, x19, [sp, #320]
  402144:	sturb	wzr, [x29, #-16]
  402148:	stur	w8, [x29, #-20]
  40214c:	ldr	x8, [x1]
  402150:	mov	x27, x1
  402154:	mov	w19, w0
  402158:	cbz	x8, 402164 <ferror@plt+0x164>
  40215c:	mov	x0, x8
  402160:	b	40216c <ferror@plt+0x16c>
  402164:	adrp	x0, 409000 <ferror@plt+0x7000>
  402168:	add	x0, x0, #0xe95
  40216c:	bl	406aa4 <ferror@plt+0x4aa4>
  402170:	bl	405288 <ferror@plt+0x3288>
  402174:	bl	401c50 <getpid@plt>
  402178:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40217c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402180:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402184:	str	w0, [x8, #856]
  402188:	add	x1, x1, #0xaef
  40218c:	mov	w0, #0x6                   	// #6
  402190:	str	wzr, [x9, #860]
  402194:	bl	401ff0 <setlocale@plt>
  402198:	adrp	x21, 40b000 <ferror@plt+0x9000>
  40219c:	add	x21, x21, #0x9f7
  4021a0:	adrp	x1, 409000 <ferror@plt+0x7000>
  4021a4:	add	x1, x1, #0xe9b
  4021a8:	mov	x0, x21
  4021ac:	bl	401cd0 <bindtextdomain@plt>
  4021b0:	mov	x0, x21
  4021b4:	bl	401df0 <textdomain@plt>
  4021b8:	adrp	x0, 405000 <ferror@plt+0x3000>
  4021bc:	add	x0, x0, #0xc6c
  4021c0:	bl	409a30 <ferror@plt+0x7a30>
  4021c4:	cbnz	w0, 402d10 <ferror@plt+0xd10>
  4021c8:	adrp	x0, 403000 <ferror@plt+0x1000>
  4021cc:	add	x0, x0, #0x4a8
  4021d0:	bl	409a30 <ferror@plt+0x7a30>
  4021d4:	cbnz	w0, 402d10 <ferror@plt+0xd10>
  4021d8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4021dc:	add	x21, x21, #0x360
  4021e0:	mov	w1, #0x800                 	// #2048
  4021e4:	mov	x0, x21
  4021e8:	bl	404fbc <ferror@plt+0x2fbc>
  4021ec:	sub	w8, w0, #0x1
  4021f0:	cmp	w8, #0x2
  4021f4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4021f8:	mov	w20, w0
  4021fc:	str	w0, [sp, #16]
  402200:	b.cs	402210 <ferror@plt+0x210>  // b.hs, b.nlast
  402204:	adrp	x8, 403000 <ferror@plt+0x1000>
  402208:	add	x8, x8, #0x538
  40220c:	b	40225c <ferror@plt+0x25c>
  402210:	mov	w0, wzr
  402214:	bl	401f30 <sysconf@plt>
  402218:	cmp	x0, #0x1
  40221c:	b.lt	4027d0 <ferror@plt+0x7d0>  // b.tstop
  402220:	subs	x8, x0, #0x800
  402224:	b.le	402e60 <ferror@plt+0xe60>
  402228:	ldr	x9, [x22, #888]
  40222c:	cmp	x9, x8
  402230:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  402234:	str	x8, [x22, #888]
  402238:	cmp	x8, #0x7ff
  40223c:	b.ls	4027dc <ferror@plt+0x7dc>  // b.plast
  402240:	adrp	x8, 403000 <ferror@plt+0x1000>
  402244:	add	x8, x8, #0x564
  402248:	mov	x0, x21
  40224c:	str	x8, [x21, #64]
  402250:	bl	4050b8 <ferror@plt+0x30b8>
  402254:	adrp	x8, 403000 <ferror@plt+0x1000>
  402258:	add	x8, x8, #0x4a4
  40225c:	adrp	x9, 402000 <ferror@plt>
  402260:	add	x9, x9, #0xee8
  402264:	str	x9, [sp, #48]
  402268:	adrp	x9, 40b000 <ferror@plt+0x9000>
  40226c:	add	x9, x9, #0xcd0
  402270:	adrp	x24, 409000 <ferror@plt+0x7000>
  402274:	adrp	x23, 409000 <ferror@plt+0x7000>
  402278:	adrp	x21, 409000 <ferror@plt+0x7000>
  40227c:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402280:	str	x8, [sp, #24]
  402284:	mov	w8, wzr
  402288:	str	x9, [sp, #40]
  40228c:	mov	w26, #0x1                   	// #1
  402290:	add	x24, x24, #0xf25
  402294:	add	x23, x23, #0xc30
  402298:	add	x21, x21, #0xa68
  40229c:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4022a0:	add	x25, x25, #0x390
  4022a4:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4022a8:	mov	w9, #0x1                   	// #1
  4022ac:	str	w9, [sp, #20]
  4022b0:	sub	x4, x29, #0xc
  4022b4:	mov	w0, w19
  4022b8:	mov	x1, x27
  4022bc:	mov	x2, x24
  4022c0:	mov	x3, x23
  4022c4:	mov	w28, w8
  4022c8:	bl	401e00 <getopt_long@plt>
  4022cc:	sub	w8, w0, #0x30
  4022d0:	cmp	w8, #0xd0
  4022d4:	b.hi	402650 <ferror@plt+0x650>  // b.pmore
  4022d8:	adr	x9, 4022b0 <ferror@plt+0x2b0>
  4022dc:	ldrh	w10, [x21, x8, lsl #1]
  4022e0:	add	x9, x9, x10, lsl #2
  4022e4:	mov	w8, #0x1                   	// #1
  4022e8:	br	x9
  4022ec:	ldr	x8, [x22, #800]
  4022f0:	cbz	x8, 402330 <ferror@plt+0x330>
  4022f4:	ldrb	w9, [x8]
  4022f8:	cbz	w9, 402330 <ferror@plt+0x330>
  4022fc:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402300:	str	x8, [x9, #960]
  402304:	mov	w8, w28
  402308:	b	4022b0 <ferror@plt+0x2b0>
  40230c:	ldr	x8, [x22, #800]
  402310:	adrp	x9, 409000 <ferror@plt+0x7000>
  402314:	add	x9, x9, #0xf46
  402318:	stp	xzr, xzr, [x25, #24]
  40231c:	cmp	x8, #0x0
  402320:	csel	x8, x9, x8, eq  // eq = none
  402324:	str	x8, [x25]
  402328:	mov	w8, w28
  40232c:	b	4022b0 <ferror@plt+0x2b0>
  402330:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402334:	str	xzr, [x8, #960]
  402338:	mov	w8, w28
  40233c:	b	4022b0 <ferror@plt+0x2b0>
  402340:	ldr	x8, [sp, #24]
  402344:	blr	x8
  402348:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  40234c:	ldr	x0, [x22, #800]
  402350:	ldr	x3, [x26, #872]
  402354:	mov	w1, #0x73                  	// #115
  402358:	mov	w2, #0x1                   	// #1
  40235c:	mov	w4, wzr
  402360:	bl	404134 <ferror@plt+0x2134>
  402364:	ldr	x8, [x26, #872]
  402368:	mov	x9, x26
  40236c:	mov	x26, x0
  402370:	cmp	x0, x8
  402374:	b.ls	4023cc <ferror@plt+0x3cc>  // b.plast
  402378:	adrp	x1, 409000 <ferror@plt+0x7000>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	mov	x0, xzr
  402384:	add	x1, x1, #0xf49
  402388:	mov	x25, x24
  40238c:	mov	x24, x23
  402390:	mov	x23, x21
  402394:	mov	x21, x9
  402398:	bl	401f40 <dcgettext@plt>
  40239c:	ldr	x4, [x21, #872]
  4023a0:	mov	x2, x0
  4023a4:	mov	w0, wzr
  4023a8:	mov	w1, wzr
  4023ac:	mov	x3, x26
  4023b0:	bl	401b60 <error@plt>
  4023b4:	ldr	x26, [x21, #872]
  4023b8:	mov	x21, x23
  4023bc:	mov	x23, x24
  4023c0:	mov	x24, x25
  4023c4:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4023c8:	add	x25, x25, #0x390
  4023cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023d0:	str	x26, [x8, #888]
  4023d4:	mov	w8, w28
  4023d8:	mov	w26, #0x1                   	// #1
  4023dc:	b	4022b0 <ferror@plt+0x2b0>
  4023e0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023e4:	strb	w26, [x8, #970]
  4023e8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4023ec:	strb	w26, [x8, #968]
  4023f0:	mov	w8, w28
  4023f4:	b	4022b0 <ferror@plt+0x2b0>
  4023f8:	str	w26, [x20, #864]
  4023fc:	mov	w8, w28
  402400:	b	4022b0 <ferror@plt+0x2b0>
  402404:	ldr	x26, [x22, #800]
  402408:	mov	w1, #0x3d                  	// #61
  40240c:	mov	x0, x26
  402410:	bl	401e80 <strchr@plt>
  402414:	cbnz	x0, 402db0 <ferror@plt+0xdb0>
  402418:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40241c:	mov	x0, x26
  402420:	str	x26, [x8, #976]
  402424:	bl	401ef0 <unsetenv@plt>
  402428:	mov	w8, w28
  40242c:	mov	w26, #0x1                   	// #1
  402430:	cbz	w0, 4022b0 <ferror@plt+0x2b0>
  402434:	b	402de0 <ferror@plt+0xde0>
  402438:	ldr	x0, [x22, #800]
  40243c:	cbz	x0, 4025b8 <ferror@plt+0x5b8>
  402440:	mov	w1, #0x6c                  	// #108
  402444:	b	402450 <ferror@plt+0x450>
  402448:	ldr	x0, [x22, #800]
  40244c:	mov	w1, #0x4c                  	// #76
  402450:	mov	w2, #0x1                   	// #1
  402454:	mov	x3, #0xffffffffffffffff    	// #-1
  402458:	mov	w4, #0x1                   	// #1
  40245c:	bl	404134 <ferror@plt+0x2134>
  402460:	stp	x0, xzr, [x25, #24]
  402464:	str	xzr, [x25]
  402468:	mov	w8, w28
  40246c:	b	4022b0 <ferror@plt+0x2b0>
  402470:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402474:	strb	w26, [x8, #969]
  402478:	mov	w8, w28
  40247c:	b	4022b0 <ferror@plt+0x2b0>
  402480:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402484:	strb	wzr, [x8, #952]
  402488:	adrp	x8, 403000 <ferror@plt+0x1000>
  40248c:	add	x8, x8, #0xcc8
  402490:	str	x8, [sp, #48]
  402494:	mov	w8, w28
  402498:	b	4022b0 <ferror@plt+0x2b0>
  40249c:	str	wzr, [sp, #20]
  4024a0:	mov	w8, w28
  4024a4:	b	4022b0 <ferror@plt+0x2b0>
  4024a8:	ldr	x26, [x22, #800]
  4024ac:	str	x19, [sp, #32]
  4024b0:	mov	x20, x27
  4024b4:	mov	x0, x26
  4024b8:	bl	401b30 <strlen@plt>
  4024bc:	ldrb	w8, [x26]
  4024c0:	cmp	x0, #0x1
  4024c4:	b.ne	402568 <ferror@plt+0x568>  // b.any
  4024c8:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4024cc:	ldr	x19, [sp, #32]
  4024d0:	strb	w8, [x9, #952]
  4024d4:	adrp	x8, 403000 <ferror@plt+0x1000>
  4024d8:	add	x8, x8, #0xcc8
  4024dc:	str	x8, [sp, #48]
  4024e0:	mov	w8, w28
  4024e4:	mov	x27, x20
  4024e8:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  4024ec:	mov	w26, #0x1                   	// #1
  4024f0:	b	4022b0 <ferror@plt+0x2b0>
  4024f4:	ldr	x0, [x22, #800]
  4024f8:	mov	w1, #0x50                  	// #80
  4024fc:	mov	w3, #0x7fffffff            	// #2147483647
  402500:	mov	w4, #0x1                   	// #1
  402504:	mov	x2, xzr
  402508:	bl	404134 <ferror@plt+0x2134>
  40250c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402510:	str	w0, [x8, #672]
  402514:	mov	w8, w28
  402518:	b	4022b0 <ferror@plt+0x2b0>
  40251c:	ldr	x0, [x22, #800]
  402520:	mov	w1, #0x6e                  	// #110
  402524:	mov	w2, #0x1                   	// #1
  402528:	mov	x3, #0xffffffffffffffff    	// #-1
  40252c:	mov	w4, #0x1                   	// #1
  402530:	bl	404134 <ferror@plt+0x2134>
  402534:	cmp	x0, #0x1
  402538:	stp	xzr, x0, [x25, #24]
  40253c:	b.ne	4025a8 <ferror@plt+0x5a8>  // b.any
  402540:	ldr	x8, [x25]
  402544:	cbz	x8, 4025a8 <ferror@plt+0x5a8>
  402548:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40254c:	str	xzr, [x8, #944]
  402550:	mov	w8, w28
  402554:	b	4022b0 <ferror@plt+0x2b0>
  402558:	ldr	x8, [x22, #800]
  40255c:	str	x8, [sp, #40]
  402560:	mov	w8, w28
  402564:	b	4022b0 <ferror@plt+0x2b0>
  402568:	cmp	w8, #0x5c
  40256c:	b.ne	402d3c <ferror@plt+0xd3c>  // b.any
  402570:	mov	x27, x26
  402574:	ldrb	w19, [x27, #1]!
  402578:	sub	w8, w19, #0x5c
  40257c:	cmp	w8, #0x1a
  402580:	b.hi	4025c0 <ferror@plt+0x5c0>  // b.pmore
  402584:	adrp	x11, 409000 <ferror@plt+0x7000>
  402588:	add	x11, x11, #0xc0a
  40258c:	adr	x9, 4024c8 <ferror@plt+0x4c8>
  402590:	ldrb	w10, [x11, x8]
  402594:	add	x9, x9, x10, lsl #2
  402598:	mov	w8, #0x7                   	// #7
  40259c:	br	x9
  4025a0:	mov	w8, #0x5c                  	// #92
  4025a4:	b	4024c8 <ferror@plt+0x4c8>
  4025a8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4025ac:	str	xzr, [x8, #912]
  4025b0:	mov	w8, w28
  4025b4:	b	4022b0 <ferror@plt+0x2b0>
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	b	402460 <ferror@plt+0x460>
  4025c0:	cmp	w19, #0x78
  4025c4:	b.ne	402604 <ferror@plt+0x604>  // b.any
  4025c8:	add	x27, x26, #0x2
  4025cc:	mov	w19, #0x10                  	// #16
  4025d0:	b	402618 <ferror@plt+0x618>
  4025d4:	mov	w8, #0xd                   	// #13
  4025d8:	b	4024c8 <ferror@plt+0x4c8>
  4025dc:	mov	w8, #0x9                   	// #9
  4025e0:	b	4024c8 <ferror@plt+0x4c8>
  4025e4:	mov	w8, #0xb                   	// #11
  4025e8:	b	4024c8 <ferror@plt+0x4c8>
  4025ec:	mov	w8, #0x8                   	// #8
  4025f0:	b	4024c8 <ferror@plt+0x4c8>
  4025f4:	mov	w8, #0xc                   	// #12
  4025f8:	b	4024c8 <ferror@plt+0x4c8>
  4025fc:	mov	w8, #0xa                   	// #10
  402600:	b	4024c8 <ferror@plt+0x4c8>
  402604:	bl	401e30 <__ctype_b_loc@plt>
  402608:	ldr	x8, [x0]
  40260c:	ldrh	w8, [x8, x19, lsl #1]
  402610:	tbz	w8, #11, 402d48 <ferror@plt+0xd48>
  402614:	mov	w19, #0x8                   	// #8
  402618:	bl	401fb0 <__errno_location@plt>
  40261c:	str	wzr, [x0]
  402620:	add	x1, sp, #0x38
  402624:	mov	x0, x27
  402628:	mov	w2, w19
  40262c:	str	xzr, [sp, #56]
  402630:	bl	401b20 <strtoul@plt>
  402634:	cmp	x0, #0x100
  402638:	b.cs	402d70 <ferror@plt+0xd70>  // b.hs, b.nlast
  40263c:	ldr	x27, [sp, #56]
  402640:	ldrb	w9, [x27]
  402644:	cbnz	w9, 402d84 <ferror@plt+0xd84>
  402648:	mov	x8, x0
  40264c:	b	4024c8 <ferror@plt+0x4c8>
  402650:	cmn	w0, #0x1
  402654:	b.ne	402d00 <ferror@plt+0xd00>  // b.any
  402658:	ldr	x8, [sp, #48]
  40265c:	adrp	x9, 403000 <ferror@plt+0x1000>
  402660:	add	x9, x9, #0xcc8
  402664:	cmp	x8, x9
  402668:	b.ne	40269c <ferror@plt+0x69c>  // b.any
  40266c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402670:	ldr	x8, [x8, #960]
  402674:	cbz	x8, 40269c <ferror@plt+0x69c>
  402678:	adrp	x1, 409000 <ferror@plt+0x7000>
  40267c:	add	x1, x1, #0xfeb
  402680:	mov	w2, #0x5                   	// #5
  402684:	mov	x0, xzr
  402688:	bl	401f40 <dcgettext@plt>
  40268c:	mov	x2, x0
  402690:	mov	w0, wzr
  402694:	mov	w1, wzr
  402698:	bl	401b60 <error@plt>
  40269c:	ldr	x8, [sp, #24]
  4026a0:	blr	x8
  4026a4:	ldr	x21, [sp, #40]
  4026a8:	ldr	w8, [sp, #16]
  4026ac:	cbnz	w8, 402e40 <ferror@plt+0xe40>
  4026b0:	add	x9, sp, #0x38
  4026b4:	adrp	x8, 404000 <ferror@plt+0x2000>
  4026b8:	add	x22, x9, #0x8
  4026bc:	add	x8, x8, #0x280
  4026c0:	mov	x0, x22
  4026c4:	str	x8, [sp, #56]
  4026c8:	bl	401cb0 <sigemptyset@plt>
  4026cc:	add	x1, sp, #0x38
  4026d0:	mov	w0, #0xa                   	// #10
  4026d4:	mov	x2, xzr
  4026d8:	str	wzr, [sp, #192]
  4026dc:	bl	401d80 <sigaction@plt>
  4026e0:	cbz	w0, 402710 <ferror@plt+0x710>
  4026e4:	bl	401fb0 <__errno_location@plt>
  4026e8:	ldr	w23, [x0]
  4026ec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4026f0:	add	x1, x1, #0x3d
  4026f4:	mov	w2, #0x5                   	// #5
  4026f8:	mov	x0, xzr
  4026fc:	bl	401f40 <dcgettext@plt>
  402700:	mov	x2, x0
  402704:	mov	w0, wzr
  402708:	mov	w1, w23
  40270c:	bl	401b60 <error@plt>
  402710:	adrp	x8, 404000 <ferror@plt+0x2000>
  402714:	add	x8, x8, #0x2b0
  402718:	mov	x0, x22
  40271c:	mov	x23, x20
  402720:	str	x8, [sp, #56]
  402724:	bl	401cb0 <sigemptyset@plt>
  402728:	add	x1, sp, #0x38
  40272c:	mov	w0, #0xc                   	// #12
  402730:	mov	x2, xzr
  402734:	str	wzr, [sp, #192]
  402738:	bl	401d80 <sigaction@plt>
  40273c:	cbz	w0, 40276c <ferror@plt+0x76c>
  402740:	bl	401fb0 <__errno_location@plt>
  402744:	ldr	w22, [x0]
  402748:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40274c:	add	x1, x1, #0x5f
  402750:	mov	w2, #0x5                   	// #5
  402754:	mov	x0, xzr
  402758:	bl	401f40 <dcgettext@plt>
  40275c:	mov	x2, x0
  402760:	mov	w0, wzr
  402764:	mov	w1, w22
  402768:	bl	401b60 <error@plt>
  40276c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402770:	add	x1, x1, #0xcd0
  402774:	mov	x0, x21
  402778:	bl	401e20 <strcmp@plt>
  40277c:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  402780:	cbz	w0, 4027fc <ferror@plt+0x7fc>
  402784:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402788:	mov	w9, #0x1                   	// #1
  40278c:	mov	x0, x21
  402790:	mov	w1, wzr
  402794:	strb	w9, [x8, #992]
  402798:	bl	405524 <ferror@plt+0x3524>
  40279c:	tbnz	w0, #31, 402e80 <ferror@plt+0xe80>
  4027a0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4027a4:	add	x1, x1, #0x3c4
  4027a8:	mov	w22, w0
  4027ac:	bl	401d00 <fdopen@plt>
  4027b0:	cbz	x0, 402e8c <ferror@plt+0xe8c>
  4027b4:	str	x0, [x20, #984]
  4027b8:	b	402808 <ferror@plt+0x808>
  4027bc:	adrp	x0, 409000 <ferror@plt+0x7000>
  4027c0:	add	x0, x0, #0xe95
  4027c4:	bl	405868 <ferror@plt+0x3868>
  4027c8:	mov	w0, wzr
  4027cc:	b	402b64 <ferror@plt+0xb64>
  4027d0:	ldr	x8, [x22, #888]
  4027d4:	cmp	x8, #0x7ff
  4027d8:	b.hi	402240 <ferror@plt+0x240>  // b.pmore
  4027dc:	adrp	x0, 409000 <ferror@plt+0x7000>
  4027e0:	adrp	x1, 409000 <ferror@plt+0x7000>
  4027e4:	adrp	x3, 409000 <ferror@plt+0x7000>
  4027e8:	add	x0, x0, #0xf0a
  4027ec:	add	x1, x1, #0xeeb
  4027f0:	add	x3, x3, #0xef3
  4027f4:	mov	w2, #0x1f5                 	// #501
  4027f8:	bl	401fa0 <__assert_fail@plt>
  4027fc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402800:	ldr	x8, [x8, #824]
  402804:	str	x8, [x20, #984]
  402808:	ldr	x8, [x25]
  40280c:	mov	x20, x19
  402810:	cbnz	x8, 40281c <ferror@plt+0x81c>
  402814:	ldr	x8, [x25, #24]
  402818:	cbz	x8, 402824 <ferror@plt+0x824>
  40281c:	mov	w8, #0x1                   	// #1
  402820:	str	w8, [x23, #864]
  402824:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402828:	ldr	w8, [x25, #808]
  40282c:	cmp	w8, w20
  402830:	b.ne	402848 <ferror@plt+0x848>  // b.any
  402834:	sub	x27, x29, #0x20
  402838:	sub	x8, x29, #0x14
  40283c:	mov	w20, #0x1                   	// #1
  402840:	str	wzr, [x25, #808]
  402844:	stur	x8, [x29, #-32]
  402848:	str	x20, [sp, #32]
  40284c:	cbnz	w28, 402b84 <ferror@plt+0xb84>
  402850:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402854:	add	x19, x19, #0x378
  402858:	ldr	x8, [x19]
  40285c:	add	x0, x8, #0x1
  402860:	bl	408bbc <ferror@plt+0x6bbc>
  402864:	ldr	x8, [x19]
  402868:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  40286c:	str	x0, [x26, #1000]
  402870:	add	x0, x8, #0x1
  402874:	bl	408bbc <ferror@plt+0x6bbc>
  402878:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40287c:	str	x0, [x8, #1032]
  402880:	mov	w0, #0x11                  	// #17
  402884:	mov	x1, xzr
  402888:	bl	401c30 <signal@plt>
  40288c:	ldr	x8, [x19, #24]
  402890:	cbz	x8, 402a20 <ferror@plt+0xa20>
  402894:	sbfiz	x0, x20, #3, #32
  402898:	bl	408bbc <ferror@plt+0x6bbc>
  40289c:	ldrsw	x8, [x25, #808]
  4028a0:	str	x0, [sp, #40]
  4028a4:	cmp	w8, w20
  4028a8:	b.ge	4028d8 <ferror@plt+0x8d8>  // b.tcont
  4028ac:	ldp	x9, x11, [sp, #32]
  4028b0:	lsl	x10, x8, #3
  4028b4:	add	x19, x27, x10
  4028b8:	sxtw	x9, w9
  4028bc:	add	x20, x11, x10
  4028c0:	sub	x22, x9, x8
  4028c4:	ldr	x0, [x19], #8
  4028c8:	bl	401b30 <strlen@plt>
  4028cc:	subs	x22, x22, #0x1
  4028d0:	str	x0, [x20], #8
  4028d4:	b.ne	4028c4 <ferror@plt+0x8c4>  // b.any
  4028d8:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4028dc:	add	x19, x19, #0x388
  4028e0:	ldr	x0, [x19, #8]
  4028e4:	mov	x28, x27
  4028e8:	bl	401b30 <strlen@plt>
  4028ec:	ldr	x8, [sp, #48]
  4028f0:	str	x0, [x19]
  4028f4:	blr	x8
  4028f8:	ldr	x19, [sp, #32]
  4028fc:	cmn	w0, #0x1
  402900:	b.eq	402b50 <ferror@plt+0xb50>  // b.none
  402904:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402908:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  40290c:	mov	w24, w0
  402910:	sub	w8, w19, #0x2
  402914:	add	x22, x22, #0x360
  402918:	add	x23, x23, #0x3f0
  40291c:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  402920:	str	w8, [sp, #24]
  402924:	b	402950 <ferror@plt+0x950>
  402928:	mov	x0, x22
  40292c:	mov	x1, x23
  402930:	bl	404b34 <ferror@plt+0x2b34>
  402934:	ldr	x8, [sp, #48]
  402938:	blr	x8
  40293c:	ldr	x19, [sp, #32]
  402940:	mov	w24, w0
  402944:	cmn	w0, #0x1
  402948:	mov	x25, x21
  40294c:	b.eq	402b50 <ferror@plt+0xb50>  // b.none
  402950:	mov	x0, x22
  402954:	mov	x1, x23
  402958:	bl	404f28 <ferror@plt+0x2f28>
  40295c:	ldrsw	x8, [x25, #808]
  402960:	ldr	x10, [sp, #40]
  402964:	ldrb	w9, [x27, #1088]
  402968:	str	xzr, [x23, #32]
  40296c:	lsl	x8, x8, #3
  402970:	ldr	x10, [x10, x8]
  402974:	ldr	x2, [x28, x8]
  402978:	mvn	w8, w9
  40297c:	and	w6, w8, #0x1
  402980:	add	x3, x10, #0x1
  402984:	mov	x0, x22
  402988:	mov	x1, x23
  40298c:	mov	x4, xzr
  402990:	mov	x5, xzr
  402994:	bl	4048e0 <ferror@plt+0x28e0>
  402998:	ldr	w8, [x25, #808]
  40299c:	mov	x21, x25
  4029a0:	mov	w10, #0x1                   	// #1
  4029a4:	strb	w10, [x27, #1088]
  4029a8:	add	w9, w8, #0x1
  4029ac:	cmp	w9, w19
  4029b0:	b.ge	402928 <ferror@plt+0x928>  // b.tcont
  4029b4:	ldr	w11, [sp, #24]
  4029b8:	sxtw	x10, w24
  4029bc:	sbfiz	x9, x9, #3, #32
  4029c0:	sub	x24, x10, #0x1
  4029c4:	sub	w19, w11, w8
  4029c8:	ldr	x8, [sp, #40]
  4029cc:	add	x25, x28, x9
  4029d0:	add	x20, x8, x9
  4029d4:	mov	w8, #0x1                   	// #1
  4029d8:	ldr	x2, [x25]
  4029dc:	ldr	x3, [x20]
  4029e0:	ldr	x6, [x26, #1000]
  4029e4:	mvn	w8, w8
  4029e8:	and	w8, w8, #0x1
  4029ec:	mov	x0, x22
  4029f0:	mov	x1, x23
  4029f4:	mov	x4, xzr
  4029f8:	mov	x5, xzr
  4029fc:	mov	x7, x24
  402a00:	str	w8, [sp]
  402a04:	bl	404768 <ferror@plt+0x2768>
  402a08:	cbz	w19, 402928 <ferror@plt+0x928>
  402a0c:	ldrb	w8, [x27, #1088]
  402a10:	add	x25, x25, #0x8
  402a14:	add	x20, x20, #0x8
  402a18:	sub	w19, w19, #0x1
  402a1c:	b	4029d8 <ferror@plt+0x9d8>
  402a20:	ldr	w8, [x25, #808]
  402a24:	cmp	w8, w20
  402a28:	b.ge	402a88 <ferror@plt+0xa88>  // b.tcont
  402a2c:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  402a30:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402a34:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402a38:	add	x21, x21, #0x360
  402a3c:	add	x22, x22, #0x3f0
  402a40:	ldr	x23, [x27, w8, sxtw #3]
  402a44:	mov	x0, x23
  402a48:	bl	401b30 <strlen@plt>
  402a4c:	ldrb	w8, [x19, #1088]
  402a50:	add	x3, x0, #0x1
  402a54:	mov	x0, x21
  402a58:	mov	x1, x22
  402a5c:	mvn	w8, w8
  402a60:	and	w6, w8, #0x1
  402a64:	mov	x2, x23
  402a68:	mov	x4, xzr
  402a6c:	mov	x5, xzr
  402a70:	bl	4048e0 <ferror@plt+0x28e0>
  402a74:	ldr	w8, [x25, #808]
  402a78:	add	w8, w8, #0x1
  402a7c:	cmp	w8, w20
  402a80:	str	w8, [x25, #808]
  402a84:	b.lt	402a40 <ferror@plt+0xa40>  // b.tstop
  402a88:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  402a8c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402a90:	mov	w9, #0x1                   	// #1
  402a94:	add	x10, x10, #0x3f0
  402a98:	ldr	x11, [x10, #32]
  402a9c:	ldr	x12, [x10]
  402aa0:	strb	w9, [x8, #1088]
  402aa4:	ldr	x8, [sp, #48]
  402aa8:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  402aac:	str	x11, [x10, #40]
  402ab0:	str	x12, [x21, #920]
  402ab4:	blr	x8
  402ab8:	cmn	w0, #0x1
  402abc:	b.eq	402b14 <ferror@plt+0xb14>  // b.none
  402ac0:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402ac4:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  402ac8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  402acc:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  402ad0:	add	x19, x19, #0x360
  402ad4:	add	x20, x20, #0x3f0
  402ad8:	b	402aec <ferror@plt+0xaec>
  402adc:	ldr	x8, [sp, #48]
  402ae0:	blr	x8
  402ae4:	cmn	w0, #0x1
  402ae8:	b.eq	402b14 <ferror@plt+0xb14>  // b.none
  402aec:	ldr	x8, [x22, #936]
  402af0:	ldr	x9, [x23, #1096]
  402af4:	sub	x8, x8, #0x1
  402af8:	cmp	x8, x9
  402afc:	b.cs	402adc <ferror@plt+0xadc>  // b.hs, b.nlast
  402b00:	mov	x0, x19
  402b04:	mov	x1, x20
  402b08:	bl	404b34 <ferror@plt+0x2b34>
  402b0c:	str	xzr, [x23, #1096]
  402b10:	b	402adc <ferror@plt+0xadc>
  402b14:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402b18:	ldr	x8, [x8, #1008]
  402b1c:	ldr	x9, [x21, #920]
  402b20:	cmp	x8, x9
  402b24:	b.ne	402b3c <ferror@plt+0xb3c>  // b.any
  402b28:	ldr	w8, [sp, #20]
  402b2c:	cbz	w8, 402b50 <ferror@plt+0xb50>
  402b30:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402b34:	ldrb	w8, [x8, #1104]
  402b38:	tbnz	w8, #0, 402b50 <ferror@plt+0xb50>
  402b3c:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  402b40:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  402b44:	add	x0, x0, #0x360
  402b48:	add	x1, x1, #0x3f0
  402b4c:	bl	404b34 <ferror@plt+0x2b34>
  402b50:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402b54:	ldr	w9, [x8, #1108]
  402b58:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  402b5c:	str	w9, [x10, #860]
  402b60:	ldr	w0, [x8, #1108]
  402b64:	ldp	x20, x19, [sp, #320]
  402b68:	ldp	x22, x21, [sp, #304]
  402b6c:	ldp	x24, x23, [sp, #288]
  402b70:	ldp	x26, x25, [sp, #272]
  402b74:	ldp	x28, x27, [sp, #256]
  402b78:	ldp	x29, x30, [sp, #240]
  402b7c:	add	sp, sp, #0x150
  402b80:	ret
  402b84:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  402b88:	ldr	x21, [x23, #792]
  402b8c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402b90:	add	x1, x1, #0x9b
  402b94:	mov	w2, #0x5                   	// #5
  402b98:	mov	x0, xzr
  402b9c:	bl	401f40 <dcgettext@plt>
  402ba0:	mov	x22, x0
  402ba4:	bl	404f68 <ferror@plt+0x2f68>
  402ba8:	mov	x2, x0
  402bac:	mov	x0, x21
  402bb0:	mov	x1, x22
  402bb4:	bl	401fe0 <fprintf@plt>
  402bb8:	ldr	x21, [x23, #792]
  402bbc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402bc0:	add	x1, x1, #0xc9
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	401f40 <dcgettext@plt>
  402bd0:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  402bd4:	add	x19, x19, #0x368
  402bd8:	ldr	x2, [x19]
  402bdc:	mov	x1, x0
  402be0:	mov	x0, x21
  402be4:	bl	401fe0 <fprintf@plt>
  402be8:	ldr	x21, [x23, #792]
  402bec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402bf0:	add	x1, x1, #0x102
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	mov	x0, xzr
  402bfc:	bl	401f40 <dcgettext@plt>
  402c00:	ldr	x2, [x19, #8]
  402c04:	mov	x1, x0
  402c08:	mov	x0, x21
  402c0c:	bl	401fe0 <fprintf@plt>
  402c10:	ldr	x21, [x23, #792]
  402c14:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c18:	add	x1, x1, #0x14e
  402c1c:	mov	w2, #0x5                   	// #5
  402c20:	mov	x0, xzr
  402c24:	bl	401f40 <dcgettext@plt>
  402c28:	ldr	x20, [x19]
  402c2c:	mov	x22, x0
  402c30:	bl	404f68 <ferror@plt+0x2f68>
  402c34:	sub	x2, x20, x0
  402c38:	ldr	x20, [sp, #32]
  402c3c:	mov	x0, x21
  402c40:	mov	x1, x22
  402c44:	bl	401fe0 <fprintf@plt>
  402c48:	ldr	x21, [x23, #792]
  402c4c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c50:	add	x1, x1, #0x184
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	mov	x0, xzr
  402c5c:	bl	401f40 <dcgettext@plt>
  402c60:	ldr	x2, [x19, #16]
  402c64:	mov	x1, x0
  402c68:	mov	x0, x21
  402c6c:	bl	401fe0 <fprintf@plt>
  402c70:	ldr	x21, [x23, #792]
  402c74:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c78:	add	x1, x1, #0x1b7
  402c7c:	mov	w2, #0x5                   	// #5
  402c80:	mov	x0, xzr
  402c84:	bl	401f40 <dcgettext@plt>
  402c88:	mov	x1, x0
  402c8c:	mov	w2, #0x7fffffff            	// #2147483647
  402c90:	mov	x0, x21
  402c94:	bl	401fe0 <fprintf@plt>
  402c98:	mov	w0, wzr
  402c9c:	bl	401f20 <isatty@plt>
  402ca0:	cbz	w0, 402850 <ferror@plt+0x850>
  402ca4:	ldr	x21, [x23, #792]
  402ca8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cac:	add	x1, x1, #0x1f2
  402cb0:	mov	w2, #0x5                   	// #5
  402cb4:	mov	x0, xzr
  402cb8:	bl	401f40 <dcgettext@plt>
  402cbc:	mov	x1, x0
  402cc0:	mov	x0, x21
  402cc4:	bl	401fe0 <fprintf@plt>
  402cc8:	ldr	w8, [sp, #20]
  402ccc:	cbz	w8, 402850 <ferror@plt+0x850>
  402cd0:	ldr	x21, [x23, #792]
  402cd4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cd8:	add	x1, x1, #0x29f
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	mov	x0, xzr
  402ce4:	bl	401f40 <dcgettext@plt>
  402ce8:	ldrsw	x8, [x25, #808]
  402cec:	mov	x1, x0
  402cf0:	mov	x0, x21
  402cf4:	ldr	x2, [x27, x8, lsl #3]
  402cf8:	bl	401fe0 <fprintf@plt>
  402cfc:	b	402850 <ferror@plt+0x850>
  402d00:	mov	w0, #0x1                   	// #1
  402d04:	bl	403e1c <ferror@plt+0x1e1c>
  402d08:	mov	w0, wzr
  402d0c:	bl	403e1c <ferror@plt+0x1e1c>
  402d10:	bl	401fb0 <__errno_location@plt>
  402d14:	ldr	w19, [x0]
  402d18:	adrp	x1, 409000 <ferror@plt+0x7000>
  402d1c:	add	x1, x1, #0xead
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	mov	x0, xzr
  402d28:	bl	401f40 <dcgettext@plt>
  402d2c:	mov	x2, x0
  402d30:	mov	w0, #0x1                   	// #1
  402d34:	mov	w1, w19
  402d38:	bl	401b60 <error@plt>
  402d3c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d40:	add	x1, x1, #0x3d3
  402d44:	b	402d50 <ferror@plt+0xd50>
  402d48:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d4c:	add	x1, x1, #0x454
  402d50:	mov	w2, #0x5                   	// #5
  402d54:	mov	x0, xzr
  402d58:	bl	401f40 <dcgettext@plt>
  402d5c:	mov	x2, x0
  402d60:	mov	w0, #0x1                   	// #1
  402d64:	mov	w1, wzr
  402d68:	mov	x3, x26
  402d6c:	bl	401b60 <error@plt>
  402d70:	cmp	w19, #0x10
  402d74:	b.ne	402e14 <ferror@plt+0xe14>  // b.any
  402d78:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d7c:	add	x1, x1, #0x491
  402d80:	b	402e1c <ferror@plt+0xe1c>
  402d84:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d88:	add	x1, x1, #0x557
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	mov	x0, xzr
  402d94:	bl	401f40 <dcgettext@plt>
  402d98:	mov	x2, x0
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	mov	w1, wzr
  402da4:	mov	x3, x26
  402da8:	mov	x4, x27
  402dac:	bl	401b60 <error@plt>
  402db0:	adrp	x1, 409000 <ferror@plt+0x7000>
  402db4:	add	x1, x1, #0xf8a
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	mov	x0, xzr
  402dc0:	bl	401f40 <dcgettext@plt>
  402dc4:	ldursw	x8, [x29, #-12]
  402dc8:	mov	x2, x0
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	mov	w1, wzr
  402dd4:	lsl	x8, x8, #5
  402dd8:	ldr	x3, [x23, x8]
  402ddc:	bl	401b60 <error@plt>
  402de0:	bl	401fb0 <__errno_location@plt>
  402de4:	ldr	w19, [x0]
  402de8:	adrp	x1, 409000 <ferror@plt+0x7000>
  402dec:	add	x1, x1, #0xfc3
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	mov	x0, xzr
  402df8:	bl	401f40 <dcgettext@plt>
  402dfc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402e00:	ldr	x3, [x8, #976]
  402e04:	mov	x2, x0
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	mov	w1, w19
  402e10:	bl	401b60 <error@plt>
  402e14:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e18:	add	x1, x1, #0x4f4
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	x0, xzr
  402e24:	bl	401f40 <dcgettext@plt>
  402e28:	mov	x2, x0
  402e2c:	mov	w0, #0x1                   	// #1
  402e30:	mov	w4, #0xff                  	// #255
  402e34:	mov	w1, wzr
  402e38:	mov	x3, x26
  402e3c:	bl	401b60 <error@plt>
  402e40:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402e44:	adrp	x1, 409000 <ferror@plt+0x7000>
  402e48:	adrp	x3, 409000 <ferror@plt+0x7000>
  402e4c:	add	x0, x0, #0x26
  402e50:	add	x1, x1, #0xeeb
  402e54:	add	x3, x3, #0xef3
  402e58:	mov	w2, #0x2a5                 	// #677
  402e5c:	bl	401fa0 <__assert_fail@plt>
  402e60:	adrp	x0, 409000 <ferror@plt+0x7000>
  402e64:	adrp	x1, 409000 <ferror@plt+0x7000>
  402e68:	adrp	x3, 409000 <ferror@plt+0x7000>
  402e6c:	add	x0, x0, #0xed0
  402e70:	add	x1, x1, #0xeeb
  402e74:	add	x3, x3, #0xef3
  402e78:	mov	w2, #0x1d9                 	// #473
  402e7c:	bl	401fa0 <__assert_fail@plt>
  402e80:	bl	401fb0 <__errno_location@plt>
  402e84:	mov	x19, x0
  402e88:	b	402ea4 <ferror@plt+0xea4>
  402e8c:	bl	401fb0 <__errno_location@plt>
  402e90:	ldr	w21, [x0]
  402e94:	mov	x19, x0
  402e98:	mov	w0, w22
  402e9c:	bl	401d70 <close@plt>
  402ea0:	str	w21, [x19]
  402ea4:	str	xzr, [x20, #984]
  402ea8:	ldr	w19, [x19]
  402eac:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402eb0:	add	x1, x1, #0x81
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	mov	x0, xzr
  402ebc:	bl	401f40 <dcgettext@plt>
  402ec0:	ldr	x2, [sp, #40]
  402ec4:	mov	x20, x0
  402ec8:	mov	w1, #0x8                   	// #8
  402ecc:	mov	w0, wzr
  402ed0:	bl	407d6c <ferror@plt+0x5d6c>
  402ed4:	mov	x3, x0
  402ed8:	mov	w0, #0x1                   	// #1
  402edc:	mov	w1, w19
  402ee0:	mov	x2, x20
  402ee4:	bl	401b60 <error@plt>
  402ee8:	sub	sp, sp, #0x70
  402eec:	stp	x24, x23, [sp, #64]
  402ef0:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  402ef4:	ldrb	w8, [x24, #1112]
  402ef8:	stp	x29, x30, [sp, #16]
  402efc:	stp	x28, x27, [sp, #32]
  402f00:	stp	x26, x25, [sp, #48]
  402f04:	stp	x22, x21, [sp, #80]
  402f08:	stp	x20, x19, [sp, #96]
  402f0c:	add	x29, sp, #0x10
  402f10:	tbnz	w8, #0, 403274 <ferror@plt+0x1274>
  402f14:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  402f18:	adrp	x27, 41d000 <ferror@plt+0x1b000>
  402f1c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  402f20:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  402f24:	ldr	x0, [x20, #984]
  402f28:	ldr	x23, [x27, #1000]
  402f2c:	ldr	x22, [x8, #888]
  402f30:	ldr	x21, [x9, #1048]
  402f34:	bl	401d50 <getc@plt>
  402f38:	cmn	w0, #0x1
  402f3c:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  402f40:	b.eq	4031cc <ferror@plt+0x11cc>  // b.none
  402f44:	add	x8, x23, x22
  402f48:	mvn	x9, x21
  402f4c:	adrp	x26, 409000 <ferror@plt+0x7000>
  402f50:	mov	w19, wzr
  402f54:	mov	w21, #0xffffffff            	// #-1
  402f58:	add	x26, x26, #0xc25
  402f5c:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  402f60:	mov	w10, #0x1                   	// #1
  402f64:	add	x8, x9, x8
  402f68:	mov	w22, #0x1                   	// #1
  402f6c:	stur	wzr, [x29, #-4]
  402f70:	str	x8, [sp]
  402f74:	str	w10, [sp, #8]
  402f78:	b	402fb0 <ferror@plt+0xfb0>
  402f7c:	ldr	x8, [x28, #1096]
  402f80:	add	x8, x8, #0x1
  402f84:	str	x8, [x28, #1096]
  402f88:	ldr	x22, [x27, #1000]
  402f8c:	subs	x8, x23, x22
  402f90:	cset	w9, ne  // ne = any
  402f94:	orr	w9, w19, w9
  402f98:	tbnz	w9, #0, 40329c <ferror@plt+0x129c>
  402f9c:	ldr	x0, [x20, #984]
  402fa0:	bl	401d50 <getc@plt>
  402fa4:	cmn	w0, #0x1
  402fa8:	mov	w22, #0x1                   	// #1
  402fac:	b.eq	4031dc <ferror@plt+0x11dc>  // b.none
  402fb0:	cmp	w22, #0x3
  402fb4:	mov	w25, w21
  402fb8:	mov	w21, w0
  402fbc:	b.hi	403088 <ferror@plt+0x1088>  // b.pmore
  402fc0:	mov	w8, w22
  402fc4:	adr	x9, 402fd4 <ferror@plt+0xfd4>
  402fc8:	ldrb	w10, [x26, x8]
  402fcc:	add	x9, x9, x10, lsl #2
  402fd0:	br	x9
  402fd4:	cmp	w21, #0x7f
  402fd8:	b.hi	403040 <ferror@plt+0x1040>  // b.pmore
  402fdc:	bl	401e30 <__ctype_b_loc@plt>
  402fe0:	sub	w8, w21, #0xa
  402fe4:	cmp	w8, #0x4
  402fe8:	b.cc	402f9c <ferror@plt+0xf9c>  // b.lo, b.ul, b.last
  402fec:	ldr	x8, [x0]
  402ff0:	ldrh	w8, [x8, w21, uxtw #1]
  402ff4:	tbnz	w8, #0, 402f9c <ferror@plt+0xf9c>
  402ff8:	cmp	w21, #0xa
  402ffc:	b.ne	40301c <ferror@plt+0x101c>  // b.any
  403000:	cmp	w25, #0x7f
  403004:	b.hi	402f7c <ferror@plt+0xf7c>  // b.pmore
  403008:	bl	401e30 <__ctype_b_loc@plt>
  40300c:	ldr	x8, [x0]
  403010:	ldrh	w8, [x8, w25, uxtw #1]
  403014:	tbz	w8, #0, 402f7c <ferror@plt+0xf7c>
  403018:	b	402f88 <ferror@plt+0xf88>
  40301c:	cmp	w21, #0x7f
  403020:	b.hi	403040 <ferror@plt+0x1040>  // b.pmore
  403024:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403028:	ldr	x8, [x8, #912]
  40302c:	cbnz	x8, 403040 <ferror@plt+0x1040>
  403030:	bl	401e30 <__ctype_b_loc@plt>
  403034:	ldr	x8, [x0]
  403038:	ldrh	w8, [x8, w21, uxtw #1]
  40303c:	tbnz	w8, #0, 403138 <ferror@plt+0x1138>
  403040:	cmp	w21, #0x5c
  403044:	b.ne	4030ec <ferror@plt+0x10ec>  // b.any
  403048:	mov	w22, #0x3                   	// #3
  40304c:	b	40306c <ferror@plt+0x106c>
  403050:	cmp	w21, #0xa
  403054:	b.eq	403350 <ferror@plt+0x1350>  // b.none
  403058:	ldur	w8, [x29, #-4]
  40305c:	cmp	w21, w8
  403060:	b.ne	403108 <ferror@plt+0x1108>  // b.any
  403064:	mov	w22, wzr
  403068:	mov	w21, w8
  40306c:	ldr	x0, [x20, #984]
  403070:	bl	401d50 <getc@plt>
  403074:	cmn	w0, #0x1
  403078:	mov	w19, #0x1                   	// #1
  40307c:	b.ne	402fb0 <ferror@plt+0xfb0>  // b.any
  403080:	b	4031dc <ferror@plt+0x11dc>
  403084:	mov	w22, wzr
  403088:	cbnz	w21, 4030c8 <ferror@plt+0x10c8>
  40308c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403090:	ldrb	w8, [x8, #1116]
  403094:	tbnz	w8, #0, 4030c8 <ferror@plt+0x10c8>
  403098:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	mov	x0, xzr
  4030a4:	add	x1, x1, #0x621
  4030a8:	bl	401f40 <dcgettext@plt>
  4030ac:	mov	x2, x0
  4030b0:	mov	w0, wzr
  4030b4:	mov	w1, wzr
  4030b8:	bl	401b60 <error@plt>
  4030bc:	mov	w8, #0x1                   	// #1
  4030c0:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4030c4:	strb	w8, [x9, #1116]
  4030c8:	ldr	x8, [sp]
  4030cc:	cmp	x23, x8
  4030d0:	b.cs	403328 <ferror@plt+0x1328>  // b.hs, b.nlast
  4030d4:	strb	w21, [x23], #1
  4030d8:	ldr	x0, [x20, #984]
  4030dc:	bl	401d50 <getc@plt>
  4030e0:	cmn	w0, #0x1
  4030e4:	b.ne	402fb0 <ferror@plt+0xfb0>  // b.any
  4030e8:	b	4031dc <ferror@plt+0x11dc>
  4030ec:	cmp	w21, #0x22
  4030f0:	b.eq	403110 <ferror@plt+0x1110>  // b.none
  4030f4:	cmp	w21, #0x27
  4030f8:	b.eq	403110 <ferror@plt+0x1110>  // b.none
  4030fc:	mov	w22, wzr
  403100:	mov	w19, #0x1                   	// #1
  403104:	b	403088 <ferror@plt+0x1088>
  403108:	mov	w22, #0x2                   	// #2
  40310c:	b	403088 <ferror@plt+0x1088>
  403110:	ldr	x0, [x20, #984]
  403114:	bl	401d50 <getc@plt>
  403118:	ldr	w10, [sp, #8]
  40311c:	mov	w19, #0x1                   	// #1
  403120:	cmn	w0, #0x1
  403124:	mov	w22, #0x2                   	// #2
  403128:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  40312c:	stur	w21, [x29, #-4]
  403130:	b.ne	402f74 <ferror@plt+0xf74>  // b.any
  403134:	b	4031e8 <ferror@plt+0x11e8>
  403138:	strb	wzr, [x23]
  40313c:	ldr	x22, [x27, #1000]
  403140:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  403144:	ldr	x0, [x25, #960]
  403148:	sub	x8, x23, x22
  40314c:	add	x19, x8, #0x1
  403150:	cbz	x0, 403170 <ferror@plt+0x1170>
  403154:	ldrb	w8, [x0]
  403158:	ldrb	w9, [x22]
  40315c:	cmp	w8, w9
  403160:	b.ne	403170 <ferror@plt+0x1170>  // b.any
  403164:	mov	x1, x22
  403168:	bl	401e20 <strcmp@plt>
  40316c:	cbz	w0, 403310 <ferror@plt+0x1310>
  403170:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403174:	ldrb	w8, [x8, #1088]
  403178:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  40317c:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403180:	sxtw	x3, w19
  403184:	mvn	w8, w8
  403188:	and	w6, w8, #0x1
  40318c:	add	x0, x0, #0x360
  403190:	add	x1, x1, #0x3f0
  403194:	mov	x2, x22
  403198:	mov	x4, xzr
  40319c:	mov	x5, xzr
  4031a0:	bl	4048e0 <ferror@plt+0x28e0>
  4031a4:	ldr	x0, [x20, #984]
  4031a8:	ldr	x23, [x27, #1000]
  4031ac:	bl	401d50 <getc@plt>
  4031b0:	mov	w10, wzr
  4031b4:	mov	w19, #0x1                   	// #1
  4031b8:	cmn	w0, #0x1
  4031bc:	mov	w22, #0x1                   	// #1
  4031c0:	b.ne	402f74 <ferror@plt+0xf74>  // b.any
  4031c4:	ldur	w21, [x29, #-4]
  4031c8:	b	4031d4 <ferror@plt+0x11d4>
  4031cc:	mov	w21, wzr
  4031d0:	mov	w10, #0x1                   	// #1
  4031d4:	mov	w22, #0x1                   	// #1
  4031d8:	b	4031e8 <ferror@plt+0x11e8>
  4031dc:	ldur	w21, [x29, #-4]
  4031e0:	ldr	w10, [sp, #8]
  4031e4:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4031e8:	ldr	x20, [x27, #1000]
  4031ec:	mov	w8, #0x1                   	// #1
  4031f0:	strb	w8, [x24, #1112]
  4031f4:	subs	x19, x23, x20
  4031f8:	b.eq	403274 <ferror@plt+0x1274>  // b.none
  4031fc:	cmp	w22, #0x2
  403200:	strb	wzr, [x23]
  403204:	b.eq	403400 <ferror@plt+0x1400>  // b.none
  403208:	ldr	x0, [x25, #960]
  40320c:	cmp	x0, #0x0
  403210:	cset	w8, eq  // eq = none
  403214:	orn	w8, w8, w10
  403218:	tbnz	w8, #0, 403238 <ferror@plt+0x1238>
  40321c:	ldrb	w8, [x0]
  403220:	ldrb	w9, [x20]
  403224:	cmp	w8, w9
  403228:	b.ne	403238 <ferror@plt+0x1238>  // b.any
  40322c:	mov	x1, x20
  403230:	bl	401e20 <strcmp@plt>
  403234:	cbz	w0, 403274 <ferror@plt+0x1274>
  403238:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40323c:	ldr	x8, [x8, #912]
  403240:	add	x19, x19, #0x1
  403244:	cbnz	x8, 403278 <ferror@plt+0x1278>
  403248:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40324c:	ldrb	w8, [x8, #1088]
  403250:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403254:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403258:	sxtw	x3, w19
  40325c:	mvn	w8, w8
  403260:	and	w6, w8, #0x1
  403264:	add	x0, x0, #0x360
  403268:	add	x1, x1, #0x3f0
  40326c:	mov	x2, x20
  403270:	b	403300 <ferror@plt+0x1300>
  403274:	mov	w19, #0xffffffff            	// #-1
  403278:	mov	w0, w19
  40327c:	ldp	x20, x19, [sp, #96]
  403280:	ldp	x22, x21, [sp, #80]
  403284:	ldp	x24, x23, [sp, #64]
  403288:	ldp	x26, x25, [sp, #48]
  40328c:	ldp	x28, x27, [sp, #32]
  403290:	ldp	x29, x30, [sp, #16]
  403294:	add	sp, sp, #0x70
  403298:	ret
  40329c:	strb	wzr, [x23]
  4032a0:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4032a4:	ldr	x0, [x9, #960]
  4032a8:	add	x19, x8, #0x1
  4032ac:	cbz	x0, 4032cc <ferror@plt+0x12cc>
  4032b0:	ldrb	w8, [x0]
  4032b4:	ldrb	w9, [x22]
  4032b8:	cmp	w8, w9
  4032bc:	b.ne	4032cc <ferror@plt+0x12cc>  // b.any
  4032c0:	mov	x1, x22
  4032c4:	bl	401e20 <strcmp@plt>
  4032c8:	cbz	w0, 403310 <ferror@plt+0x1310>
  4032cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4032d0:	ldr	x8, [x8, #912]
  4032d4:	cbnz	x8, 403278 <ferror@plt+0x1278>
  4032d8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4032dc:	ldrb	w8, [x8, #1088]
  4032e0:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  4032e4:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4032e8:	sxtw	x3, w19
  4032ec:	mvn	w8, w8
  4032f0:	and	w6, w8, #0x1
  4032f4:	add	x0, x0, #0x360
  4032f8:	add	x1, x1, #0x3f0
  4032fc:	mov	x2, x22
  403300:	mov	x4, xzr
  403304:	mov	x5, xzr
  403308:	bl	4048e0 <ferror@plt+0x28e0>
  40330c:	b	403278 <ferror@plt+0x1278>
  403310:	ldr	w9, [sp, #8]
  403314:	mov	w8, #0x1                   	// #1
  403318:	strb	w8, [x24, #1112]
  40331c:	tst	w9, #0x1
  403320:	csinv	w19, w19, wzr, eq  // eq = none
  403324:	b	403278 <ferror@plt+0x1278>
  403328:	bl	4042d0 <ferror@plt+0x22d0>
  40332c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403330:	add	x1, x1, #0x6ac
  403334:	mov	w2, #0x5                   	// #5
  403338:	mov	x0, xzr
  40333c:	bl	401f40 <dcgettext@plt>
  403340:	mov	x2, x0
  403344:	mov	w0, #0x1                   	// #1
  403348:	mov	w1, wzr
  40334c:	bl	401b60 <error@plt>
  403350:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403354:	ldr	x8, [x8, #912]
  403358:	cbnz	x8, 4033ac <ferror@plt+0x13ac>
  40335c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403360:	ldrb	w8, [x8, #1088]
  403364:	cmp	w8, #0x1
  403368:	b.ne	4033ac <ferror@plt+0x13ac>  // b.any
  40336c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403370:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403374:	add	x9, x9, #0x360
  403378:	ldr	x8, [x8, #1008]
  40337c:	ldr	x9, [x9, #56]
  403380:	cmp	x8, x9
  403384:	b.eq	4033ac <ferror@plt+0x13ac>  // b.none
  403388:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40338c:	add	x8, x8, #0x360
  403390:	ldr	w8, [x8]
  403394:	cbnz	w8, 4033ac <ferror@plt+0x13ac>
  403398:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  40339c:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  4033a0:	add	x0, x0, #0x360
  4033a4:	add	x1, x1, #0x3f0
  4033a8:	bl	404b34 <ferror@plt+0x2b34>
  4033ac:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4033b0:	add	x1, x1, #0x5bb
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, xzr
  4033bc:	bl	401f40 <dcgettext@plt>
  4033c0:	ldur	w10, [x29, #-4]
  4033c4:	adrp	x8, 40a000 <ferror@plt+0x8000>
  4033c8:	adrp	x9, 40a000 <ferror@plt+0x8000>
  4033cc:	add	x8, x8, #0x61a
  4033d0:	add	x9, x9, #0x613
  4033d4:	cmp	w10, #0x22
  4033d8:	mov	x20, x0
  4033dc:	csel	x1, x9, x8, eq  // eq = none
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	401f40 <dcgettext@plt>
  4033ec:	mov	x3, x0
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	mov	w1, wzr
  4033f8:	mov	x2, x20
  4033fc:	bl	401b60 <error@plt>
  403400:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403404:	ldr	x8, [x8, #912]
  403408:	cbnz	x8, 403454 <ferror@plt+0x1454>
  40340c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403410:	ldrb	w8, [x8, #1088]
  403414:	cmp	w8, #0x1
  403418:	b.ne	403454 <ferror@plt+0x1454>  // b.any
  40341c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403420:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403424:	add	x8, x8, #0x360
  403428:	ldr	x9, [x9, #1008]
  40342c:	ldr	x10, [x8, #56]
  403430:	cmp	x9, x10
  403434:	b.eq	403454 <ferror@plt+0x1454>  // b.none
  403438:	ldr	w8, [x8]
  40343c:	cbnz	w8, 403454 <ferror@plt+0x1454>
  403440:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403444:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403448:	add	x0, x0, #0x360
  40344c:	add	x1, x1, #0x3f0
  403450:	bl	404b34 <ferror@plt+0x2b34>
  403454:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403458:	add	x1, x1, #0x5bb
  40345c:	mov	w2, #0x5                   	// #5
  403460:	mov	x0, xzr
  403464:	bl	401f40 <dcgettext@plt>
  403468:	adrp	x8, 40a000 <ferror@plt+0x8000>
  40346c:	adrp	x9, 40a000 <ferror@plt+0x8000>
  403470:	add	x8, x8, #0x61a
  403474:	add	x9, x9, #0x613
  403478:	cmp	w21, #0x22
  40347c:	mov	x19, x0
  403480:	csel	x1, x9, x8, eq  // eq = none
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	401f40 <dcgettext@plt>
  403490:	mov	x3, x0
  403494:	mov	w0, #0x1                   	// #1
  403498:	mov	w1, wzr
  40349c:	mov	x2, x19
  4034a0:	bl	401b60 <error@plt>
  4034a4:	ret
  4034a8:	stp	x29, x30, [sp, #-32]!
  4034ac:	str	x19, [sp, #16]
  4034b0:	mov	x29, sp
  4034b4:	bl	401c50 <getpid@plt>
  4034b8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4034bc:	ldr	w8, [x8, #856]
  4034c0:	cmp	w0, w8
  4034c4:	b.ne	403510 <ferror@plt+0x1510>  // b.any
  4034c8:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  4034cc:	ldrb	w8, [x19, #1160]
  4034d0:	tbnz	w8, #0, 403504 <ferror@plt+0x1504>
  4034d4:	mov	w8, #0x1                   	// #1
  4034d8:	mov	w0, #0x1                   	// #1
  4034dc:	mov	w1, wzr
  4034e0:	strb	w8, [x19, #1160]
  4034e4:	bl	404328 <ferror@plt+0x2328>
  4034e8:	strb	wzr, [x19, #1160]
  4034ec:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4034f0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4034f4:	ldr	w9, [x9, #860]
  4034f8:	ldr	w10, [x8, #1108]
  4034fc:	cmp	w9, w10
  403500:	b.ne	403530 <ferror@plt+0x1530>  // b.any
  403504:	ldr	x19, [sp, #16]
  403508:	ldp	x29, x30, [sp], #32
  40350c:	ret
  403510:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403514:	adrp	x1, 409000 <ferror@plt+0x7000>
  403518:	adrp	x3, 40a000 <ferror@plt+0x8000>
  40351c:	add	x0, x0, #0x995
  403520:	add	x1, x1, #0xeeb
  403524:	add	x3, x3, #0x9a9
  403528:	mov	w2, #0x616                 	// #1558
  40352c:	bl	401fa0 <__assert_fail@plt>
  403530:	ldr	w0, [x8, #1108]
  403534:	bl	401b10 <_exit@plt>
  403538:	stp	x29, x30, [sp, #-16]!
  40353c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403540:	add	x1, x1, #0x30f
  403544:	mov	w2, #0x5                   	// #5
  403548:	mov	x0, xzr
  40354c:	mov	x29, sp
  403550:	bl	401f40 <dcgettext@plt>
  403554:	mov	x2, x0
  403558:	mov	w0, #0x1                   	// #1
  40355c:	mov	w1, wzr
  403560:	bl	401b60 <error@plt>
  403564:	sub	sp, sp, #0x60
  403568:	stp	x29, x30, [sp, #32]
  40356c:	str	x23, [sp, #48]
  403570:	stp	x22, x21, [sp, #64]
  403574:	stp	x20, x19, [sp, #80]
  403578:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  40357c:	ldr	w8, [x20, #672]
  403580:	mov	x19, x3
  403584:	add	x29, sp, #0x20
  403588:	cbz	w8, 4035b0 <ferror@plt+0x15b0>
  40358c:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403590:	ldr	x8, [x21, #1120]
  403594:	ldrsw	x9, [x20, #672]
  403598:	cmp	x8, x9
  40359c:	b.cc	4035b0 <ferror@plt+0x15b0>  // b.lo, b.ul, b.last
  4035a0:	mov	w1, #0x1                   	// #1
  4035a4:	mov	w0, wzr
  4035a8:	bl	404328 <ferror@plt+0x2328>
  4035ac:	b	403590 <ferror@plt+0x1590>
  4035b0:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4035b4:	ldrb	w8, [x21, #970]
  4035b8:	cmp	w8, #0x1
  4035bc:	b.ne	4035d8 <ferror@plt+0x15d8>  // b.any
  4035c0:	mov	w0, #0x1                   	// #1
  4035c4:	mov	w20, #0x1                   	// #1
  4035c8:	bl	40459c <ferror@plt+0x259c>
  4035cc:	tbz	w0, #0, 40382c <ferror@plt+0x182c>
  4035d0:	ldrb	w8, [x21, #970]
  4035d4:	tbnz	w8, #0, 4035f0 <ferror@plt+0x15f0>
  4035d8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4035dc:	ldrb	w8, [x8, #968]
  4035e0:	cmp	w8, #0x1
  4035e4:	b.ne	4035f0 <ferror@plt+0x15f0>  // b.any
  4035e8:	mov	w0, wzr
  4035ec:	bl	40459c <ferror@plt+0x259c>
  4035f0:	mov	w0, wzr
  4035f4:	mov	w1, wzr
  4035f8:	bl	404328 <ferror@plt+0x2328>
  4035fc:	add	x0, x29, #0x18
  403600:	bl	401ba0 <pipe@plt>
  403604:	cbnz	w0, 4038b0 <ferror@plt+0x18b0>
  403608:	ldr	w0, [x29, #28]
  40360c:	mov	w1, #0x2                   	// #2
  403610:	mov	w2, #0x1                   	// #1
  403614:	bl	409270 <ferror@plt+0x7270>
  403618:	bl	401be0 <fork@plt>
  40361c:	mov	w20, w0
  403620:	tbnz	w0, #31, 403698 <ferror@plt+0x1698>
  403624:	cbz	w20, 4038c4 <ferror@plt+0x18c4>
  403628:	cmn	w20, #0x1
  40362c:	b.eq	403904 <ferror@plt+0x1904>  // b.none
  403630:	ldr	w0, [x29, #28]
  403634:	bl	401d70 <close@plt>
  403638:	ldr	w0, [x29, #24]
  40363c:	add	x1, sp, #0xc
  403640:	mov	w2, #0x4                   	// #4
  403644:	bl	4083c0 <ferror@plt+0x63c0>
  403648:	cmp	x0, #0x4
  40364c:	b.eq	403724 <ferror@plt+0x1724>  // b.none
  403650:	mov	x19, x0
  403654:	cbz	x0, 4036e8 <ferror@plt+0x16e8>
  403658:	cmn	x19, #0x1
  40365c:	b.ne	403930 <ferror@plt+0x1930>  // b.any
  403660:	ldr	w0, [x29, #24]
  403664:	bl	401d70 <close@plt>
  403668:	bl	401fb0 <__errno_location@plt>
  40366c:	ldr	w19, [x0]
  403670:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403674:	add	x1, x1, #0x6f1
  403678:	mov	w2, #0x5                   	// #5
  40367c:	mov	x0, xzr
  403680:	bl	401f40 <dcgettext@plt>
  403684:	mov	x2, x0
  403688:	mov	w0, wzr
  40368c:	mov	w1, w19
  403690:	bl	401b60 <error@plt>
  403694:	b	403820 <ferror@plt+0x1820>
  403698:	bl	401fb0 <__errno_location@plt>
  40369c:	ldr	w8, [x0]
  4036a0:	cmp	w8, #0xb
  4036a4:	b.ne	403624 <ferror@plt+0x1624>  // b.any
  4036a8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4036ac:	ldr	x8, [x22, #1120]
  4036b0:	cbz	x8, 403624 <ferror@plt+0x1624>
  4036b4:	mov	x21, x0
  4036b8:	mov	w1, #0x1                   	// #1
  4036bc:	mov	w0, wzr
  4036c0:	bl	404328 <ferror@plt+0x2328>
  4036c4:	bl	401be0 <fork@plt>
  4036c8:	mov	w20, w0
  4036cc:	tbz	w0, #31, 403624 <ferror@plt+0x1624>
  4036d0:	ldr	w8, [x21]
  4036d4:	cmp	w8, #0xb
  4036d8:	b.ne	403624 <ferror@plt+0x1624>  // b.any
  4036dc:	ldr	x8, [x22, #1120]
  4036e0:	cbnz	x8, 4036b8 <ferror@plt+0x16b8>
  4036e4:	b	403624 <ferror@plt+0x1624>
  4036e8:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  4036ec:	ldr	x19, [x23, #1136]
  4036f0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4036f4:	cbz	x19, 403750 <ferror@plt+0x1750>
  4036f8:	ldr	x0, [x22, #1144]
  4036fc:	mov	x21, xzr
  403700:	ldr	w8, [x0, x21, lsl #2]
  403704:	cbz	w8, 40375c <ferror@plt+0x175c>
  403708:	add	w21, w21, #0x1
  40370c:	cmp	x19, x21
  403710:	b.hi	403700 <ferror@plt+0x1700>  // b.pmore
  403714:	mov	w8, w21
  403718:	cmp	x19, x8
  40371c:	b.eq	403768 <ferror@plt+0x1768>  // b.none
  403720:	b	4037f8 <ferror@plt+0x17f8>
  403724:	ldr	w0, [x29, #24]
  403728:	bl	401d70 <close@plt>
  40372c:	add	x1, sp, #0x8
  403730:	mov	w0, w20
  403734:	mov	w2, wzr
  403738:	bl	401fd0 <waitpid@plt>
  40373c:	ldr	w8, [sp, #12]
  403740:	cmp	w8, #0x7
  403744:	b.ne	403960 <ferror@plt+0x1960>  // b.any
  403748:	mov	w20, wzr
  40374c:	b	40382c <ferror@plt+0x182c>
  403750:	ldr	x0, [x22, #1144]
  403754:	mov	w21, wzr
  403758:	b	403768 <ferror@plt+0x1768>
  40375c:	mov	x8, x21
  403760:	cmp	x19, x8
  403764:	b.ne	4037f8 <ferror@plt+0x17f8>  // b.any
  403768:	cbz	x0, 403788 <ferror@plt+0x1788>
  40376c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  403770:	movk	x8, #0x1555, lsl #48
  403774:	cmp	x19, x8
  403778:	b.cs	403a24 <ferror@plt+0x1a24>  // b.hs, b.nlast
  40377c:	add	x8, x19, x19, lsr #1
  403780:	add	x8, x8, #0x1
  403784:	b	4037a0 <ferror@plt+0x17a0>
  403788:	cbz	x19, 40379c <ferror@plt+0x179c>
  40378c:	lsr	x9, x19, #61
  403790:	mov	x8, x19
  403794:	cbz	x9, 4037a0 <ferror@plt+0x17a0>
  403798:	b	403a24 <ferror@plt+0x1a24>
  40379c:	mov	w8, #0x20                  	// #32
  4037a0:	lsl	x1, x8, #2
  4037a4:	str	x8, [x23, #1136]
  4037a8:	bl	408c3c <ferror@plt+0x6c3c>
  4037ac:	ldr	x8, [x23, #1136]
  4037b0:	mov	w9, w21
  4037b4:	str	x0, [x22, #1144]
  4037b8:	cmp	x8, x9
  4037bc:	b.ls	4037f4 <ferror@plt+0x17f4>  // b.plast
  4037c0:	add	w11, w21, #0x1
  4037c4:	cmp	x8, x11
  4037c8:	csel	x10, x8, x11, hi  // hi = pmore
  4037cc:	sub	x10, x10, x11
  4037d0:	add	x10, x10, #0x1
  4037d4:	cmp	x10, #0x8
  4037d8:	b.cs	403848 <ferror@plt+0x1848>  // b.hs, b.nlast
  4037dc:	add	w10, w21, #0x1
  4037e0:	str	wzr, [x0, x9, lsl #2]
  4037e4:	mov	w9, w10
  4037e8:	cmp	x8, x9
  4037ec:	add	w10, w10, #0x1
  4037f0:	b.hi	4037e0 <ferror@plt+0x17e0>  // b.pmore
  4037f4:	mov	x8, x19
  4037f8:	ldr	w9, [x0, x8, lsl #2]
  4037fc:	cbnz	w9, 403ae4 <ferror@plt+0x1ae4>
  403800:	str	w20, [x0, x8, lsl #2]
  403804:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403808:	ldr	x9, [x8, #1120]
  40380c:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  403810:	mov	w11, #0x1                   	// #1
  403814:	strb	w11, [x10, #1104]
  403818:	add	x9, x9, #0x1
  40381c:	str	x9, [x8, #1120]
  403820:	ldr	w0, [x29, #24]
  403824:	bl	401d70 <close@plt>
  403828:	mov	w20, #0x1                   	// #1
  40382c:	mov	w0, w20
  403830:	ldp	x20, x19, [sp, #80]
  403834:	ldp	x22, x21, [sp, #64]
  403838:	ldr	x23, [sp, #48]
  40383c:	ldp	x29, x30, [sp, #32]
  403840:	add	sp, sp, #0x60
  403844:	ret
  403848:	subs	x11, x8, x11
  40384c:	csel	x11, xzr, x11, cc  // cc = lo, ul, last
  403850:	mvn	w12, w21
  403854:	cmp	w12, w11
  403858:	b.cc	4037dc <ferror@plt+0x17dc>  // b.lo, b.ul, b.last
  40385c:	lsr	x12, x11, #32
  403860:	cbnz	x12, 4037dc <ferror@plt+0x17dc>
  403864:	mov	w13, #0xfffffffe            	// #-2
  403868:	sub	w13, w13, w21
  40386c:	cmp	w13, w11
  403870:	b.cc	4037dc <ferror@plt+0x17dc>  // b.lo, b.ul, b.last
  403874:	cbnz	x12, 4037dc <ferror@plt+0x17dc>
  403878:	and	x11, x10, #0xfffffffffffffff8
  40387c:	add	x12, x0, x9, lsl #2
  403880:	add	x9, x11, x9
  403884:	add	w21, w21, w11
  403888:	add	x12, x12, #0x10
  40388c:	movi	v0.2d, #0x0
  403890:	mov	x13, x11
  403894:	stp	q0, q0, [x12, #-16]
  403898:	subs	x13, x13, #0x8
  40389c:	add	x12, x12, #0x20
  4038a0:	b.ne	403894 <ferror@plt+0x1894>  // b.any
  4038a4:	cmp	x10, x11
  4038a8:	b.ne	4037dc <ferror@plt+0x17dc>  // b.any
  4038ac:	b	4037f4 <ferror@plt+0x17f4>
  4038b0:	bl	401fb0 <__errno_location@plt>
  4038b4:	ldr	w19, [x0]
  4038b8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4038bc:	add	x1, x1, #0x6c3
  4038c0:	b	403914 <ferror@plt+0x1914>
  4038c4:	ldr	w0, [x29, #24]
  4038c8:	bl	401d70 <close@plt>
  4038cc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4038d0:	str	wzr, [x8, #1108]
  4038d4:	bl	40569c <ferror@plt+0x369c>
  4038d8:	tbz	w0, #0, 4038e0 <ferror@plt+0x18e0>
  4038dc:	bl	4056c0 <ferror@plt+0x36c0>
  4038e0:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4038e4:	ldr	x21, [x22, #1136]
  4038e8:	cbnz	x21, 403970 <ferror@plt+0x1970>
  4038ec:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4038f0:	ldr	x0, [x8, #1144]
  4038f4:	mov	w20, wzr
  4038f8:	cbnz	x0, 4039bc <ferror@plt+0x19bc>
  4038fc:	mov	w8, #0x20                  	// #32
  403900:	b	4039c4 <ferror@plt+0x19c4>
  403904:	bl	401fb0 <__errno_location@plt>
  403908:	ldr	w19, [x0]
  40390c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403910:	add	x1, x1, #0x6e5
  403914:	mov	w2, #0x5                   	// #5
  403918:	mov	x0, xzr
  40391c:	bl	401f40 <dcgettext@plt>
  403920:	mov	x2, x0
  403924:	mov	w0, #0x1                   	// #1
  403928:	mov	w1, w19
  40392c:	bl	401b60 <error@plt>
  403930:	bl	401fb0 <__errno_location@plt>
  403934:	ldr	w20, [x0]
  403938:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40393c:	add	x1, x1, #0x74b
  403940:	mov	w2, #0x5                   	// #5
  403944:	mov	x0, xzr
  403948:	bl	401f40 <dcgettext@plt>
  40394c:	mov	x2, x0
  403950:	mov	w0, #0x1                   	// #1
  403954:	mov	w1, w20
  403958:	mov	x3, x19
  40395c:	bl	401b60 <error@plt>
  403960:	cmp	w8, #0x2
  403964:	b.ne	403998 <ferror@plt+0x1998>  // b.any
  403968:	mov	w0, #0x7f                  	// #127
  40396c:	bl	401b50 <exit@plt>
  403970:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403974:	ldr	x0, [x8, #1144]
  403978:	mov	x20, xzr
  40397c:	ldr	w8, [x0, x20, lsl #2]
  403980:	cbz	w8, 4039a0 <ferror@plt+0x19a0>
  403984:	add	w20, w20, #0x1
  403988:	cmp	x21, x20
  40398c:	b.hi	40397c <ferror@plt+0x197c>  // b.pmore
  403990:	mov	w8, w20
  403994:	b	4039a4 <ferror@plt+0x19a4>
  403998:	mov	w0, #0x7e                  	// #126
  40399c:	bl	401b50 <exit@plt>
  4039a0:	mov	x8, x20
  4039a4:	cmp	x21, x8
  4039a8:	b.ne	403a28 <ferror@plt+0x1a28>  // b.any
  4039ac:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  4039b0:	movk	x8, #0x1555, lsl #48
  4039b4:	cmp	x21, x8
  4039b8:	b.cs	403a24 <ferror@plt+0x1a24>  // b.hs, b.nlast
  4039bc:	add	x8, x21, x21, lsr #1
  4039c0:	add	x8, x8, #0x1
  4039c4:	lsl	x1, x8, #2
  4039c8:	str	x8, [x22, #1136]
  4039cc:	bl	408c3c <ferror@plt+0x6c3c>
  4039d0:	ldr	x8, [x22, #1136]
  4039d4:	mov	w9, w20
  4039d8:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  4039dc:	str	x0, [x10, #1144]
  4039e0:	cmp	x8, x9
  4039e4:	b.ls	403a2c <ferror@plt+0x1a2c>  // b.plast
  4039e8:	add	w11, w20, #0x1
  4039ec:	cmp	x8, x11
  4039f0:	csel	x10, x8, x11, hi  // hi = pmore
  4039f4:	sub	x10, x10, x11
  4039f8:	add	x10, x10, #0x1
  4039fc:	cmp	x10, #0x8
  403a00:	b.cs	403b24 <ferror@plt+0x1b24>  // b.hs, b.nlast
  403a04:	mov	w11, w20
  403a08:	add	w10, w11, #0x1
  403a0c:	str	wzr, [x0, x9, lsl #2]
  403a10:	mov	w9, w10
  403a14:	cmp	x8, x9
  403a18:	add	w10, w10, #0x1
  403a1c:	b.hi	403a0c <ferror@plt+0x1a0c>  // b.pmore
  403a20:	b	403a2c <ferror@plt+0x1a2c>
  403a24:	bl	408e90 <ferror@plt+0x6e90>
  403a28:	mov	x21, x8
  403a2c:	ldr	w8, [x0, x21, lsl #2]
  403a30:	cbnz	w8, 403ae4 <ferror@plt+0x1ae4>
  403a34:	str	wzr, [x0, x21, lsl #2]
  403a38:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403a3c:	ldr	x9, [x8, #1120]
  403a40:	adrp	x2, 40a000 <ferror@plt+0x8000>
  403a44:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  403a48:	mov	w11, #0x1                   	// #1
  403a4c:	add	x9, x9, #0x1
  403a50:	add	x2, x2, #0x8e8
  403a54:	add	x0, sp, #0xc
  403a58:	mov	w1, #0x13                  	// #19
  403a5c:	mov	w3, w20
  403a60:	str	x9, [x8, #1120]
  403a64:	strb	w11, [x10, #1104]
  403a68:	bl	401c10 <snprintf@plt>
  403a6c:	cmp	w0, #0x14
  403a70:	b.cs	403b04 <ferror@plt+0x1b04>  // b.hs, b.nlast
  403a74:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403a78:	ldr	x0, [x21, #976]
  403a7c:	cbz	x0, 403ac0 <ferror@plt+0x1ac0>
  403a80:	add	x1, sp, #0xc
  403a84:	mov	w2, #0x1                   	// #1
  403a88:	bl	401b80 <setenv@plt>
  403a8c:	tbz	w0, #31, 403ac0 <ferror@plt+0x1ac0>
  403a90:	bl	401fb0 <__errno_location@plt>
  403a94:	ldr	w20, [x0]
  403a98:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403a9c:	add	x1, x1, #0x945
  403aa0:	mov	w2, #0x5                   	// #5
  403aa4:	mov	x0, xzr
  403aa8:	bl	401f40 <dcgettext@plt>
  403aac:	ldr	x3, [x21, #976]
  403ab0:	mov	x2, x0
  403ab4:	mov	w0, wzr
  403ab8:	mov	w1, w20
  403abc:	bl	401b60 <error@plt>
  403ac0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403ac4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403ac8:	ldrb	w9, [x8, #992]
  403acc:	ldrb	w8, [x22, #969]
  403ad0:	tbz	w9, #0, 403b8c <ferror@plt+0x1b8c>
  403ad4:	cbz	w8, 403c28 <ferror@plt+0x1c28>
  403ad8:	adrp	x20, 40a000 <ferror@plt+0x8000>
  403adc:	add	x20, x20, #0x85b
  403ae0:	b	403ba4 <ferror@plt+0x1ba4>
  403ae4:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403ae8:	adrp	x1, 409000 <ferror@plt+0x7000>
  403aec:	adrp	x3, 40a000 <ferror@plt+0x8000>
  403af0:	add	x0, x0, #0x96b
  403af4:	add	x1, x1, #0xeeb
  403af8:	add	x3, x3, #0x978
  403afc:	mov	w2, #0x596                 	// #1430
  403b00:	bl	401fa0 <__assert_fail@plt>
  403b04:	adrp	x0, 40a000 <ferror@plt+0x8000>
  403b08:	adrp	x1, 409000 <ferror@plt+0x7000>
  403b0c:	adrp	x3, 40a000 <ferror@plt+0x8000>
  403b10:	add	x0, x0, #0x8eb
  403b14:	add	x1, x1, #0xeeb
  403b18:	add	x3, x3, #0x925
  403b1c:	mov	w2, #0x477                 	// #1143
  403b20:	bl	401fa0 <__assert_fail@plt>
  403b24:	subs	x11, x8, x11
  403b28:	csel	x11, xzr, x11, cc  // cc = lo, ul, last
  403b2c:	mvn	w12, w20
  403b30:	cmp	w12, w11
  403b34:	b.cc	403a04 <ferror@plt+0x1a04>  // b.lo, b.ul, b.last
  403b38:	lsr	x12, x11, #32
  403b3c:	cbnz	x12, 403a04 <ferror@plt+0x1a04>
  403b40:	mov	w13, #0xfffffffe            	// #-2
  403b44:	sub	w13, w13, w20
  403b48:	cmp	w13, w11
  403b4c:	b.cc	403a04 <ferror@plt+0x1a04>  // b.lo, b.ul, b.last
  403b50:	cbnz	x12, 403a04 <ferror@plt+0x1a04>
  403b54:	and	x12, x10, #0xfffffffffffffff8
  403b58:	add	x13, x0, x9, lsl #2
  403b5c:	add	x9, x12, x9
  403b60:	add	w11, w20, w12
  403b64:	add	x13, x13, #0x10
  403b68:	movi	v0.2d, #0x0
  403b6c:	mov	x14, x12
  403b70:	stp	q0, q0, [x13, #-16]
  403b74:	subs	x14, x14, #0x8
  403b78:	add	x13, x13, #0x20
  403b7c:	b.ne	403b70 <ferror@plt+0x1b70>  // b.any
  403b80:	cmp	x10, x12
  403b84:	b.ne	403a08 <ferror@plt+0x1a08>  // b.any
  403b88:	b	403a2c <ferror@plt+0x1a2c>
  403b8c:	adrp	x9, 40a000 <ferror@plt+0x8000>
  403b90:	adrp	x10, 40a000 <ferror@plt+0x8000>
  403b94:	add	x9, x9, #0x8a7
  403b98:	add	x10, x10, #0x85b
  403b9c:	cmp	w8, #0x0
  403ba0:	csel	x20, x10, x9, ne  // ne = any
  403ba4:	mov	w0, wzr
  403ba8:	bl	401d70 <close@plt>
  403bac:	mov	x0, x20
  403bb0:	mov	w1, wzr
  403bb4:	bl	401c90 <open@plt>
  403bb8:	tbz	w0, #31, 403bf8 <ferror@plt+0x1bf8>
  403bbc:	ldrb	w22, [x22, #969]
  403bc0:	bl	401fb0 <__errno_location@plt>
  403bc4:	ldr	w21, [x0]
  403bc8:	mov	w1, #0x8                   	// #8
  403bcc:	mov	w0, wzr
  403bd0:	mov	x2, x20
  403bd4:	bl	407d6c <ferror@plt+0x5d6c>
  403bd8:	adrp	x2, 40b000 <ferror@plt+0x9000>
  403bdc:	cmp	w22, #0x1
  403be0:	mov	x3, x0
  403be4:	add	x2, x2, #0xa5c
  403be8:	b.ne	403c1c <ferror@plt+0x1c1c>  // b.any
  403bec:	mov	w0, #0x1                   	// #1
  403bf0:	mov	w1, w21
  403bf4:	bl	401b60 <error@plt>
  403bf8:	mov	w21, w0
  403bfc:	cbz	w0, 403c28 <ferror@plt+0x1c28>
  403c00:	mov	w0, w21
  403c04:	mov	w1, wzr
  403c08:	bl	401f60 <dup2@plt>
  403c0c:	cbnz	w0, 403cb4 <ferror@plt+0x1cb4>
  403c10:	mov	w0, w21
  403c14:	bl	401d70 <close@plt>
  403c18:	b	403c28 <ferror@plt+0x1c28>
  403c1c:	mov	w0, wzr
  403c20:	mov	w1, w21
  403c24:	bl	401b60 <error@plt>
  403c28:	mov	x0, x19
  403c2c:	bl	405164 <ferror@plt+0x3164>
  403c30:	tbz	w0, #0, 403c48 <ferror@plt+0x1c48>
  403c34:	bl	401fb0 <__errno_location@plt>
  403c38:	mov	w8, #0x7                   	// #7
  403c3c:	mov	x20, x0
  403c40:	str	w8, [x0]
  403c44:	b	403c64 <ferror@plt+0x1c64>
  403c48:	ldr	x0, [x19]
  403c4c:	mov	x1, x19
  403c50:	bl	401e10 <execvp@plt>
  403c54:	bl	401fb0 <__errno_location@plt>
  403c58:	ldr	w8, [x0]
  403c5c:	mov	x20, x0
  403c60:	cbz	w8, 403c74 <ferror@plt+0x1c74>
  403c64:	ldr	w0, [x29, #28]
  403c68:	mov	w2, #0x4                   	// #4
  403c6c:	mov	x1, x20
  403c70:	bl	401dc0 <write@plt>
  403c74:	ldr	w0, [x29, #28]
  403c78:	bl	401d70 <close@plt>
  403c7c:	ldr	w1, [x20]
  403c80:	mov	w21, #0x7e                  	// #126
  403c84:	cmp	w1, #0x7
  403c88:	b.eq	403cac <ferror@plt+0x1cac>  // b.none
  403c8c:	ldr	x3, [x19]
  403c90:	adrp	x2, 40b000 <ferror@plt+0x9000>
  403c94:	add	x2, x2, #0xa5c
  403c98:	mov	w0, wzr
  403c9c:	bl	401b60 <error@plt>
  403ca0:	ldr	w8, [x20]
  403ca4:	cmp	w8, #0x2
  403ca8:	cinc	w21, w21, eq  // eq = none
  403cac:	mov	w0, w21
  403cb0:	bl	401b10 <_exit@plt>
  403cb4:	bl	401fb0 <__errno_location@plt>
  403cb8:	ldr	w19, [x0]
  403cbc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403cc0:	add	x1, x1, #0x8b1
  403cc4:	b	403914 <ferror@plt+0x1914>
  403cc8:	stp	x29, x30, [sp, #-64]!
  403ccc:	stp	x22, x21, [sp, #32]
  403cd0:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403cd4:	ldrb	w8, [x21, #1117]
  403cd8:	stp	x24, x23, [sp, #16]
  403cdc:	stp	x20, x19, [sp, #48]
  403ce0:	mov	x29, sp
  403ce4:	tbnz	w8, #0, 403d78 <ferror@plt+0x1d78>
  403ce8:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  403cec:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403cf0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403cf4:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403cf8:	ldr	x0, [x22, #984]
  403cfc:	ldr	x19, [x20, #1000]
  403d00:	ldr	x24, [x8, #888]
  403d04:	ldr	x23, [x9, #1048]
  403d08:	bl	401d50 <getc@plt>
  403d0c:	cmn	w0, #0x1
  403d10:	b.eq	403d4c <ferror@plt+0x1d4c>  // b.none
  403d14:	add	x8, x19, x24
  403d18:	mvn	x9, x23
  403d1c:	add	x23, x9, x8
  403d20:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  403d24:	ldrb	w8, [x24, #952]
  403d28:	cmp	w0, w8
  403d2c:	b.eq	403d94 <ferror@plt+0x1d94>  // b.none
  403d30:	cmp	x19, x23
  403d34:	b.cs	403df4 <ferror@plt+0x1df4>  // b.hs, b.nlast
  403d38:	strb	w0, [x19], #1
  403d3c:	ldr	x0, [x22, #984]
  403d40:	bl	401d50 <getc@plt>
  403d44:	cmn	w0, #0x1
  403d48:	b.ne	403d24 <ferror@plt+0x1d24>  // b.any
  403d4c:	ldr	x2, [x20, #1000]
  403d50:	mov	w9, #0x1                   	// #1
  403d54:	strb	w9, [x21, #1117]
  403d58:	subs	x8, x19, x2
  403d5c:	b.eq	403d78 <ferror@plt+0x1d78>  // b.none
  403d60:	strb	wzr, [x19]
  403d64:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  403d68:	ldr	x9, [x9, #912]
  403d6c:	add	x19, x8, #0x1
  403d70:	cbnz	x9, 403d7c <ferror@plt+0x1d7c>
  403d74:	b	403dc0 <ferror@plt+0x1dc0>
  403d78:	mov	w19, #0xffffffff            	// #-1
  403d7c:	mov	w0, w19
  403d80:	ldp	x20, x19, [sp, #48]
  403d84:	ldp	x22, x21, [sp, #32]
  403d88:	ldp	x24, x23, [sp, #16]
  403d8c:	ldp	x29, x30, [sp], #64
  403d90:	ret
  403d94:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403d98:	ldr	x9, [x8, #1096]
  403d9c:	add	x9, x9, #0x1
  403da0:	str	x9, [x8, #1096]
  403da4:	strb	wzr, [x19]
  403da8:	ldr	x2, [x20, #1000]
  403dac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403db0:	ldr	x8, [x8, #912]
  403db4:	sub	x9, x19, x2
  403db8:	add	x19, x9, #0x1
  403dbc:	cbnz	x8, 403d7c <ferror@plt+0x1d7c>
  403dc0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  403dc4:	ldrb	w8, [x8, #1088]
  403dc8:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  403dcc:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  403dd0:	sxtw	x3, w19
  403dd4:	mvn	w8, w8
  403dd8:	and	w6, w8, #0x1
  403ddc:	add	x0, x0, #0x360
  403de0:	add	x1, x1, #0x3f0
  403de4:	mov	x4, xzr
  403de8:	mov	x5, xzr
  403dec:	bl	4048e0 <ferror@plt+0x28e0>
  403df0:	b	403d7c <ferror@plt+0x1d7c>
  403df4:	bl	4042d0 <ferror@plt+0x22d0>
  403df8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403dfc:	add	x1, x1, #0x6ac
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	mov	x0, xzr
  403e08:	bl	401f40 <dcgettext@plt>
  403e0c:	mov	x2, x0
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	mov	w1, wzr
  403e18:	bl	401b60 <error@plt>
  403e1c:	stp	x29, x30, [sp, #-48]!
  403e20:	str	x21, [sp, #16]
  403e24:	stp	x20, x19, [sp, #32]
  403e28:	mov	x29, sp
  403e2c:	cbnz	w0, 4040f8 <ferror@plt+0x20f8>
  403e30:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  403e34:	ldr	x19, [x20, #816]
  403e38:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403e3c:	add	x1, x1, #0xa71
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	mov	x0, xzr
  403e48:	bl	401f40 <dcgettext@plt>
  403e4c:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  403e50:	ldr	x2, [x21, #1224]
  403e54:	mov	x1, x0
  403e58:	mov	x0, x19
  403e5c:	bl	401fe0 <fprintf@plt>
  403e60:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403e64:	add	x1, x1, #0xaa2
  403e68:	mov	w2, #0x5                   	// #5
  403e6c:	mov	x0, xzr
  403e70:	bl	401f40 <dcgettext@plt>
  403e74:	ldr	x1, [x20, #816]
  403e78:	bl	401b40 <fputs@plt>
  403e7c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403e80:	add	x1, x1, #0xaf0
  403e84:	mov	w2, #0x5                   	// #5
  403e88:	mov	x0, xzr
  403e8c:	bl	401f40 <dcgettext@plt>
  403e90:	ldr	x1, [x20, #816]
  403e94:	bl	401b40 <fputs@plt>
  403e98:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403e9c:	add	x1, x1, #0xb65
  403ea0:	mov	w2, #0x5                   	// #5
  403ea4:	mov	x0, xzr
  403ea8:	bl	401f40 <dcgettext@plt>
  403eac:	ldr	x1, [x20, #816]
  403eb0:	bl	401b40 <fputs@plt>
  403eb4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403eb8:	add	x1, x1, #0xc39
  403ebc:	mov	w2, #0x5                   	// #5
  403ec0:	mov	x0, xzr
  403ec4:	bl	401f40 <dcgettext@plt>
  403ec8:	ldr	x1, [x20, #816]
  403ecc:	bl	401b40 <fputs@plt>
  403ed0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403ed4:	add	x1, x1, #0xc86
  403ed8:	mov	w2, #0x5                   	// #5
  403edc:	mov	x0, xzr
  403ee0:	bl	401f40 <dcgettext@plt>
  403ee4:	ldr	x1, [x20, #816]
  403ee8:	bl	401b40 <fputs@plt>
  403eec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403ef0:	add	x1, x1, #0xd70
  403ef4:	mov	w2, #0x5                   	// #5
  403ef8:	mov	x0, xzr
  403efc:	bl	401f40 <dcgettext@plt>
  403f00:	ldr	x1, [x20, #816]
  403f04:	bl	401b40 <fputs@plt>
  403f08:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403f0c:	add	x1, x1, #0xe51
  403f10:	mov	w2, #0x5                   	// #5
  403f14:	mov	x0, xzr
  403f18:	bl	401f40 <dcgettext@plt>
  403f1c:	ldr	x1, [x20, #816]
  403f20:	bl	401b40 <fputs@plt>
  403f24:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403f28:	add	x1, x1, #0xee6
  403f2c:	mov	w2, #0x5                   	// #5
  403f30:	mov	x0, xzr
  403f34:	bl	401f40 <dcgettext@plt>
  403f38:	ldr	x1, [x20, #816]
  403f3c:	bl	401b40 <fputs@plt>
  403f40:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403f44:	add	x1, x1, #0xf1a
  403f48:	mov	w2, #0x5                   	// #5
  403f4c:	mov	x0, xzr
  403f50:	bl	401f40 <dcgettext@plt>
  403f54:	ldr	x1, [x20, #816]
  403f58:	bl	401b40 <fputs@plt>
  403f5c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403f60:	add	x1, x1, #0xfda
  403f64:	mov	w2, #0x5                   	// #5
  403f68:	mov	x0, xzr
  403f6c:	bl	401f40 <dcgettext@plt>
  403f70:	ldr	x1, [x20, #816]
  403f74:	bl	401b40 <fputs@plt>
  403f78:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f7c:	add	x1, x1, #0x58
  403f80:	mov	w2, #0x5                   	// #5
  403f84:	mov	x0, xzr
  403f88:	bl	401f40 <dcgettext@plt>
  403f8c:	ldr	x1, [x20, #816]
  403f90:	bl	401b40 <fputs@plt>
  403f94:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f98:	add	x1, x1, #0xf7
  403f9c:	mov	w2, #0x5                   	// #5
  403fa0:	mov	x0, xzr
  403fa4:	bl	401f40 <dcgettext@plt>
  403fa8:	ldr	x1, [x20, #816]
  403fac:	bl	401b40 <fputs@plt>
  403fb0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fb4:	add	x1, x1, #0x147
  403fb8:	mov	w2, #0x5                   	// #5
  403fbc:	mov	x0, xzr
  403fc0:	bl	401f40 <dcgettext@plt>
  403fc4:	ldr	x1, [x20, #816]
  403fc8:	bl	401b40 <fputs@plt>
  403fcc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fd0:	add	x1, x1, #0x21f
  403fd4:	mov	w2, #0x5                   	// #5
  403fd8:	mov	x0, xzr
  403fdc:	bl	401f40 <dcgettext@plt>
  403fe0:	ldr	x1, [x20, #816]
  403fe4:	bl	401b40 <fputs@plt>
  403fe8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403fec:	add	x1, x1, #0x269
  403ff0:	mov	w2, #0x5                   	// #5
  403ff4:	mov	x0, xzr
  403ff8:	bl	401f40 <dcgettext@plt>
  403ffc:	ldr	x1, [x20, #816]
  404000:	bl	401b40 <fputs@plt>
  404004:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404008:	add	x1, x1, #0x2a8
  40400c:	mov	w2, #0x5                   	// #5
  404010:	mov	x0, xzr
  404014:	bl	401f40 <dcgettext@plt>
  404018:	ldr	x1, [x20, #816]
  40401c:	bl	401b40 <fputs@plt>
  404020:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404024:	add	x1, x1, #0x2f8
  404028:	mov	w2, #0x5                   	// #5
  40402c:	mov	x0, xzr
  404030:	bl	401f40 <dcgettext@plt>
  404034:	ldr	x1, [x20, #816]
  404038:	bl	401b40 <fputs@plt>
  40403c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404040:	add	x1, x1, #0x3cd
  404044:	mov	w2, #0x5                   	// #5
  404048:	mov	x0, xzr
  40404c:	bl	401f40 <dcgettext@plt>
  404050:	ldr	x1, [x20, #816]
  404054:	bl	401b40 <fputs@plt>
  404058:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40405c:	add	x1, x1, #0x417
  404060:	mov	w2, #0x5                   	// #5
  404064:	mov	x0, xzr
  404068:	bl	401f40 <dcgettext@plt>
  40406c:	ldr	x1, [x20, #816]
  404070:	bl	401b40 <fputs@plt>
  404074:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404078:	add	x1, x1, #0x45a
  40407c:	mov	w2, #0x5                   	// #5
  404080:	mov	x0, xzr
  404084:	bl	401f40 <dcgettext@plt>
  404088:	ldr	x1, [x20, #816]
  40408c:	bl	401b40 <fputs@plt>
  404090:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404094:	add	x1, x1, #0x49f
  404098:	mov	w2, #0x5                   	// #5
  40409c:	mov	x0, xzr
  4040a0:	bl	401f40 <dcgettext@plt>
  4040a4:	ldr	x1, [x20, #816]
  4040a8:	bl	401b40 <fputs@plt>
  4040ac:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040b0:	add	x1, x1, #0x4e5
  4040b4:	mov	w2, #0x5                   	// #5
  4040b8:	mov	x0, xzr
  4040bc:	bl	401f40 <dcgettext@plt>
  4040c0:	ldr	x1, [x20, #816]
  4040c4:	bl	401b40 <fputs@plt>
  4040c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040cc:	add	x1, x1, #0x520
  4040d0:	mov	w2, #0x5                   	// #5
  4040d4:	mov	x0, xzr
  4040d8:	bl	401f40 <dcgettext@plt>
  4040dc:	ldr	x1, [x20, #816]
  4040e0:	bl	401b40 <fputs@plt>
  4040e4:	ldr	x0, [x20, #816]
  4040e8:	ldr	x1, [x21, #1224]
  4040ec:	bl	405a64 <ferror@plt+0x3a64>
  4040f0:	mov	w0, wzr
  4040f4:	bl	401b50 <exit@plt>
  4040f8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4040fc:	ldr	x20, [x8, #792]
  404100:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404104:	mov	w19, w0
  404108:	add	x1, x1, #0xa4a
  40410c:	mov	w2, #0x5                   	// #5
  404110:	mov	x0, xzr
  404114:	bl	401f40 <dcgettext@plt>
  404118:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40411c:	ldr	x2, [x8, #1224]
  404120:	mov	x1, x0
  404124:	mov	x0, x20
  404128:	bl	401fe0 <fprintf@plt>
  40412c:	mov	w0, w19
  404130:	bl	401b50 <exit@plt>
  404134:	stp	x29, x30, [sp, #-64]!
  404138:	mov	x29, sp
  40413c:	stp	x22, x21, [sp, #32]
  404140:	stp	x20, x19, [sp, #48]
  404144:	mov	x22, x2
  404148:	mov	w19, w1
  40414c:	add	x1, x29, #0x18
  404150:	mov	w2, #0xa                   	// #10
  404154:	str	x23, [sp, #16]
  404158:	mov	w21, w4
  40415c:	mov	x23, x3
  404160:	mov	x20, x0
  404164:	bl	401e40 <strtol@plt>
  404168:	ldr	x8, [x29, #24]
  40416c:	cmp	x8, x20
  404170:	b.eq	404240 <ferror@plt+0x2240>  // b.none
  404174:	ldrb	w8, [x8]
  404178:	cbnz	w8, 404240 <ferror@plt+0x2240>
  40417c:	cmp	x0, x22
  404180:	b.lt	4041f8 <ferror@plt+0x21f8>  // b.tstop
  404184:	tbnz	x23, #63, 4041dc <ferror@plt+0x21dc>
  404188:	cmp	x0, x23
  40418c:	mov	x22, x0
  404190:	b.le	4041e0 <ferror@plt+0x21e0>
  404194:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404198:	ldr	x22, [x8, #792]
  40419c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4041a0:	add	x1, x1, #0xa1c
  4041a4:	mov	w2, #0x5                   	// #5
  4041a8:	mov	x0, xzr
  4041ac:	bl	401f40 <dcgettext@plt>
  4041b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4041b4:	ldr	x2, [x8, #1224]
  4041b8:	mov	x1, x0
  4041bc:	mov	x0, x22
  4041c0:	mov	x3, x20
  4041c4:	mov	w4, w19
  4041c8:	mov	x5, x23
  4041cc:	bl	401fe0 <fprintf@plt>
  4041d0:	mov	x22, x23
  4041d4:	cbz	w21, 4041e0 <ferror@plt+0x21e0>
  4041d8:	b	404238 <ferror@plt+0x2238>
  4041dc:	mov	x22, x0
  4041e0:	mov	x0, x22
  4041e4:	ldp	x20, x19, [sp, #48]
  4041e8:	ldp	x22, x21, [sp, #32]
  4041ec:	ldr	x23, [sp, #16]
  4041f0:	ldp	x29, x30, [sp], #64
  4041f4:	ret
  4041f8:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4041fc:	ldr	x23, [x8, #792]
  404200:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404204:	add	x1, x1, #0x9ee
  404208:	mov	w2, #0x5                   	// #5
  40420c:	mov	x0, xzr
  404210:	bl	401f40 <dcgettext@plt>
  404214:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404218:	ldr	x2, [x8, #1224]
  40421c:	mov	x1, x0
  404220:	mov	x0, x23
  404224:	mov	x3, x20
  404228:	mov	w4, w19
  40422c:	mov	x5, x22
  404230:	bl	401fe0 <fprintf@plt>
  404234:	cbz	w21, 4041e0 <ferror@plt+0x21e0>
  404238:	mov	w0, #0x1                   	// #1
  40423c:	bl	403e1c <ferror@plt+0x1e1c>
  404240:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404244:	ldr	x21, [x8, #792]
  404248:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40424c:	add	x1, x1, #0x9c6
  404250:	mov	w2, #0x5                   	// #5
  404254:	mov	x0, xzr
  404258:	bl	401f40 <dcgettext@plt>
  40425c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404260:	ldr	x2, [x8, #1224]
  404264:	mov	x1, x0
  404268:	mov	x0, x21
  40426c:	mov	x3, x20
  404270:	mov	w4, w19
  404274:	bl	401fe0 <fprintf@plt>
  404278:	mov	w0, #0x1                   	// #1
  40427c:	bl	403e1c <ferror@plt+0x1e1c>
  404280:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404284:	ldr	w9, [x8, #672]
  404288:	mov	w10, #0x7fffffff            	// #2147483647
  40428c:	cmp	w9, w10
  404290:	b.eq	4042a0 <ferror@plt+0x22a0>  // b.none
  404294:	ldr	w9, [x8, #672]
  404298:	add	w9, w9, #0x1
  40429c:	str	w9, [x8, #672]
  4042a0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042a4:	mov	w9, #0x1                   	// #1
  4042a8:	str	w9, [x8, #1128]
  4042ac:	ret
  4042b0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042b4:	ldr	w9, [x8, #672]
  4042b8:	cmp	w9, #0x2
  4042bc:	b.lt	4042cc <ferror@plt+0x22cc>  // b.tstop
  4042c0:	ldr	w9, [x8, #672]
  4042c4:	sub	w9, w9, #0x1
  4042c8:	str	w9, [x8, #672]
  4042cc:	ret
  4042d0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042d4:	ldr	x8, [x8, #912]
  4042d8:	cbnz	x8, 404324 <ferror@plt+0x2324>
  4042dc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042e0:	ldrb	w8, [x8, #1088]
  4042e4:	cmp	w8, #0x1
  4042e8:	b.ne	404324 <ferror@plt+0x2324>  // b.any
  4042ec:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4042f0:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4042f4:	add	x8, x8, #0x360
  4042f8:	ldr	x9, [x9, #1008]
  4042fc:	ldr	x10, [x8, #56]
  404300:	cmp	x9, x10
  404304:	b.eq	404324 <ferror@plt+0x2324>  // b.none
  404308:	ldr	w8, [x8]
  40430c:	cbnz	w8, 404324 <ferror@plt+0x2324>
  404310:	adrp	x0, 41d000 <ferror@plt+0x1b000>
  404314:	adrp	x1, 41d000 <ferror@plt+0x1b000>
  404318:	add	x0, x0, #0x360
  40431c:	add	x1, x1, #0x3f0
  404320:	b	404b34 <ferror@plt+0x2b34>
  404324:	ret
  404328:	sub	sp, sp, #0x70
  40432c:	stp	x26, x25, [sp, #48]
  404330:	adrp	x26, 41d000 <ferror@plt+0x1b000>
  404334:	ldr	x8, [x26, #1120]
  404338:	stp	x29, x30, [sp, #16]
  40433c:	stp	x28, x27, [sp, #32]
  404340:	stp	x24, x23, [sp, #64]
  404344:	stp	x22, x21, [sp, #80]
  404348:	stp	x20, x19, [sp, #96]
  40434c:	add	x29, sp, #0x10
  404350:	cbz	x8, 404554 <ferror@plt+0x2554>
  404354:	mov	w19, w1
  404358:	mov	w20, w0
  40435c:	mov	w27, wzr
  404360:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  404364:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  404368:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  40436c:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  404370:	cmp	w27, w19
  404374:	eor	w8, w20, #0x1
  404378:	cset	w9, cs  // cs = hs, nlast
  40437c:	and	w24, w9, w8
  404380:	str	wzr, [x28, #1128]
  404384:	b	404394 <ferror@plt+0x2394>
  404388:	mov	w9, wzr
  40438c:	cmp	x8, w9, uxtw
  404390:	b.ne	404420 <ferror@plt+0x2420>  // b.any
  404394:	sub	x1, x29, #0x4
  404398:	mov	w0, #0xffffffff            	// #-1
  40439c:	mov	w2, w24
  4043a0:	bl	401fd0 <waitpid@plt>
  4043a4:	cmn	w0, #0x1
  4043a8:	b.ne	4043f0 <ferror@plt+0x23f0>  // b.any
  4043ac:	bl	401fb0 <__errno_location@plt>
  4043b0:	mov	x25, x0
  4043b4:	ldr	w8, [x25]
  4043b8:	cmp	w8, #0x4
  4043bc:	b.ne	404574 <ferror@plt+0x2574>  // b.any
  4043c0:	ldr	w8, [x28, #1128]
  4043c4:	sub	x1, x29, #0x4
  4043c8:	mov	w0, #0xffffffff            	// #-1
  4043cc:	cmp	w8, #0x0
  4043d0:	cset	w8, eq  // eq = none
  4043d4:	orr	w8, w8, w20
  4043d8:	tst	w8, #0x1
  4043dc:	csinc	w24, w24, wzr, ne  // ne = any
  4043e0:	mov	w2, w24
  4043e4:	bl	401fd0 <waitpid@plt>
  4043e8:	cmn	w0, #0x1
  4043ec:	b.eq	4043b4 <ferror@plt+0x23b4>  // b.none
  4043f0:	cbz	w0, 404528 <ferror@plt+0x2528>
  4043f4:	ldr	x8, [x21, #1136]
  4043f8:	cbz	x8, 404388 <ferror@plt+0x2388>
  4043fc:	ldr	x10, [x22, #1144]
  404400:	mov	x9, xzr
  404404:	ldr	w11, [x10, x9, lsl #2]
  404408:	cmp	w0, w11
  40440c:	b.eq	40438c <ferror@plt+0x238c>  // b.none
  404410:	add	w9, w9, #0x1
  404414:	cmp	x8, x9
  404418:	b.hi	404404 <ferror@plt+0x2404>  // b.pmore
  40441c:	b	40438c <ferror@plt+0x238c>
  404420:	ldr	x8, [x22, #1144]
  404424:	str	wzr, [x8, w9, uxtw #2]
  404428:	ldur	w8, [x29, #-4]
  40442c:	ldr	x9, [x26, #1120]
  404430:	mvn	w10, w8
  404434:	sub	x9, x9, #0x1
  404438:	tst	w10, #0xff00
  40443c:	str	x9, [x26, #1120]
  404440:	b.ne	404474 <ferror@plt+0x2474>  // b.any
  404444:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404448:	mov	w2, #0x5                   	// #5
  40444c:	mov	x0, xzr
  404450:	add	x1, x1, #0x7e3
  404454:	bl	401f40 <dcgettext@plt>
  404458:	ldr	x8, [x23, #1016]
  40445c:	mov	x2, x0
  404460:	mov	w0, #0x7c                  	// #124
  404464:	mov	w1, wzr
  404468:	ldr	x3, [x8]
  40446c:	bl	401b60 <error@plt>
  404470:	ldur	w8, [x29, #-4]
  404474:	and	w9, w8, #0xff
  404478:	cmp	w9, #0x7f
  40447c:	b.ne	4044b4 <ferror@plt+0x24b4>  // b.any
  404480:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404484:	mov	w2, #0x5                   	// #5
  404488:	mov	x0, xzr
  40448c:	add	x1, x1, #0x808
  404490:	bl	401f40 <dcgettext@plt>
  404494:	ldr	x8, [x23, #1016]
  404498:	ldurb	w4, [x29, #-3]
  40449c:	mov	x2, x0
  4044a0:	mov	w0, #0x7d                  	// #125
  4044a4:	ldr	x3, [x8]
  4044a8:	mov	w1, wzr
  4044ac:	bl	401b60 <error@plt>
  4044b0:	ldur	w8, [x29, #-4]
  4044b4:	ubfiz	w9, w8, #24, #7
  4044b8:	mov	w10, #0x1000000             	// #16777216
  4044bc:	add	w9, w9, w10
  4044c0:	mov	w10, #0x2000000             	// #33554432
  4044c4:	cmp	w9, w10
  4044c8:	b.lt	404504 <ferror@plt+0x2504>  // b.tstop
  4044cc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4044d0:	mov	w2, #0x5                   	// #5
  4044d4:	mov	x0, xzr
  4044d8:	add	x1, x1, #0x821
  4044dc:	bl	401f40 <dcgettext@plt>
  4044e0:	ldr	x8, [x23, #1016]
  4044e4:	ldur	w9, [x29, #-4]
  4044e8:	mov	x2, x0
  4044ec:	mov	w0, #0x7d                  	// #125
  4044f0:	ldr	x3, [x8]
  4044f4:	and	w4, w9, #0x7f
  4044f8:	mov	w1, wzr
  4044fc:	bl	401b60 <error@plt>
  404500:	ldur	w8, [x29, #-4]
  404504:	tst	w8, #0xff00
  404508:	add	w27, w27, #0x1
  40450c:	b.eq	40451c <ferror@plt+0x251c>  // b.none
  404510:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404514:	mov	w9, #0x7b                  	// #123
  404518:	str	w9, [x8, #1108]
  40451c:	ldr	x8, [x26, #1120]
  404520:	cbnz	x8, 404370 <ferror@plt+0x2370>
  404524:	b	404554 <ferror@plt+0x2554>
  404528:	tbnz	w24, #0, 404554 <ferror@plt+0x2554>
  40452c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404530:	add	x1, x1, #0x7b8
  404534:	mov	w2, #0x5                   	// #5
  404538:	mov	x0, xzr
  40453c:	bl	401f40 <dcgettext@plt>
  404540:	ldr	x3, [x26, #1120]
  404544:	mov	x2, x0
  404548:	mov	w0, wzr
  40454c:	mov	w1, wzr
  404550:	bl	401b60 <error@plt>
  404554:	ldp	x20, x19, [sp, #96]
  404558:	ldp	x22, x21, [sp, #80]
  40455c:	ldp	x24, x23, [sp, #64]
  404560:	ldp	x26, x25, [sp, #48]
  404564:	ldp	x28, x27, [sp, #32]
  404568:	ldp	x29, x30, [sp, #16]
  40456c:	add	sp, sp, #0x70
  404570:	ret
  404574:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404578:	add	x1, x1, #0x798
  40457c:	mov	w2, #0x5                   	// #5
  404580:	mov	x0, xzr
  404584:	mov	w19, w8
  404588:	bl	401f40 <dcgettext@plt>
  40458c:	mov	x2, x0
  404590:	mov	w0, #0x1                   	// #1
  404594:	mov	w1, w19
  404598:	bl	401b60 <error@plt>
  40459c:	stp	x29, x30, [sp, #-80]!
  4045a0:	stp	x22, x21, [sp, #48]
  4045a4:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  4045a8:	ldr	x8, [x22, #1008]
  4045ac:	stp	x20, x19, [sp, #64]
  4045b0:	mov	w19, w0
  4045b4:	str	x25, [sp, #16]
  4045b8:	cmp	x8, #0x1
  4045bc:	stp	x24, x23, [sp, #32]
  4045c0:	mov	x29, sp
  4045c4:	b.ne	404698 <ferror@plt+0x2698>  // b.any
  4045c8:	tbz	w19, #0, 40466c <ferror@plt+0x266c>
  4045cc:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  4045d0:	ldr	x8, [x21, #1152]
  4045d4:	cbnz	x8, 404604 <ferror@plt+0x2604>
  4045d8:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4045dc:	add	x0, x0, #0x85b
  4045e0:	mov	w1, wzr
  4045e4:	bl	405524 <ferror@plt+0x3524>
  4045e8:	tbnz	w0, #31, 404718 <ferror@plt+0x2718>
  4045ec:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4045f0:	add	x1, x1, #0x3c4
  4045f4:	mov	w19, w0
  4045f8:	bl	401d00 <fdopen@plt>
  4045fc:	cbz	x0, 404724 <ferror@plt+0x2724>
  404600:	str	x0, [x21, #1152]
  404604:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  404608:	ldr	x3, [x19, #792]
  40460c:	adrp	x0, 40a000 <ferror@plt+0x8000>
  404610:	add	x0, x0, #0x888
  404614:	mov	w1, #0x4                   	// #4
  404618:	mov	w2, #0x1                   	// #1
  40461c:	bl	401e90 <fwrite@plt>
  404620:	ldr	x0, [x19, #792]
  404624:	bl	40951c <ferror@plt+0x751c>
  404628:	cbnz	w0, 404704 <ferror@plt+0x2704>
  40462c:	ldr	x0, [x21, #1152]
  404630:	bl	401d50 <getc@plt>
  404634:	mov	w19, w0
  404638:	cmp	w0, #0xa
  40463c:	b.eq	404658 <ferror@plt+0x2658>  // b.none
  404640:	cmn	w0, #0x1
  404644:	b.eq	4046f0 <ferror@plt+0x26f0>  // b.none
  404648:	ldr	x0, [x21, #1152]
  40464c:	bl	401d50 <getc@plt>
  404650:	cmp	w0, #0xa
  404654:	b.ne	404640 <ferror@plt+0x2640>  // b.any
  404658:	orr	w8, w19, #0x20
  40465c:	cmp	w8, #0x79
  404660:	b.ne	40467c <ferror@plt+0x267c>  // b.any
  404664:	mov	w0, #0x1                   	// #1
  404668:	b	404680 <ferror@plt+0x2680>
  40466c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404670:	ldr	x1, [x8, #792]
  404674:	mov	w0, #0xa                   	// #10
  404678:	bl	401b90 <putc@plt>
  40467c:	mov	w0, wzr
  404680:	ldp	x20, x19, [sp, #64]
  404684:	ldp	x22, x21, [sp, #48]
  404688:	ldp	x24, x23, [sp, #32]
  40468c:	ldr	x25, [sp, #16]
  404690:	ldp	x29, x30, [sp], #80
  404694:	ret
  404698:	adrp	x20, 40a000 <ferror@plt+0x8000>
  40469c:	mov	x23, xzr
  4046a0:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  4046a4:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4046a8:	add	x20, x20, #0x83d
  4046ac:	ldr	x8, [x25, #1016]
  4046b0:	ldr	x21, [x24, #792]
  4046b4:	mov	w1, #0x3                   	// #3
  4046b8:	mov	w0, wzr
  4046bc:	ldr	x2, [x8, x23, lsl #3]
  4046c0:	bl	407d6c <ferror@plt+0x5d6c>
  4046c4:	mov	x2, x0
  4046c8:	mov	x0, x21
  4046cc:	mov	x1, x20
  4046d0:	bl	401fe0 <fprintf@plt>
  4046d4:	tbnz	w0, #31, 404704 <ferror@plt+0x2704>
  4046d8:	ldr	x8, [x22, #1008]
  4046dc:	add	x23, x23, #0x1
  4046e0:	sub	x8, x8, #0x1
  4046e4:	cmp	x23, x8
  4046e8:	b.cs	4045c8 <ferror@plt+0x25c8>  // b.hs, b.nlast
  4046ec:	b	4046ac <ferror@plt+0x26ac>
  4046f0:	bl	401fb0 <__errno_location@plt>
  4046f4:	ldr	w19, [x0]
  4046f8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4046fc:	add	x1, x1, #0x88d
  404700:	b	40474c <ferror@plt+0x274c>
  404704:	bl	401fb0 <__errno_location@plt>
  404708:	ldr	w19, [x0]
  40470c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404710:	add	x1, x1, #0x841
  404714:	b	40474c <ferror@plt+0x274c>
  404718:	bl	401fb0 <__errno_location@plt>
  40471c:	mov	x20, x0
  404720:	b	40473c <ferror@plt+0x273c>
  404724:	bl	401fb0 <__errno_location@plt>
  404728:	ldr	w22, [x0]
  40472c:	mov	x20, x0
  404730:	mov	w0, w19
  404734:	bl	401d70 <close@plt>
  404738:	str	w22, [x20]
  40473c:	str	xzr, [x21, #1152]
  404740:	ldr	w19, [x20]
  404744:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404748:	add	x1, x1, #0x864
  40474c:	mov	w2, #0x5                   	// #5
  404750:	mov	x0, xzr
  404754:	bl	401f40 <dcgettext@plt>
  404758:	mov	x2, x0
  40475c:	mov	w0, #0x1                   	// #1
  404760:	mov	w1, w19
  404764:	bl	401b60 <error@plt>
  404768:	sub	sp, sp, #0x80
  40476c:	stp	x29, x30, [sp, #32]
  404770:	stp	x28, x27, [sp, #48]
  404774:	stp	x26, x25, [sp, #64]
  404778:	stp	x24, x23, [sp, #80]
  40477c:	stp	x22, x21, [sp, #96]
  404780:	stp	x20, x19, [sp, #112]
  404784:	add	x29, sp, #0x20
  404788:	stur	x6, [x29, #-8]
  40478c:	str	x1, [sp, #8]
  404790:	ldr	x8, [x0, #24]
  404794:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  404798:	ldr	x23, [x19, #1168]
  40479c:	ldr	w9, [x29, #96]
  4047a0:	mov	x24, x7
  4047a4:	mov	x20, x5
  4047a8:	mov	x27, x4
  4047ac:	mov	x28, x3
  4047b0:	mov	x22, x2
  4047b4:	mov	x21, x0
  4047b8:	sub	x26, x8, #0x1
  4047bc:	str	w9, [sp, #4]
  4047c0:	cbnz	x23, 4047d4 <ferror@plt+0x27d4>
  4047c4:	add	x0, x8, #0x1
  4047c8:	bl	408bbc <ferror@plt+0x6bbc>
  4047cc:	mov	x23, x0
  4047d0:	str	x0, [x19, #1168]
  4047d4:	add	x25, x24, x20
  4047d8:	str	x20, [sp, #16]
  4047dc:	b	404804 <ferror@plt+0x2804>
  4047e0:	ldur	x1, [x29, #-8]
  4047e4:	mov	x0, x23
  4047e8:	bl	401ec0 <strcpy@plt>
  4047ec:	ldr	x8, [x21, #40]
  4047f0:	add	x23, x23, x24
  4047f4:	add	x22, x22, x8
  4047f8:	sub	x28, x28, x8
  4047fc:	ldrb	w8, [x22]
  404800:	cbz	w8, 404874 <ferror@plt+0x2874>
  404804:	ldr	x1, [x21, #48]
  404808:	mov	x0, x22
  40480c:	bl	405f8c <ferror@plt+0x3f8c>
  404810:	sub	x8, x0, x22
  404814:	cmp	x0, #0x0
  404818:	csel	x20, x8, x28, ne  // ne = any
  40481c:	subs	x26, x26, x20
  404820:	b.ls	40486c <ferror@plt+0x286c>  // b.plast
  404824:	mov	x19, x0
  404828:	mov	x0, x23
  40482c:	mov	x1, x22
  404830:	mov	x2, x20
  404834:	bl	401f70 <strncpy@plt>
  404838:	add	x23, x23, x20
  40483c:	add	x22, x22, x20
  404840:	sub	x28, x28, x20
  404844:	cbz	x19, 4047fc <ferror@plt+0x27fc>
  404848:	subs	x26, x26, x25
  40484c:	b.ls	40486c <ferror@plt+0x286c>  // b.plast
  404850:	cbz	x27, 4047e0 <ferror@plt+0x27e0>
  404854:	mov	x0, x23
  404858:	mov	x1, x27
  40485c:	bl	401ec0 <strcpy@plt>
  404860:	ldr	x8, [sp, #16]
  404864:	add	x23, x23, x8
  404868:	b	4047e0 <ferror@plt+0x27e0>
  40486c:	ldrb	w8, [x22]
  404870:	cbnz	w8, 4048bc <ferror@plt+0x28bc>
  404874:	strb	wzr, [x23]
  404878:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  40487c:	ldr	x2, [x8, #1168]
  404880:	mov	x0, x21
  404884:	ldr	x1, [sp, #8]
  404888:	ldr	w6, [sp, #4]
  40488c:	sub	x8, x23, x2
  404890:	ldp	x20, x19, [sp, #112]
  404894:	ldp	x22, x21, [sp, #96]
  404898:	ldp	x24, x23, [sp, #80]
  40489c:	ldp	x26, x25, [sp, #64]
  4048a0:	ldp	x28, x27, [sp, #48]
  4048a4:	ldp	x29, x30, [sp, #32]
  4048a8:	add	x3, x8, #0x1
  4048ac:	mov	x4, xzr
  4048b0:	mov	x5, xzr
  4048b4:	add	sp, sp, #0x80
  4048b8:	b	4048e0 <ferror@plt+0x28e0>
  4048bc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4048c0:	add	x1, x1, #0x565
  4048c4:	mov	w2, #0x5                   	// #5
  4048c8:	mov	x0, xzr
  4048cc:	bl	401f40 <dcgettext@plt>
  4048d0:	mov	x2, x0
  4048d4:	mov	w0, #0x1                   	// #1
  4048d8:	mov	w1, wzr
  4048dc:	bl	401b60 <error@plt>
  4048e0:	stp	x29, x30, [sp, #-80]!
  4048e4:	stp	x26, x25, [sp, #16]
  4048e8:	stp	x24, x23, [sp, #32]
  4048ec:	stp	x22, x21, [sp, #48]
  4048f0:	stp	x20, x19, [sp, #64]
  4048f4:	mov	x29, sp
  4048f8:	cbz	x2, 404ae4 <ferror@plt+0x2ae4>
  4048fc:	adrp	x26, 40b000 <ferror@plt+0x9000>
  404900:	add	x26, x26, #0x8ac
  404904:	mov	w19, w6
  404908:	mov	x24, x5
  40490c:	mov	x25, x4
  404910:	mov	x22, x3
  404914:	mov	x23, x2
  404918:	mov	x20, x1
  40491c:	mov	x21, x0
  404920:	cmp	x2, x26
  404924:	b.eq	4049c0 <ferror@plt+0x29c0>  // b.none
  404928:	ldr	x8, [x20, #32]
  40492c:	ldr	x9, [x21, #24]
  404930:	add	x10, x24, x22
  404934:	add	x8, x10, x8
  404938:	cmp	x8, x9
  40493c:	b.ls	404984 <ferror@plt+0x2984>  // b.plast
  404940:	cbnz	w19, 404b04 <ferror@plt+0x2b04>
  404944:	ldr	x8, [x20]
  404948:	ldr	x9, [x21, #56]
  40494c:	cmp	x8, x9
  404950:	b.eq	404b04 <ferror@plt+0x2b04>  // b.none
  404954:	ldr	x8, [x21, #48]
  404958:	cbnz	x8, 404b10 <ferror@plt+0x2b10>
  40495c:	ldr	w8, [x21]
  404960:	cbz	w8, 404974 <ferror@plt+0x2974>
  404964:	ldr	x8, [x21, #72]
  404968:	cbnz	x8, 404b10 <ferror@plt+0x2b10>
  40496c:	ldr	x8, [x21, #80]
  404970:	cbnz	x8, 404b10 <ferror@plt+0x2b10>
  404974:	mov	x0, x21
  404978:	mov	x1, x20
  40497c:	bl	404b34 <ferror@plt+0x2b34>
  404980:	b	404988 <ferror@plt+0x2988>
  404984:	cbnz	w19, 4049a4 <ferror@plt+0x29a4>
  404988:	ldr	x8, [x21, #80]
  40498c:	cbz	x8, 4049a4 <ferror@plt+0x29a4>
  404990:	ldr	x9, [x20]
  404994:	ldr	x10, [x21, #56]
  404998:	sub	x9, x9, x10
  40499c:	cmp	x9, x8
  4049a0:	b.eq	4049b4 <ferror@plt+0x29b4>  // b.none
  4049a4:	ldr	x8, [x20]
  4049a8:	ldr	x9, [x21, #32]
  4049ac:	cmp	x8, x9
  4049b0:	b.ne	4049c0 <ferror@plt+0x29c0>  // b.any
  4049b4:	mov	x0, x21
  4049b8:	mov	x1, x20
  4049bc:	bl	404b34 <ferror@plt+0x2b34>
  4049c0:	cbnz	w19, 4049cc <ferror@plt+0x29cc>
  4049c4:	mov	w8, #0x1                   	// #1
  4049c8:	str	w8, [x20, #56]
  4049cc:	ldr	x9, [x20]
  4049d0:	ldr	x8, [x20, #16]
  4049d4:	cmp	x9, x8
  4049d8:	b.cc	404a0c <ferror@plt+0x2a0c>  // b.lo, b.ul, b.last
  4049dc:	ldr	x0, [x20, #8]
  4049e0:	cbz	x0, 4049f8 <ferror@plt+0x29f8>
  4049e4:	lsl	x9, x8, #1
  4049e8:	lsl	x1, x8, #4
  4049ec:	str	x9, [x20, #16]
  4049f0:	bl	408c3c <ferror@plt+0x6c3c>
  4049f4:	b	404a08 <ferror@plt+0x2a08>
  4049f8:	mov	w8, #0x40                  	// #64
  4049fc:	mov	w0, #0x200                 	// #512
  404a00:	str	x8, [x20, #16]
  404a04:	bl	408bbc <ferror@plt+0x6bbc>
  404a08:	str	x0, [x20, #8]
  404a0c:	cmp	x23, x26
  404a10:	b.eq	404a80 <ferror@plt+0x2a80>  // b.none
  404a14:	ldp	x9, x8, [x20, #24]
  404a18:	ldp	x10, x11, [x20]
  404a1c:	add	x9, x9, x8
  404a20:	add	x12, x10, #0x1
  404a24:	str	x12, [x20]
  404a28:	str	x9, [x11, x10, lsl #3]
  404a2c:	cbz	x25, 404a4c <ferror@plt+0x2a4c>
  404a30:	ldr	x9, [x20, #24]
  404a34:	mov	x1, x25
  404a38:	add	x0, x9, x8
  404a3c:	bl	401ec0 <strcpy@plt>
  404a40:	ldr	x8, [x20, #32]
  404a44:	add	x8, x8, x24
  404a48:	str	x8, [x20, #32]
  404a4c:	ldr	x9, [x20, #24]
  404a50:	mov	x1, x23
  404a54:	add	x0, x9, x8
  404a58:	bl	401ec0 <strcpy@plt>
  404a5c:	ldr	x8, [x20, #32]
  404a60:	add	x8, x8, x22
  404a64:	str	x8, [x20, #32]
  404a68:	cbz	w19, 404ab4 <ferror@plt+0x2ab4>
  404a6c:	ldr	x8, [x20]
  404a70:	ldr	x9, [x21, #32]
  404a74:	cmp	x8, x9
  404a78:	b.ne	404a90 <ferror@plt+0x2a90>  // b.any
  404a7c:	b	404ad0 <ferror@plt+0x2ad0>
  404a80:	ldp	x8, x9, [x20]
  404a84:	add	x10, x8, #0x1
  404a88:	str	x10, [x20]
  404a8c:	str	xzr, [x9, x8, lsl #3]
  404a90:	cbz	w19, 404a9c <ferror@plt+0x2a9c>
  404a94:	ldr	x8, [x20, #32]
  404a98:	str	x8, [x20, #40]
  404a9c:	ldp	x20, x19, [sp, #64]
  404aa0:	ldp	x22, x21, [sp, #48]
  404aa4:	ldp	x24, x23, [sp, #32]
  404aa8:	ldp	x26, x25, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	ldr	x8, [x21, #80]
  404ab8:	cbz	x8, 404a6c <ferror@plt+0x2a6c>
  404abc:	ldr	x9, [x20]
  404ac0:	ldr	x10, [x21, #56]
  404ac4:	sub	x9, x9, x10
  404ac8:	cmp	x9, x8
  404acc:	b.ne	404a6c <ferror@plt+0x2a6c>  // b.any
  404ad0:	mov	x0, x21
  404ad4:	mov	x1, x20
  404ad8:	bl	404b34 <ferror@plt+0x2b34>
  404adc:	cbnz	w19, 404a94 <ferror@plt+0x2a94>
  404ae0:	b	404a9c <ferror@plt+0x2a9c>
  404ae4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404ae8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404aec:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404af0:	add	x0, x0, #0x638
  404af4:	add	x1, x1, #0x58a
  404af8:	add	x3, x3, #0x644
  404afc:	mov	w2, #0x155                 	// #341
  404b00:	bl	401fa0 <__assert_fail@plt>
  404b04:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404b08:	add	x1, x1, #0x6ba
  404b0c:	b	404b18 <ferror@plt+0x2b18>
  404b10:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404b14:	add	x1, x1, #0x6f5
  404b18:	mov	w2, #0x5                   	// #5
  404b1c:	mov	x0, xzr
  404b20:	bl	401f40 <dcgettext@plt>
  404b24:	mov	x2, x0
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	mov	w1, wzr
  404b30:	bl	401b60 <error@plt>
  404b34:	stp	x29, x30, [sp, #-96]!
  404b38:	str	x27, [sp, #16]
  404b3c:	stp	x26, x25, [sp, #32]
  404b40:	stp	x24, x23, [sp, #48]
  404b44:	stp	x22, x21, [sp, #64]
  404b48:	stp	x20, x19, [sp, #80]
  404b4c:	mov	x20, x0
  404b50:	ldp	x0, x8, [x1, #8]
  404b54:	ldr	x9, [x1]
  404b58:	mov	x19, x1
  404b5c:	mov	w10, #0x1                   	// #1
  404b60:	mov	x29, sp
  404b64:	cmp	x9, x8
  404b68:	str	w10, [x1, #56]
  404b6c:	b.cc	404b9c <ferror@plt+0x2b9c>  // b.lo, b.ul, b.last
  404b70:	cbz	x0, 404b88 <ferror@plt+0x2b88>
  404b74:	lsl	x9, x8, #1
  404b78:	lsl	x1, x8, #4
  404b7c:	str	x9, [x19, #16]
  404b80:	bl	408c3c <ferror@plt+0x6c3c>
  404b84:	b	404b98 <ferror@plt+0x2b98>
  404b88:	mov	w8, #0x40                  	// #64
  404b8c:	mov	w0, #0x200                 	// #512
  404b90:	str	x8, [x19, #16]
  404b94:	bl	408bbc <ferror@plt+0x6bbc>
  404b98:	str	x0, [x19, #8]
  404b9c:	ldr	x9, [x19]
  404ba0:	adds	x8, x9, #0x1
  404ba4:	str	x8, [x19]
  404ba8:	str	xzr, [x0, x9, lsl #3]
  404bac:	b.cs	404ee8 <ferror@plt+0x2ee8>  // b.hs, b.nlast
  404bb0:	ldr	x10, [x19, #8]
  404bb4:	ldr	x9, [x10, x9, lsl #3]
  404bb8:	cbnz	x9, 404f08 <ferror@plt+0x2f08>
  404bbc:	lsl	x8, x8, #3
  404bc0:	add	x0, x8, #0x8
  404bc4:	bl	408bbc <ferror@plt+0x6bbc>
  404bc8:	ldr	x9, [x19]
  404bcc:	ldr	x8, [x20, #56]
  404bd0:	mov	x21, x0
  404bd4:	mov	x23, xzr
  404bd8:	add	x24, x0, #0x8
  404bdc:	add	x25, x0, #0x10
  404be0:	mov	x26, #0xffffffffffffffff    	// #-1
  404be4:	mov	x27, x9
  404be8:	b	404c2c <ferror@plt+0x2c2c>
  404bec:	cmn	x27, #0x1
  404bf0:	csinc	x9, x26, x27, eq  // eq = none
  404bf4:	ldr	x8, [x20, #56]
  404bf8:	add	x10, x22, x23
  404bfc:	add	x11, x8, #0x1
  404c00:	cmp	x9, x11
  404c04:	ccmp	x8, #0x0, #0x4, ls  // ls = plast
  404c08:	csinc	x9, x9, x8, eq  // eq = none
  404c0c:	cmp	x9, #0x0
  404c10:	csinc	x27, x9, xzr, ne  // ne = any
  404c14:	sub	x23, x10, x8
  404c18:	ldr	x9, [x19]
  404c1c:	add	x10, x23, #0x1
  404c20:	sub	x11, x9, x8
  404c24:	cmp	x10, x11
  404c28:	b.cs	404e68 <ferror@plt+0x2e68>  // b.hs, b.nlast
  404c2c:	cbz	x8, 404c7c <ferror@plt+0x2c7c>
  404c30:	ldr	x10, [x19, #8]
  404c34:	cmp	x8, #0x4
  404c38:	b.cc	404c58 <ferror@plt+0x2c58>  // b.lo, b.ul, b.last
  404c3c:	lsl	x11, x8, #3
  404c40:	add	x12, x10, x11
  404c44:	cmp	x21, x12
  404c48:	b.cs	404e10 <ferror@plt+0x2e10>  // b.hs, b.nlast
  404c4c:	add	x11, x21, x11
  404c50:	cmp	x11, x10
  404c54:	b.ls	404e10 <ferror@plt+0x2e10>  // b.plast
  404c58:	mov	x11, xzr
  404c5c:	lsl	x13, x11, #3
  404c60:	add	x12, x21, x13
  404c64:	add	x10, x10, x13
  404c68:	sub	x11, x8, x11
  404c6c:	ldr	x13, [x10], #8
  404c70:	subs	x11, x11, #0x1
  404c74:	str	x13, [x12], #8
  404c78:	b.ne	404c6c <ferror@plt+0x2c6c>  // b.any
  404c7c:	cmp	x8, x27
  404c80:	mov	x22, x8
  404c84:	b.cs	404d60 <ferror@plt+0x2d60>  // b.hs, b.nlast
  404c88:	add	x11, x8, x23
  404c8c:	cmp	x11, x9
  404c90:	mov	x22, x8
  404c94:	b.cs	404d60 <ferror@plt+0x2d60>  // b.hs, b.nlast
  404c98:	mvn	x12, x8
  404c9c:	add	x13, x9, x12
  404ca0:	sub	x14, x13, x23
  404ca4:	add	x15, x27, x12
  404ca8:	ldr	x10, [x19, #8]
  404cac:	cmp	x14, x15
  404cb0:	csel	x12, x14, x15, cc  // cc = lo, ul, last
  404cb4:	add	x12, x12, #0x1
  404cb8:	cmp	x12, #0x4
  404cbc:	b.cs	404cc8 <ferror@plt+0x2cc8>  // b.hs, b.nlast
  404cc0:	mov	x22, x8
  404cc4:	b	404d40 <ferror@plt+0x2d40>
  404cc8:	cmp	x14, x15
  404ccc:	csel	x14, x14, x15, cc  // cc = lo, ul, last
  404cd0:	add	x15, x8, x23
  404cd4:	add	x15, x15, x14
  404cd8:	lsl	x13, x8, #3
  404cdc:	add	x15, x10, x15, lsl #3
  404ce0:	add	x16, x21, x13
  404ce4:	add	x15, x15, #0x8
  404ce8:	cmp	x16, x15
  404cec:	add	x15, x10, x11, lsl #3
  404cf0:	b.cs	404d08 <ferror@plt+0x2d08>  // b.hs, b.nlast
  404cf4:	add	x13, x13, x14, lsl #3
  404cf8:	add	x13, x24, x13
  404cfc:	cmp	x13, x15
  404d00:	mov	x22, x8
  404d04:	b.hi	404d40 <ferror@plt+0x2d40>  // b.pmore
  404d08:	and	x13, x12, #0xfffffffffffffffc
  404d0c:	add	x14, x25, x8, lsl #3
  404d10:	add	x11, x11, x13
  404d14:	add	x22, x8, x13
  404d18:	add	x15, x15, #0x10
  404d1c:	mov	x16, x13
  404d20:	ldp	q0, q1, [x15, #-16]
  404d24:	subs	x16, x16, #0x4
  404d28:	add	x15, x15, #0x20
  404d2c:	stp	q0, q1, [x14, #-16]
  404d30:	add	x14, x14, #0x20
  404d34:	b.ne	404d20 <ferror@plt+0x2d20>  // b.any
  404d38:	cmp	x12, x13
  404d3c:	b.eq	404d60 <ferror@plt+0x2d60>  // b.none
  404d40:	ldr	x12, [x10, x11, lsl #3]
  404d44:	add	x11, x11, #0x1
  404d48:	cmp	x11, x9
  404d4c:	str	x12, [x21, x22, lsl #3]
  404d50:	add	x22, x22, #0x1
  404d54:	b.cs	404d60 <ferror@plt+0x2d60>  // b.hs, b.nlast
  404d58:	cmp	x22, x27
  404d5c:	b.cc	404d40 <ferror@plt+0x2d40>  // b.lo, b.ul, b.last
  404d60:	cmp	x22, x8
  404d64:	b.cc	404ea4 <ferror@plt+0x2ea4>  // b.lo, b.ul, b.last
  404d68:	str	xzr, [x21, x22, lsl #3]
  404d6c:	ldr	x8, [x20, #64]
  404d70:	ldr	x1, [x19, #48]
  404d74:	mov	x0, x20
  404d78:	mov	w2, w22
  404d7c:	mov	x3, x21
  404d80:	blr	x8
  404d84:	cbz	w0, 404da0 <ferror@plt+0x2da0>
  404d88:	ldr	x8, [x19, #64]
  404d8c:	cmp	x8, x27
  404d90:	b.cs	404de8 <ferror@plt+0x2de8>  // b.hs, b.nlast
  404d94:	str	x27, [x19, #64]
  404d98:	mov	x8, x27
  404d9c:	b	404dec <ferror@plt+0x2dec>
  404da0:	ldr	x8, [x20, #56]
  404da4:	add	x9, x8, #0x1
  404da8:	cmp	x27, x9
  404dac:	b.ls	404ec4 <ferror@plt+0x2ec4>  // b.plast
  404db0:	ldr	x10, [x19, #72]
  404db4:	sub	x11, x10, #0x1
  404db8:	cmp	x11, x27
  404dbc:	b.cc	404dc8 <ferror@plt+0x2dc8>  // b.lo, b.ul, b.last
  404dc0:	mov	x10, x27
  404dc4:	str	x27, [x19, #72]
  404dc8:	ldr	x11, [x19, #64]
  404dcc:	cbz	x11, 404e08 <ferror@plt+0x2e08>
  404dd0:	subs	x10, x10, x11
  404dd4:	b.ls	404e08 <ferror@plt+0x2e08>  // b.plast
  404dd8:	lsr	x10, x10, #1
  404ddc:	cbz	x10, 404e4c <ferror@plt+0x2e4c>
  404de0:	sub	x10, x27, x10
  404de4:	b	404e50 <ferror@plt+0x2e50>
  404de8:	cbz	x8, 404bec <ferror@plt+0x2bec>
  404dec:	ldr	x9, [x19, #72]
  404df0:	subs	x8, x9, x8
  404df4:	b.ls	404bec <ferror@plt+0x2bec>  // b.plast
  404df8:	lsr	x8, x8, #1
  404dfc:	cbz	x8, 404e44 <ferror@plt+0x2e44>
  404e00:	add	x9, x8, x27
  404e04:	b	404bf4 <ferror@plt+0x2bf4>
  404e08:	lsr	x10, x27, #1
  404e0c:	b	404e50 <ferror@plt+0x2e50>
  404e10:	and	x11, x8, #0xfffffffffffffffc
  404e14:	add	x12, x10, #0x10
  404e18:	mov	x13, x11
  404e1c:	mov	x14, x25
  404e20:	ldp	q0, q1, [x12, #-16]
  404e24:	add	x12, x12, #0x20
  404e28:	subs	x13, x13, #0x4
  404e2c:	stp	q0, q1, [x14, #-16]
  404e30:	add	x14, x14, #0x20
  404e34:	b.ne	404e20 <ferror@plt+0x2e20>  // b.any
  404e38:	cmp	x8, x11
  404e3c:	b.eq	404c7c <ferror@plt+0x2c7c>  // b.none
  404e40:	b	404c5c <ferror@plt+0x2c5c>
  404e44:	add	x9, x27, #0x1
  404e48:	b	404bf4 <ferror@plt+0x2bf4>
  404e4c:	sub	x10, x27, #0x1
  404e50:	cmp	x10, x9
  404e54:	ccmp	x8, #0x0, #0x4, ls  // ls = plast
  404e58:	csel	x9, x10, x9, eq  // eq = none
  404e5c:	cmp	x9, #0x0
  404e60:	csinc	x27, x9, xzr, ne  // ne = any
  404e64:	b	404c18 <ferror@plt+0x2c18>
  404e68:	mov	x0, x21
  404e6c:	bl	401e60 <free@plt>
  404e70:	ldr	x8, [x20, #56]
  404e74:	ldr	x9, [x19, #40]
  404e78:	movi	d0, #0xffffffff00000000
  404e7c:	str	d0, [x19, #56]
  404e80:	str	x8, [x19]
  404e84:	str	x9, [x19, #32]
  404e88:	ldp	x20, x19, [sp, #80]
  404e8c:	ldp	x22, x21, [sp, #64]
  404e90:	ldp	x24, x23, [sp, #48]
  404e94:	ldp	x26, x25, [sp, #32]
  404e98:	ldr	x27, [sp, #16]
  404e9c:	ldp	x29, x30, [sp], #96
  404ea0:	ret
  404ea4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404ea8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404eac:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404eb0:	add	x0, x0, #0x831
  404eb4:	add	x1, x1, #0x58a
  404eb8:	add	x3, x3, #0x84e
  404ebc:	mov	w2, #0xf2                  	// #242
  404ec0:	bl	401fa0 <__assert_fail@plt>
  404ec4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404ec8:	add	x1, x1, #0x604
  404ecc:	mov	w2, #0x5                   	// #5
  404ed0:	mov	x0, xzr
  404ed4:	bl	401f40 <dcgettext@plt>
  404ed8:	mov	x2, x0
  404edc:	mov	w0, #0x1                   	// #1
  404ee0:	mov	w1, wzr
  404ee4:	bl	401b60 <error@plt>
  404ee8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404eec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404ef0:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404ef4:	add	x0, x0, #0x576
  404ef8:	add	x1, x1, #0x58a
  404efc:	add	x3, x3, #0x595
  404f00:	mov	w2, #0x105                 	// #261
  404f04:	bl	401fa0 <__assert_fail@plt>
  404f08:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404f0c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404f10:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404f14:	add	x0, x0, #0x5d9
  404f18:	add	x1, x1, #0x58a
  404f1c:	add	x3, x3, #0x595
  404f20:	mov	w2, #0x106                 	// #262
  404f24:	bl	401fa0 <__assert_fail@plt>
  404f28:	ldr	x8, [x0, #56]
  404f2c:	ldr	x9, [x1, #40]
  404f30:	movi	d0, #0xffffffff00000000
  404f34:	str	d0, [x1, #56]
  404f38:	str	x8, [x1]
  404f3c:	str	x9, [x1, #32]
  404f40:	ret
  404f44:	stp	x29, x30, [sp, #-16]!
  404f48:	mov	w0, wzr
  404f4c:	mov	x29, sp
  404f50:	bl	401f30 <sysconf@plt>
  404f54:	cmp	x0, #0x0
  404f58:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404f5c:	csel	x0, x0, x8, gt
  404f60:	ldp	x29, x30, [sp], #16
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-32]!
  404f6c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404f70:	ldr	x9, [x8, #832]
  404f74:	stp	x20, x19, [sp, #16]
  404f78:	mov	x29, sp
  404f7c:	ldr	x8, [x9]
  404f80:	cbz	x8, 404fa8 <ferror@plt+0x2fa8>
  404f84:	mov	x19, xzr
  404f88:	add	x20, x9, #0x8
  404f8c:	mov	x0, x8
  404f90:	bl	401b30 <strlen@plt>
  404f94:	ldr	x8, [x20], #8
  404f98:	add	x9, x19, x0
  404f9c:	add	x19, x9, #0x1
  404fa0:	cbnz	x8, 404f8c <ferror@plt+0x2f8c>
  404fa4:	b	404fac <ferror@plt+0x2fac>
  404fa8:	mov	x19, xzr
  404fac:	mov	x0, x19
  404fb0:	ldp	x20, x19, [sp, #16]
  404fb4:	ldp	x29, x30, [sp], #32
  404fb8:	ret
  404fbc:	stp	x29, x30, [sp, #-48]!
  404fc0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  404fc4:	ldr	x9, [x8, #832]
  404fc8:	stp	x22, x21, [sp, #16]
  404fcc:	stp	x20, x19, [sp, #32]
  404fd0:	mov	x20, x1
  404fd4:	ldr	x8, [x9]
  404fd8:	mov	x19, x0
  404fdc:	mov	x21, xzr
  404fe0:	mov	x29, sp
  404fe4:	cbz	x8, 405004 <ferror@plt+0x3004>
  404fe8:	add	x22, x9, #0x8
  404fec:	mov	x0, x8
  404ff0:	bl	401b30 <strlen@plt>
  404ff4:	ldr	x8, [x22], #8
  404ff8:	add	x9, x21, x0
  404ffc:	add	x21, x9, #0x1
  405000:	cbnz	x8, 404fec <ferror@plt+0x2fec>
  405004:	mov	w8, #0x1000                	// #4096
  405008:	mov	w0, wzr
  40500c:	str	x8, [x19, #16]
  405010:	bl	401f30 <sysconf@plt>
  405014:	cmp	x0, #0x0
  405018:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40501c:	csel	x8, x0, x8, gt
  405020:	subs	x9, x8, x21
  405024:	str	x8, [x19, #8]
  405028:	str	wzr, [x19]
  40502c:	b.cs	405038 <ferror@plt+0x3038>  // b.hs, b.nlast
  405030:	mov	w0, #0x1                   	// #1
  405034:	b	405080 <ferror@plt+0x3080>
  405038:	add	x10, x21, x20
  40503c:	cmp	x10, x8
  405040:	b.cs	40507c <ferror@plt+0x307c>  // b.hs, b.nlast
  405044:	sub	x8, x9, x20
  405048:	lsr	x9, x8, #3
  40504c:	subs	x9, x9, #0x2
  405050:	str	x8, [x19, #8]
  405054:	str	x9, [x19, #32]
  405058:	b.eq	405090 <ferror@plt+0x3090>  // b.none
  40505c:	adrp	x9, 405000 <ferror@plt+0x3000>
  405060:	mov	w0, wzr
  405064:	add	x9, x9, #0xb0
  405068:	stp	xzr, xzr, [x19, #40]
  40506c:	stp	xzr, xzr, [x19, #72]
  405070:	stp	xzr, x9, [x19, #56]
  405074:	str	x8, [x19, #24]
  405078:	b	405080 <ferror@plt+0x3080>
  40507c:	mov	w0, #0x2                   	// #2
  405080:	ldp	x20, x19, [sp, #32]
  405084:	ldp	x22, x21, [sp, #16]
  405088:	ldp	x29, x30, [sp], #48
  40508c:	ret
  405090:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405094:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405098:	adrp	x3, 40b000 <ferror@plt+0x9000>
  40509c:	add	x0, x0, #0x70c
  4050a0:	add	x1, x1, #0x58a
  4050a4:	add	x3, x3, #0x723
  4050a8:	mov	w2, #0x206                 	// #518
  4050ac:	bl	401fa0 <__assert_fail@plt>
  4050b0:	mov	w0, wzr
  4050b4:	ret
  4050b8:	ldr	x8, [x0, #8]
  4050bc:	lsr	x9, x8, #17
  4050c0:	cbz	x9, 4050d4 <ferror@plt+0x30d4>
  4050c4:	ldr	x8, [x0, #16]
  4050c8:	cmp	x8, #0x20, lsl #12
  4050cc:	b.hi	4050d4 <ferror@plt+0x30d4>  // b.pmore
  4050d0:	mov	w8, #0x20000               	// #131072
  4050d4:	str	x8, [x0, #24]
  4050d8:	ret
  4050dc:	stp	x29, x30, [sp, #-48]!
  4050e0:	str	x21, [sp, #16]
  4050e4:	mov	x21, x1
  4050e8:	stp	x20, x19, [sp, #32]
  4050ec:	str	xzr, [x21, #32]!
  4050f0:	stp	xzr, xzr, [x1, #8]
  4050f4:	str	xzr, [x1]
  4050f8:	stp	xzr, xzr, [x1, #64]
  4050fc:	ldr	x8, [x0, #24]
  405100:	mov	x9, #0x7ffffffffffff800    	// #9223372036854773760
  405104:	mov	x29, sp
  405108:	cmp	x8, x9
  40510c:	b.cs	405144 <ferror@plt+0x3144>  // b.hs, b.nlast
  405110:	add	x0, x8, #0x1
  405114:	mov	x19, x1
  405118:	mov	x20, x2
  40511c:	bl	408bbc <ferror@plt+0x6bbc>
  405120:	mov	w8, #0xffffffff            	// #-1
  405124:	str	x0, [x19, #24]
  405128:	stp	xzr, xzr, [x21]
  40512c:	stp	wzr, w8, [x19, #56]
  405130:	str	x20, [x19, #48]
  405134:	ldp	x20, x19, [sp, #32]
  405138:	ldr	x21, [sp, #16]
  40513c:	ldp	x29, x30, [sp], #48
  405140:	ret
  405144:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405148:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40514c:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405150:	add	x0, x0, #0x76e
  405154:	add	x1, x1, #0x58a
  405158:	add	x3, x3, #0x791
  40515c:	mov	w2, #0x23c                 	// #572
  405160:	bl	401fa0 <__assert_fail@plt>
  405164:	stp	x29, x30, [sp, #-48]!
  405168:	stp	x22, x21, [sp, #16]
  40516c:	stp	x20, x19, [sp, #32]
  405170:	mov	x8, x0
  405174:	ldr	x0, [x0]
  405178:	mov	x29, sp
  40517c:	cbz	x0, 4051ac <ferror@plt+0x31ac>
  405180:	mov	x22, xzr
  405184:	mov	x19, xzr
  405188:	add	x21, x8, #0x8
  40518c:	add	x20, x22, #0x1
  405190:	bl	401b30 <strlen@plt>
  405194:	mov	x8, x0
  405198:	ldr	x0, [x21, x22, lsl #3]
  40519c:	add	x19, x8, x19
  4051a0:	mov	x22, x20
  4051a4:	cbnz	x0, 40518c <ferror@plt+0x318c>
  4051a8:	b	4051b4 <ferror@plt+0x31b4>
  4051ac:	mov	x19, xzr
  4051b0:	mov	x20, xzr
  4051b4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4051b8:	add	x0, x0, #0x7e6
  4051bc:	mov	x1, x20
  4051c0:	bl	4051f8 <ferror@plt+0x31f8>
  4051c4:	cbz	w0, 4051d0 <ferror@plt+0x31d0>
  4051c8:	mov	w0, #0x1                   	// #1
  4051cc:	b	4051e8 <ferror@plt+0x31e8>
  4051d0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4051d4:	add	x0, x0, #0x80b
  4051d8:	mov	x1, x19
  4051dc:	bl	4051f8 <ferror@plt+0x31f8>
  4051e0:	cmp	w0, #0x0
  4051e4:	cset	w0, ne  // ne = any
  4051e8:	ldp	x20, x19, [sp, #32]
  4051ec:	ldp	x22, x21, [sp, #16]
  4051f0:	ldp	x29, x30, [sp], #48
  4051f4:	ret
  4051f8:	sub	sp, sp, #0x30
  4051fc:	stp	x29, x30, [sp, #16]
  405200:	stp	x20, x19, [sp, #32]
  405204:	add	x29, sp, #0x10
  405208:	mov	x20, x1
  40520c:	mov	x19, x0
  405210:	bl	401fc0 <getenv@plt>
  405214:	cbz	x0, 405244 <ferror@plt+0x3244>
  405218:	add	x1, sp, #0x8
  40521c:	mov	x3, sp
  405220:	mov	w2, #0xa                   	// #10
  405224:	mov	x4, xzr
  405228:	bl	408ed4 <ferror@plt+0x6ed4>
  40522c:	cbnz	w0, 405258 <ferror@plt+0x3258>
  405230:	ldr	x8, [sp]
  405234:	cmp	x8, x20
  405238:	b.cs	405244 <ferror@plt+0x3244>  // b.hs, b.nlast
  40523c:	mov	w0, #0x1                   	// #1
  405240:	b	405248 <ferror@plt+0x3248>
  405244:	mov	w0, wzr
  405248:	ldp	x20, x19, [sp, #32]
  40524c:	ldp	x29, x30, [sp, #16]
  405250:	add	sp, sp, #0x30
  405254:	ret
  405258:	bl	401fb0 <__errno_location@plt>
  40525c:	ldr	w20, [x0]
  405260:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405264:	add	x1, x1, #0x8b8
  405268:	mov	w2, #0x5                   	// #5
  40526c:	mov	x0, xzr
  405270:	bl	401f40 <dcgettext@plt>
  405274:	mov	x2, x0
  405278:	mov	w0, #0x1                   	// #1
  40527c:	mov	w1, w20
  405280:	mov	x3, x19
  405284:	bl	401b60 <error@plt>
  405288:	stp	x29, x30, [sp, #-96]!
  40528c:	stp	x28, x27, [sp, #16]
  405290:	stp	x26, x25, [sp, #32]
  405294:	stp	x24, x23, [sp, #48]
  405298:	stp	x22, x21, [sp, #64]
  40529c:	stp	x20, x19, [sp, #80]
  4052a0:	mov	x29, sp
  4052a4:	sub	sp, sp, #0x220
  4052a8:	bl	4053f0 <ferror@plt+0x33f0>
  4052ac:	mov	w8, #0x7fffffff            	// #2147483647
  4052b0:	cmp	w0, w8
  4052b4:	cinc	w22, w0, ne  // ne = any
  4052b8:	cmp	w22, #0x1
  4052bc:	stp	xzr, xzr, [sp]
  4052c0:	str	xzr, [sp, #16]
  4052c4:	b.lt	4053bc <ferror@plt+0x33bc>  // b.tstop
  4052c8:	mov	x8, sp
  4052cc:	add	x9, sp, #0x18
  4052d0:	mov	w23, wzr
  4052d4:	mov	w24, #0x40                  	// #64
  4052d8:	add	x19, x8, #0x10
  4052dc:	orr	x25, x9, #0x6
  4052e0:	mov	w26, #0x5                   	// #5
  4052e4:	b	4052f4 <ferror@plt+0x32f4>
  4052e8:	add	w23, w20, w23
  4052ec:	cmp	w23, w22
  4052f0:	b.ge	4053bc <ferror@plt+0x33bc>  // b.tcont
  4052f4:	sub	w21, w22, w23
  4052f8:	cmp	w21, #0x40
  4052fc:	csel	w8, w21, w24, lt  // lt = tstop
  405300:	cmp	w21, #0x1
  405304:	sxtw	x20, w8
  405308:	b.lt	405334 <ferror@plt+0x3334>  // b.tstop
  40530c:	mov	x8, xzr
  405310:	mov	w9, w23
  405314:	mov	x10, x25
  405318:	add	w11, w9, w8
  40531c:	add	x8, x8, #0x1
  405320:	stur	w26, [x10, #-2]
  405324:	stur	w11, [x10, #-6]
  405328:	cmp	x8, x20
  40532c:	add	x10, x10, #0x8
  405330:	b.lt	405318 <ferror@plt+0x3318>  // b.tstop
  405334:	add	x0, sp, #0x18
  405338:	mov	x1, x20
  40533c:	mov	w2, wzr
  405340:	bl	401ca0 <poll@plt>
  405344:	cmn	w0, #0x1
  405348:	b.eq	4053bc <ferror@plt+0x33bc>  // b.none
  40534c:	cmp	w21, #0x1
  405350:	b.lt	4052e8 <ferror@plt+0x32e8>  // b.tstop
  405354:	mov	x27, xzr
  405358:	add	x28, sp, #0x18
  40535c:	b	405384 <ferror@plt+0x3384>
  405360:	ldr	x8, [sp, #8]
  405364:	str	x0, [sp]
  405368:	str	w21, [x0, x8, lsl #2]
  40536c:	add	x8, x8, #0x1
  405370:	str	x8, [sp, #8]
  405374:	add	x27, x27, #0x1
  405378:	cmp	x27, x20
  40537c:	add	x28, x28, #0x8
  405380:	b.ge	4052e8 <ferror@plt+0x32e8>  // b.tcont
  405384:	ldrh	w8, [x28, #6]
  405388:	cmp	w8, #0x20
  40538c:	b.eq	405374 <ferror@plt+0x3374>  // b.none
  405390:	ldr	w21, [x28]
  405394:	mov	w1, #0x1                   	// #1
  405398:	mov	w0, w21
  40539c:	bl	409270 <ferror@plt+0x7270>
  4053a0:	tbnz	w0, #0, 405374 <ferror@plt+0x3374>
  4053a4:	ldp	x0, x8, [sp]
  4053a8:	mov	x2, x19
  4053ac:	lsl	x8, x8, #2
  4053b0:	add	x1, x8, #0x4
  4053b4:	bl	405ac4 <ferror@plt+0x3ac4>
  4053b8:	cbnz	x0, 405360 <ferror@plt+0x3360>
  4053bc:	ldp	x8, x9, [sp]
  4053c0:	adrp	x10, 41d000 <ferror@plt+0x1b000>
  4053c4:	adrp	x11, 41d000 <ferror@plt+0x1b000>
  4053c8:	str	x8, [x10, #1176]
  4053cc:	str	x9, [x11, #1184]
  4053d0:	add	sp, sp, #0x220
  4053d4:	ldp	x20, x19, [sp, #80]
  4053d8:	ldp	x22, x21, [sp, #64]
  4053dc:	ldp	x24, x23, [sp, #48]
  4053e0:	ldp	x26, x25, [sp, #32]
  4053e4:	ldp	x28, x27, [sp, #16]
  4053e8:	ldp	x29, x30, [sp], #96
  4053ec:	ret
  4053f0:	sub	sp, sp, #0x40
  4053f4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4053f8:	add	x0, x0, #0x9df
  4053fc:	stp	x29, x30, [sp, #16]
  405400:	stp	x22, x21, [sp, #32]
  405404:	stp	x20, x19, [sp, #48]
  405408:	add	x29, sp, #0x10
  40540c:	bl	405e48 <ferror@plt+0x3e48>
  405410:	cbz	x0, 405474 <ferror@plt+0x3474>
  405414:	mov	x19, x0
  405418:	bl	401fb0 <__errno_location@plt>
  40541c:	mov	x21, x0
  405420:	str	wzr, [x0]
  405424:	mov	x0, x19
  405428:	bl	401d30 <readdir@plt>
  40542c:	mov	w22, wzr
  405430:	mov	w20, #0xffffffff            	// #-1
  405434:	cbnz	x0, 4054d0 <ferror@plt+0x34d0>
  405438:	ldr	w21, [x21]
  40543c:	cbz	w21, 4054fc <ferror@plt+0x34fc>
  405440:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405444:	add	x2, x2, #0x9df
  405448:	mov	w1, #0x8                   	// #8
  40544c:	mov	w0, wzr
  405450:	bl	407d6c <ferror@plt+0x5d6c>
  405454:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405458:	mov	x3, x0
  40545c:	add	x2, x2, #0xa5c
  405460:	mov	w0, wzr
  405464:	mov	w1, w21
  405468:	bl	401b60 <error@plt>
  40546c:	mov	x0, x19
  405470:	bl	401d60 <closedir@plt>
  405474:	mov	w0, #0x4                   	// #4
  405478:	bl	401f30 <sysconf@plt>
  40547c:	cmn	x0, #0x1
  405480:	mov	w8, #0x14                  	// #20
  405484:	csel	x20, x8, x0, eq  // eq = none
  405488:	mov	x1, sp
  40548c:	mov	w0, #0x7                   	// #7
  405490:	bl	401ee0 <getrlimit@plt>
  405494:	cbnz	w0, 40550c <ferror@plt+0x350c>
  405498:	ldr	x8, [sp]
  40549c:	cmn	x8, #0x1
  4054a0:	csel	w20, w20, w8, eq  // eq = none
  4054a4:	b	40550c <ferror@plt+0x350c>
  4054a8:	mov	x0, x8
  4054ac:	mov	w1, wzr
  4054b0:	bl	40591c <ferror@plt+0x391c>
  4054b4:	cmp	w0, w20
  4054b8:	csel	w20, w0, w20, gt
  4054bc:	mov	w22, #0x1                   	// #1
  4054c0:	mov	x0, x19
  4054c4:	str	wzr, [x21]
  4054c8:	bl	401d30 <readdir@plt>
  4054cc:	cbz	x0, 405438 <ferror@plt+0x3438>
  4054d0:	mov	x8, x0
  4054d4:	ldrb	w9, [x8, #19]!
  4054d8:	cmp	w9, #0x2e
  4054dc:	b.ne	4054a8 <ferror@plt+0x34a8>  // b.any
  4054e0:	ldrb	w9, [x0, #20]
  4054e4:	cbz	w9, 4054c0 <ferror@plt+0x34c0>
  4054e8:	cmp	w9, #0x2e
  4054ec:	b.ne	4054a8 <ferror@plt+0x34a8>  // b.any
  4054f0:	ldrb	w9, [x0, #21]
  4054f4:	cbnz	w9, 4054a8 <ferror@plt+0x34a8>
  4054f8:	b	4054c0 <ferror@plt+0x34c0>
  4054fc:	mov	x0, x19
  405500:	bl	401d60 <closedir@plt>
  405504:	cbz	w22, 405474 <ferror@plt+0x3474>
  405508:	tbnz	w20, #31, 405474 <ferror@plt+0x3474>
  40550c:	mov	w0, w20
  405510:	ldp	x20, x19, [sp, #48]
  405514:	ldp	x22, x21, [sp, #32]
  405518:	ldp	x29, x30, [sp, #16]
  40551c:	add	sp, sp, #0x40
  405520:	ret
  405524:	sub	sp, sp, #0x120
  405528:	stp	x29, x30, [sp, #208]
  40552c:	stp	x20, x19, [sp, #272]
  405530:	add	x29, sp, #0xd0
  405534:	mov	w20, w1
  405538:	mov	x19, x0
  40553c:	stp	x28, x25, [sp, #224]
  405540:	stp	x24, x23, [sp, #240]
  405544:	stp	x22, x21, [sp, #256]
  405548:	stp	x2, x3, [x29, #-80]
  40554c:	stp	x4, x5, [x29, #-64]
  405550:	stp	x6, x7, [x29, #-48]
  405554:	stp	q1, q2, [sp, #16]
  405558:	stp	q3, q4, [sp, #48]
  40555c:	str	q0, [sp]
  405560:	stp	q5, q6, [sp, #80]
  405564:	str	q7, [sp, #112]
  405568:	tbnz	w1, #6, 405574 <ferror@plt+0x3574>
  40556c:	mov	w21, wzr
  405570:	b	4055cc <ferror@plt+0x35cc>
  405574:	mov	x9, #0xffffffffffffffd0    	// #-48
  405578:	mov	x11, sp
  40557c:	sub	x12, x29, #0x50
  405580:	movk	x9, #0xff80, lsl #32
  405584:	add	x10, x29, #0x50
  405588:	mov	x8, #0xffffffffffffffd0    	// #-48
  40558c:	add	x11, x11, #0x80
  405590:	add	x12, x12, #0x30
  405594:	stp	x11, x9, [x29, #-16]
  405598:	stp	x10, x12, [x29, #-32]
  40559c:	tbz	w8, #31, 4055bc <ferror@plt+0x35bc>
  4055a0:	add	w9, w8, #0x8
  4055a4:	cmn	w8, #0x8
  4055a8:	stur	w9, [x29, #-8]
  4055ac:	b.gt	4055bc <ferror@plt+0x35bc>
  4055b0:	ldur	x9, [x29, #-24]
  4055b4:	add	x8, x9, x8
  4055b8:	b	4055c8 <ferror@plt+0x35c8>
  4055bc:	ldur	x8, [x29, #-32]
  4055c0:	add	x9, x8, #0x8
  4055c4:	stur	x9, [x29, #-32]
  4055c8:	ldr	w21, [x8]
  4055cc:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  4055d0:	ldrb	w8, [x25, #1193]
  4055d4:	adrp	x24, 41d000 <ferror@plt+0x1b000>
  4055d8:	tbnz	w8, #0, 405620 <ferror@plt+0x3620>
  4055dc:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4055e0:	add	x0, x0, #0xccc
  4055e4:	mov	w1, #0x80000               	// #524288
  4055e8:	bl	405ee8 <ferror@plt+0x3ee8>
  4055ec:	tbnz	w0, #31, 405610 <ferror@plt+0x3610>
  4055f0:	mov	w1, #0x1                   	// #1
  4055f4:	mov	w22, w0
  4055f8:	bl	409270 <ferror@plt+0x7270>
  4055fc:	mov	w23, w0
  405600:	mov	w0, w22
  405604:	bl	401d70 <close@plt>
  405608:	and	w8, w23, #0x1
  40560c:	b	405614 <ferror@plt+0x3614>
  405610:	mov	w8, wzr
  405614:	strb	w8, [x24, #1192]
  405618:	mov	w8, #0x1                   	// #1
  40561c:	strb	w8, [x25, #1193]
  405620:	orr	w1, w20, #0x80000
  405624:	mov	x0, x19
  405628:	mov	w2, w21
  40562c:	bl	405ee8 <ferror@plt+0x3ee8>
  405630:	mov	w19, w0
  405634:	tbnz	w0, #31, 40564c <ferror@plt+0x364c>
  405638:	ldrb	w8, [x24, #1192]
  40563c:	cbnz	w8, 40564c <ferror@plt+0x364c>
  405640:	mov	w1, #0x1                   	// #1
  405644:	mov	w0, w19
  405648:	bl	405be8 <ferror@plt+0x3be8>
  40564c:	mov	w0, w19
  405650:	ldp	x20, x19, [sp, #272]
  405654:	ldp	x22, x21, [sp, #256]
  405658:	ldp	x24, x23, [sp, #240]
  40565c:	ldp	x28, x25, [sp, #224]
  405660:	ldp	x29, x30, [sp, #208]
  405664:	add	sp, sp, #0x120
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-32]!
  405670:	str	x19, [sp, #16]
  405674:	adrp	x19, 41d000 <ferror@plt+0x1b000>
  405678:	ldr	x0, [x19, #1176]
  40567c:	mov	x29, sp
  405680:	bl	401e60 <free@plt>
  405684:	str	xzr, [x19, #1176]
  405688:	ldr	x19, [sp, #16]
  40568c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405690:	str	xzr, [x8, #1184]
  405694:	ldp	x29, x30, [sp], #32
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-16]!
  4056a0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4056a4:	add	x0, x0, #0x8f5
  4056a8:	mov	x29, sp
  4056ac:	bl	401fc0 <getenv@plt>
  4056b0:	cmp	x0, #0x0
  4056b4:	cset	w0, ne  // ne = any
  4056b8:	ldp	x29, x30, [sp], #16
  4056bc:	ret
  4056c0:	stp	x29, x30, [sp, #-96]!
  4056c4:	stp	x28, x27, [sp, #16]
  4056c8:	stp	x26, x25, [sp, #32]
  4056cc:	stp	x24, x23, [sp, #48]
  4056d0:	stp	x22, x21, [sp, #64]
  4056d4:	stp	x20, x19, [sp, #80]
  4056d8:	mov	x29, sp
  4056dc:	sub	sp, sp, #0x210
  4056e0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  4056e4:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4056e8:	ldr	x21, [x8, #1176]
  4056ec:	ldr	x22, [x9, #1184]
  4056f0:	bl	4053f0 <ferror@plt+0x33f0>
  4056f4:	mov	w8, #0x7fffffff            	// #2147483647
  4056f8:	cmp	w0, w8
  4056fc:	cinc	w23, w0, ne  // ne = any
  405700:	cmp	w23, #0x1
  405704:	b.lt	405800 <ferror@plt+0x3800>  // b.tstop
  405708:	add	x26, sp, #0x8
  40570c:	mov	x24, xzr
  405710:	mov	w25, wzr
  405714:	mov	w8, #0x40                  	// #64
  405718:	orr	x9, x26, #0x6
  40571c:	mov	w27, #0x5                   	// #5
  405720:	str	x9, [sp]
  405724:	sub	w20, w23, w25
  405728:	cmp	w20, #0x40
  40572c:	csel	w8, w20, w8, lt  // lt = tstop
  405730:	cmp	w20, #0x1
  405734:	sxtw	x19, w8
  405738:	b.lt	405764 <ferror@plt+0x3764>  // b.tstop
  40573c:	ldr	x10, [sp]
  405740:	mov	x8, xzr
  405744:	mov	w9, w25
  405748:	add	w11, w9, w8
  40574c:	add	x8, x8, #0x1
  405750:	stur	w27, [x10, #-2]
  405754:	stur	w11, [x10, #-6]
  405758:	cmp	x8, x19
  40575c:	add	x10, x10, #0x8
  405760:	b.lt	405748 <ferror@plt+0x3748>  // b.tstop
  405764:	add	x0, sp, #0x8
  405768:	mov	x1, x19
  40576c:	mov	w2, wzr
  405770:	bl	401ca0 <poll@plt>
  405774:	cmn	w0, #0x1
  405778:	b.eq	405800 <ferror@plt+0x3800>  // b.none
  40577c:	cmp	w20, #0x1
  405780:	b.lt	4057e8 <ferror@plt+0x37e8>  // b.tstop
  405784:	mov	x28, xzr
  405788:	b	40579c <ferror@plt+0x379c>
  40578c:	b.ne	4057fc <ferror@plt+0x37fc>  // b.any
  405790:	add	x28, x28, #0x1
  405794:	cmp	x28, x19
  405798:	b.ge	4057e8 <ferror@plt+0x37e8>  // b.tcont
  40579c:	add	x8, x26, x28, lsl #3
  4057a0:	ldrh	w8, [x8, #6]
  4057a4:	cmp	w8, #0x20
  4057a8:	b.eq	405790 <ferror@plt+0x3790>  // b.none
  4057ac:	lsl	x8, x28, #3
  4057b0:	ldr	w20, [x26, x8]
  4057b4:	mov	w1, #0x1                   	// #1
  4057b8:	mov	w0, w20
  4057bc:	bl	409270 <ferror@plt+0x7270>
  4057c0:	tbnz	w0, #0, 405790 <ferror@plt+0x3790>
  4057c4:	cmp	x24, x22
  4057c8:	b.cs	4057fc <ferror@plt+0x37fc>  // b.hs, b.nlast
  4057cc:	ldr	w8, [x21, x24, lsl #2]
  4057d0:	cmp	w8, w20
  4057d4:	b.ge	40578c <ferror@plt+0x378c>  // b.tcont
  4057d8:	add	x24, x24, #0x1
  4057dc:	cmp	x22, x24
  4057e0:	b.ne	4057cc <ferror@plt+0x37cc>  // b.any
  4057e4:	b	4057fc <ferror@plt+0x37fc>
  4057e8:	add	w25, w19, w25
  4057ec:	cmp	w25, w23
  4057f0:	mov	w8, #0x40                  	// #64
  4057f4:	b.lt	405724 <ferror@plt+0x3724>  // b.tstop
  4057f8:	b	405800 <ferror@plt+0x3800>
  4057fc:	tbz	w20, #31, 405820 <ferror@plt+0x3820>
  405800:	add	sp, sp, #0x210
  405804:	ldp	x20, x19, [sp, #80]
  405808:	ldp	x22, x21, [sp, #64]
  40580c:	ldp	x24, x23, [sp, #48]
  405810:	ldp	x26, x25, [sp, #32]
  405814:	ldp	x28, x27, [sp, #16]
  405818:	ldp	x29, x30, [sp], #96
  40581c:	ret
  405820:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405824:	add	x1, x1, #0x911
  405828:	mov	w2, #0x5                   	// #5
  40582c:	mov	x0, xzr
  405830:	bl	401f40 <dcgettext@plt>
  405834:	mov	x2, x0
  405838:	mov	w0, wzr
  40583c:	mov	w1, wzr
  405840:	mov	w3, w20
  405844:	bl	401b60 <error@plt>
  405848:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40584c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405850:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405854:	add	x0, x0, #0x9a9
  405858:	add	x1, x1, #0x9b2
  40585c:	add	x3, x3, #0x9bb
  405860:	mov	w2, #0x18c                 	// #396
  405864:	bl	401fa0 <__assert_fail@plt>
  405868:	stp	x29, x30, [sp, #-64]!
  40586c:	stp	x22, x21, [sp, #32]
  405870:	stp	x20, x19, [sp, #48]
  405874:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405878:	ldr	x8, [x8, #792]
  40587c:	mov	x19, x0
  405880:	str	x23, [sp, #16]
  405884:	mov	x29, sp
  405888:	mov	x0, x8
  40588c:	bl	40951c <ferror@plt+0x751c>
  405890:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405894:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405898:	ldr	x20, [x8, #816]
  40589c:	ldr	x21, [x9, #680]
  4058a0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4058a4:	add	x1, x1, #0xa01
  4058a8:	mov	w2, #0x5                   	// #5
  4058ac:	mov	x0, xzr
  4058b0:	bl	401f40 <dcgettext@plt>
  4058b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4058b8:	mov	x22, x0
  4058bc:	add	x1, x1, #0xa10
  4058c0:	mov	w2, #0x5                   	// #5
  4058c4:	mov	x0, xzr
  4058c8:	bl	401f40 <dcgettext@plt>
  4058cc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4058d0:	mov	x23, x0
  4058d4:	add	x1, x1, #0xa1f
  4058d8:	mov	w2, #0x5                   	// #5
  4058dc:	mov	x0, xzr
  4058e0:	bl	401f40 <dcgettext@plt>
  4058e4:	mov	x6, x0
  4058e8:	mov	x0, x20
  4058ec:	mov	x1, x19
  4058f0:	mov	x3, x21
  4058f4:	mov	x4, x22
  4058f8:	mov	x5, x23
  4058fc:	ldp	x20, x19, [sp, #48]
  405900:	ldp	x22, x21, [sp, #32]
  405904:	ldr	x23, [sp, #16]
  405908:	adrp	x2, 40b000 <ferror@plt+0x9000>
  40590c:	add	x2, x2, #0x9f3
  405910:	mov	x7, xzr
  405914:	ldp	x29, x30, [sp], #64
  405918:	b	408aa4 <ferror@plt+0x6aa4>
  40591c:	stp	x29, x30, [sp, #-64]!
  405920:	str	x23, [sp, #16]
  405924:	stp	x22, x21, [sp, #32]
  405928:	stp	x20, x19, [sp, #48]
  40592c:	mov	x29, sp
  405930:	mov	w20, w1
  405934:	mov	x19, x0
  405938:	bl	401fb0 <__errno_location@plt>
  40593c:	mov	x21, x0
  405940:	str	wzr, [x0]
  405944:	add	x1, x29, #0x18
  405948:	mov	w2, #0xa                   	// #10
  40594c:	mov	x0, x19
  405950:	bl	401e40 <strtol@plt>
  405954:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  405958:	add	x8, x0, x8
  40595c:	cmp	x8, #0x1
  405960:	b.ls	405994 <ferror@plt+0x3994>  // b.plast
  405964:	cmp	x0, w0, sxtw
  405968:	b.ne	4059ac <ferror@plt+0x39ac>  // b.any
  40596c:	ldr	x22, [x29, #24]
  405970:	ldrb	w8, [x22]
  405974:	cbnz	w8, 4059cc <ferror@plt+0x39cc>
  405978:	cmp	x22, x19
  40597c:	b.eq	405a24 <ferror@plt+0x3a24>  // b.none
  405980:	ldp	x20, x19, [sp, #48]
  405984:	ldp	x22, x21, [sp, #32]
  405988:	ldr	x23, [sp, #16]
  40598c:	ldp	x29, x30, [sp], #64
  405990:	ret
  405994:	ldr	w1, [x21]
  405998:	adrp	x2, 40b000 <ferror@plt+0x9000>
  40599c:	add	x2, x2, #0xa5c
  4059a0:	mov	w0, #0x1                   	// #1
  4059a4:	mov	x3, x19
  4059a8:	bl	401b60 <error@plt>
  4059ac:	adrp	x2, 40b000 <ferror@plt+0x9000>
  4059b0:	mov	w8, #0x22                  	// #34
  4059b4:	add	x2, x2, #0xa5c
  4059b8:	mov	w0, #0x1                   	// #1
  4059bc:	mov	w1, #0x22                  	// #34
  4059c0:	mov	x3, x19
  4059c4:	str	w8, [x21]
  4059c8:	bl	401b60 <error@plt>
  4059cc:	ldr	w21, [x21]
  4059d0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4059d4:	add	x1, x1, #0xa2c
  4059d8:	mov	w2, #0x5                   	// #5
  4059dc:	mov	x0, xzr
  4059e0:	bl	401f40 <dcgettext@plt>
  4059e4:	mov	x23, x0
  4059e8:	mov	w0, wzr
  4059ec:	mov	w1, w20
  4059f0:	mov	x2, x22
  4059f4:	bl	407d6c <ferror@plt+0x5d6c>
  4059f8:	mov	x22, x0
  4059fc:	mov	w0, #0x1                   	// #1
  405a00:	mov	w1, w20
  405a04:	mov	x2, x19
  405a08:	bl	407d6c <ferror@plt+0x5d6c>
  405a0c:	mov	x4, x0
  405a10:	mov	w0, #0x1                   	// #1
  405a14:	mov	w1, w21
  405a18:	mov	x2, x23
  405a1c:	mov	x3, x22
  405a20:	bl	401b60 <error@plt>
  405a24:	ldr	w21, [x21]
  405a28:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405a2c:	add	x1, x1, #0xa47
  405a30:	mov	w2, #0x5                   	// #5
  405a34:	mov	x0, xzr
  405a38:	bl	401f40 <dcgettext@plt>
  405a3c:	mov	x22, x0
  405a40:	mov	w0, wzr
  405a44:	mov	w1, w20
  405a48:	mov	x2, x19
  405a4c:	bl	407d6c <ferror@plt+0x5d6c>
  405a50:	mov	x3, x0
  405a54:	mov	w0, #0x1                   	// #1
  405a58:	mov	w1, w21
  405a5c:	mov	x2, x22
  405a60:	bl	401b60 <error@plt>
  405a64:	stp	x29, x30, [sp, #-32]!
  405a68:	stp	x20, x19, [sp, #16]
  405a6c:	mov	x19, x1
  405a70:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405a74:	mov	x20, x0
  405a78:	add	x1, x1, #0xa5f
  405a7c:	mov	w2, #0x5                   	// #5
  405a80:	mov	x0, xzr
  405a84:	mov	x29, sp
  405a88:	bl	401f40 <dcgettext@plt>
  405a8c:	mov	x1, x0
  405a90:	mov	x0, x20
  405a94:	mov	x3, x19
  405a98:	ldp	x20, x19, [sp, #16]
  405a9c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405aa0:	adrp	x4, 40b000 <ferror@plt+0x9000>
  405aa4:	adrp	x5, 40b000 <ferror@plt+0x9000>
  405aa8:	adrp	x6, 40b000 <ferror@plt+0x9000>
  405aac:	add	x2, x2, #0xb2d
  405ab0:	add	x4, x4, #0x9f3
  405ab4:	add	x5, x5, #0xb54
  405ab8:	add	x6, x6, #0xb83
  405abc:	ldp	x29, x30, [sp], #32
  405ac0:	b	401fe0 <fprintf@plt>
  405ac4:	stp	x29, x30, [sp, #-64]!
  405ac8:	str	x23, [sp, #16]
  405acc:	stp	x22, x21, [sp, #32]
  405ad0:	stp	x20, x19, [sp, #48]
  405ad4:	mov	x29, sp
  405ad8:	mov	x21, x2
  405adc:	mov	x22, x1
  405ae0:	mov	x20, x0
  405ae4:	bl	401fb0 <__errno_location@plt>
  405ae8:	cbz	x22, 405b78 <ferror@plt+0x3b78>
  405aec:	ldr	x8, [x21]
  405af0:	ldr	w23, [x0]
  405af4:	mov	w9, #0x10                  	// #16
  405af8:	mov	x19, x0
  405afc:	cmp	x8, #0x0
  405b00:	csel	x1, x9, x8, eq  // eq = none
  405b04:	cmp	x1, x22
  405b08:	b.cs	405b20 <ferror@plt+0x3b20>  // b.hs, b.nlast
  405b0c:	lsl	x9, x1, #1
  405b10:	cmp	x9, x1
  405b14:	mov	x1, x9
  405b18:	b.cs	405b04 <ferror@plt+0x3b04>  // b.hs, b.nlast
  405b1c:	mov	x1, x22
  405b20:	cbz	x8, 405b44 <ferror@plt+0x3b44>
  405b24:	cmp	x1, x8
  405b28:	b.eq	405b58 <ferror@plt+0x3b58>  // b.none
  405b2c:	mov	x0, x20
  405b30:	str	x1, [x21]
  405b34:	bl	401d40 <realloc@plt>
  405b38:	mov	x20, x0
  405b3c:	cbnz	x0, 405b5c <ferror@plt+0x3b5c>
  405b40:	b	405b60 <ferror@plt+0x3b60>
  405b44:	cbnz	x20, 405b98 <ferror@plt+0x3b98>
  405b48:	mov	x0, x1
  405b4c:	str	x1, [x21]
  405b50:	bl	401c70 <malloc@plt>
  405b54:	mov	x20, x0
  405b58:	cbz	x20, 405b60 <ferror@plt+0x3b60>
  405b5c:	str	w23, [x19]
  405b60:	mov	x0, x20
  405b64:	ldp	x20, x19, [sp, #48]
  405b68:	ldp	x22, x21, [sp, #32]
  405b6c:	ldr	x23, [sp, #16]
  405b70:	ldp	x29, x30, [sp], #64
  405b74:	ret
  405b78:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405b7c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405b80:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405b84:	add	x0, x0, #0xb99
  405b88:	add	x1, x1, #0xba5
  405b8c:	add	x3, x3, #0xbb1
  405b90:	mov	w2, #0x47                  	// #71
  405b94:	bl	401fa0 <__assert_fail@plt>
  405b98:	adrp	x0, 40b000 <ferror@plt+0x9000>
  405b9c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405ba0:	adrp	x3, 40b000 <ferror@plt+0x9000>
  405ba4:	add	x0, x0, #0xbdb
  405ba8:	add	x1, x1, #0xba5
  405bac:	add	x3, x3, #0xbb1
  405bb0:	mov	w2, #0x4f                  	// #79
  405bb4:	bl	401fa0 <__assert_fail@plt>
  405bb8:	stp	x29, x30, [sp, #-32]!
  405bbc:	str	x19, [sp, #16]
  405bc0:	mov	x29, sp
  405bc4:	mov	x19, x0
  405bc8:	bl	405ac4 <ferror@plt+0x3ac4>
  405bcc:	cbz	x0, 405bdc <ferror@plt+0x3bdc>
  405bd0:	ldr	x19, [sp, #16]
  405bd4:	ldp	x29, x30, [sp], #32
  405bd8:	ret
  405bdc:	mov	x0, x19
  405be0:	bl	401e60 <free@plt>
  405be4:	bl	408e90 <ferror@plt+0x6e90>
  405be8:	stp	x29, x30, [sp, #-32]!
  405bec:	stp	x20, x19, [sp, #16]
  405bf0:	mov	w20, w1
  405bf4:	mov	w1, #0x1                   	// #1
  405bf8:	mov	w2, wzr
  405bfc:	mov	x29, sp
  405c00:	mov	w19, w0
  405c04:	bl	409270 <ferror@plt+0x7270>
  405c08:	tbnz	w0, #31, 405c2c <ferror@plt+0x3c2c>
  405c0c:	orr	w8, w0, #0x1
  405c10:	and	w9, w0, #0xfffffffe
  405c14:	tst	w20, #0x1
  405c18:	csel	w2, w8, w9, ne  // ne = any
  405c1c:	cmp	w0, w2
  405c20:	b.ne	405c34 <ferror@plt+0x3c34>  // b.any
  405c24:	mov	w0, wzr
  405c28:	b	405c48 <ferror@plt+0x3c48>
  405c2c:	mov	w0, #0xffffffff            	// #-1
  405c30:	b	405c48 <ferror@plt+0x3c48>
  405c34:	mov	w1, #0x2                   	// #2
  405c38:	mov	w0, w19
  405c3c:	bl	409270 <ferror@plt+0x7270>
  405c40:	cmn	w0, #0x1
  405c44:	csetm	w0, eq  // eq = none
  405c48:	ldp	x20, x19, [sp, #16]
  405c4c:	ldp	x29, x30, [sp], #32
  405c50:	ret
  405c54:	mov	w1, #0x406                 	// #1030
  405c58:	mov	w2, wzr
  405c5c:	b	409270 <ferror@plt+0x7270>
  405c60:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405c64:	str	x0, [x8, #1200]
  405c68:	ret
  405c6c:	stp	x29, x30, [sp, #-48]!
  405c70:	stp	x20, x19, [sp, #32]
  405c74:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  405c78:	ldr	x19, [x20, #824]
  405c7c:	str	x21, [sp, #16]
  405c80:	mov	x29, sp
  405c84:	mov	x0, x19
  405c88:	bl	409564 <ferror@plt+0x7564>
  405c8c:	cbz	x0, 405ca4 <ferror@plt+0x3ca4>
  405c90:	mov	w2, #0x1                   	// #1
  405c94:	mov	x0, x19
  405c98:	mov	x1, xzr
  405c9c:	bl	4095a4 <ferror@plt+0x75a4>
  405ca0:	cbz	w0, 405cac <ferror@plt+0x3cac>
  405ca4:	mov	w19, wzr
  405ca8:	b	405cbc <ferror@plt+0x3cbc>
  405cac:	ldr	x0, [x20, #824]
  405cb0:	bl	40951c <ferror@plt+0x751c>
  405cb4:	cmp	w0, #0x0
  405cb8:	cset	w19, ne  // ne = any
  405cbc:	ldr	x0, [x20, #824]
  405cc0:	bl	4096b0 <ferror@plt+0x76b0>
  405cc4:	tbnz	w19, #0, 405cdc <ferror@plt+0x3cdc>
  405cc8:	cbnz	w0, 405cdc <ferror@plt+0x3cdc>
  405ccc:	ldp	x20, x19, [sp, #32]
  405cd0:	ldr	x21, [sp, #16]
  405cd4:	ldp	x29, x30, [sp], #48
  405cd8:	b	405d74 <ferror@plt+0x3d74>
  405cdc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405ce0:	add	x1, x1, #0xbec
  405ce4:	mov	w2, #0x5                   	// #5
  405ce8:	mov	x0, xzr
  405cec:	bl	401f40 <dcgettext@plt>
  405cf0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405cf4:	ldr	x21, [x8, #1200]
  405cf8:	mov	x19, x0
  405cfc:	bl	401fb0 <__errno_location@plt>
  405d00:	ldr	w20, [x0]
  405d04:	cbnz	x21, 405d24 <ferror@plt+0x3d24>
  405d08:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405d0c:	add	x2, x2, #0xa5c
  405d10:	mov	w0, wzr
  405d14:	mov	w1, w20
  405d18:	mov	x3, x19
  405d1c:	bl	401b60 <error@plt>
  405d20:	b	405d48 <ferror@plt+0x3d48>
  405d24:	mov	x0, x21
  405d28:	bl	407f80 <ferror@plt+0x5f80>
  405d2c:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405d30:	mov	x3, x0
  405d34:	add	x2, x2, #0xbff
  405d38:	mov	w0, wzr
  405d3c:	mov	w1, w20
  405d40:	mov	x4, x19
  405d44:	bl	401b60 <error@plt>
  405d48:	bl	405d74 <ferror@plt+0x3d74>
  405d4c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405d50:	ldr	w0, [x8, #688]
  405d54:	bl	401b10 <_exit@plt>
  405d58:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405d5c:	str	x0, [x8, #1208]
  405d60:	ret
  405d64:	and	w8, w0, #0x1
  405d68:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  405d6c:	strb	w8, [x9, #1216]
  405d70:	ret
  405d74:	stp	x29, x30, [sp, #-48]!
  405d78:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405d7c:	ldr	x0, [x8, #816]
  405d80:	str	x21, [sp, #16]
  405d84:	stp	x20, x19, [sp, #32]
  405d88:	mov	x29, sp
  405d8c:	bl	4096b0 <ferror@plt+0x76b0>
  405d90:	cbz	w0, 405db0 <ferror@plt+0x3db0>
  405d94:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405d98:	ldrb	w8, [x8, #1216]
  405d9c:	cbz	w8, 405dd0 <ferror@plt+0x3dd0>
  405da0:	bl	401fb0 <__errno_location@plt>
  405da4:	ldr	w8, [x0]
  405da8:	cmp	w8, #0x20
  405dac:	b.ne	405dd0 <ferror@plt+0x3dd0>  // b.any
  405db0:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405db4:	ldr	x0, [x8, #792]
  405db8:	bl	4096b0 <ferror@plt+0x76b0>
  405dbc:	cbnz	w0, 405e3c <ferror@plt+0x3e3c>
  405dc0:	ldp	x20, x19, [sp, #32]
  405dc4:	ldr	x21, [sp, #16]
  405dc8:	ldp	x29, x30, [sp], #48
  405dcc:	ret
  405dd0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  405dd4:	add	x1, x1, #0xc06
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	mov	x0, xzr
  405de0:	bl	401f40 <dcgettext@plt>
  405de4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405de8:	ldr	x21, [x8, #1208]
  405dec:	mov	x19, x0
  405df0:	bl	401fb0 <__errno_location@plt>
  405df4:	ldr	w20, [x0]
  405df8:	cbnz	x21, 405e18 <ferror@plt+0x3e18>
  405dfc:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405e00:	add	x2, x2, #0xa5c
  405e04:	mov	w0, wzr
  405e08:	mov	w1, w20
  405e0c:	mov	x3, x19
  405e10:	bl	401b60 <error@plt>
  405e14:	b	405e3c <ferror@plt+0x3e3c>
  405e18:	mov	x0, x21
  405e1c:	bl	407f80 <ferror@plt+0x5f80>
  405e20:	adrp	x2, 40b000 <ferror@plt+0x9000>
  405e24:	mov	x3, x0
  405e28:	add	x2, x2, #0xbff
  405e2c:	mov	w0, wzr
  405e30:	mov	w1, w20
  405e34:	mov	x4, x19
  405e38:	bl	401b60 <error@plt>
  405e3c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  405e40:	ldr	w0, [x8, #688]
  405e44:	bl	401b10 <_exit@plt>
  405e48:	stp	x29, x30, [sp, #-64]!
  405e4c:	str	x23, [sp, #16]
  405e50:	stp	x22, x21, [sp, #32]
  405e54:	stp	x20, x19, [sp, #48]
  405e58:	mov	x29, sp
  405e5c:	bl	401bb0 <opendir@plt>
  405e60:	mov	x19, x0
  405e64:	cbz	x0, 405ed0 <ferror@plt+0x3ed0>
  405e68:	mov	x0, x19
  405e6c:	bl	401ed0 <dirfd@plt>
  405e70:	cmp	w0, #0x2
  405e74:	b.hi	405ed0 <ferror@plt+0x3ed0>  // b.pmore
  405e78:	mov	w1, #0x406                 	// #1030
  405e7c:	mov	w2, #0x3                   	// #3
  405e80:	bl	409270 <ferror@plt+0x7270>
  405e84:	tbnz	w0, #31, 405eb0 <ferror@plt+0x3eb0>
  405e88:	mov	w22, w0
  405e8c:	bl	401db0 <fdopendir@plt>
  405e90:	mov	x21, x0
  405e94:	bl	401fb0 <__errno_location@plt>
  405e98:	ldr	w23, [x0]
  405e9c:	mov	x20, x0
  405ea0:	cbnz	x21, 405ec0 <ferror@plt+0x3ec0>
  405ea4:	mov	w0, w22
  405ea8:	bl	401d70 <close@plt>
  405eac:	b	405ec0 <ferror@plt+0x3ec0>
  405eb0:	bl	401fb0 <__errno_location@plt>
  405eb4:	ldr	w23, [x0]
  405eb8:	mov	x20, x0
  405ebc:	mov	x21, xzr
  405ec0:	mov	x0, x19
  405ec4:	bl	401d60 <closedir@plt>
  405ec8:	mov	x19, x21
  405ecc:	str	w23, [x20]
  405ed0:	mov	x0, x19
  405ed4:	ldp	x20, x19, [sp, #48]
  405ed8:	ldp	x22, x21, [sp, #32]
  405edc:	ldr	x23, [sp, #16]
  405ee0:	ldp	x29, x30, [sp], #64
  405ee4:	ret
  405ee8:	sub	sp, sp, #0xe0
  405eec:	stp	x29, x30, [sp, #208]
  405ef0:	add	x29, sp, #0xd0
  405ef4:	stp	x2, x3, [x29, #-80]
  405ef8:	stp	x4, x5, [x29, #-64]
  405efc:	stp	x6, x7, [x29, #-48]
  405f00:	stp	q1, q2, [sp, #16]
  405f04:	stp	q3, q4, [sp, #48]
  405f08:	str	q0, [sp]
  405f0c:	stp	q5, q6, [sp, #80]
  405f10:	str	q7, [sp, #112]
  405f14:	tbnz	w1, #6, 405f20 <ferror@plt+0x3f20>
  405f18:	mov	w2, wzr
  405f1c:	b	405f78 <ferror@plt+0x3f78>
  405f20:	mov	x9, #0xffffffffffffffd0    	// #-48
  405f24:	mov	x11, sp
  405f28:	sub	x12, x29, #0x50
  405f2c:	movk	x9, #0xff80, lsl #32
  405f30:	add	x10, x29, #0x10
  405f34:	mov	x8, #0xffffffffffffffd0    	// #-48
  405f38:	add	x11, x11, #0x80
  405f3c:	add	x12, x12, #0x30
  405f40:	stp	x11, x9, [x29, #-16]
  405f44:	stp	x10, x12, [x29, #-32]
  405f48:	tbz	w8, #31, 405f68 <ferror@plt+0x3f68>
  405f4c:	add	w9, w8, #0x8
  405f50:	cmn	w8, #0x8
  405f54:	stur	w9, [x29, #-8]
  405f58:	b.gt	405f68 <ferror@plt+0x3f68>
  405f5c:	ldur	x9, [x29, #-24]
  405f60:	add	x8, x9, x8
  405f64:	b	405f74 <ferror@plt+0x3f74>
  405f68:	ldur	x8, [x29, #-32]
  405f6c:	add	x9, x8, #0x8
  405f70:	stur	x9, [x29, #-32]
  405f74:	ldr	w2, [x8]
  405f78:	bl	401c90 <open@plt>
  405f7c:	bl	408474 <ferror@plt+0x6474>
  405f80:	ldp	x29, x30, [sp, #208]
  405f84:	add	sp, sp, #0xe0
  405f88:	ret
  405f8c:	sub	sp, sp, #0x1a0
  405f90:	stp	x29, x30, [sp, #320]
  405f94:	stp	x28, x27, [sp, #336]
  405f98:	stp	x26, x25, [sp, #352]
  405f9c:	stp	x24, x23, [sp, #368]
  405fa0:	stp	x22, x21, [sp, #384]
  405fa4:	stp	x20, x19, [sp, #400]
  405fa8:	add	x29, sp, #0x140
  405fac:	mov	x20, x1
  405fb0:	mov	x19, x0
  405fb4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  405fb8:	cmp	x0, #0x2
  405fbc:	b.cc	406268 <ferror@plt+0x4268>  // b.lo, b.ul, b.last
  405fc0:	add	x21, sp, #0x80
  405fc4:	sub	x0, x29, #0x40
  405fc8:	stur	x20, [x29, #-48]
  405fcc:	sturb	wzr, [x29, #-64]
  405fd0:	stur	xzr, [x21, #132]
  405fd4:	sturb	wzr, [x29, #-52]
  405fd8:	bl	40687c <ferror@plt+0x487c>
  405fdc:	ldurb	w8, [x29, #-32]
  405fe0:	cbz	w8, 405fec <ferror@plt+0x3fec>
  405fe4:	ldur	w8, [x29, #-28]
  405fe8:	cbz	w8, 406350 <ferror@plt+0x4350>
  405fec:	add	x0, sp, #0x80
  405ff0:	stur	x20, [x29, #-112]
  405ff4:	sturb	wzr, [x29, #-128]
  405ff8:	stur	xzr, [x21, #68]
  405ffc:	sturb	wzr, [x29, #-116]
  406000:	str	x19, [sp, #144]
  406004:	strb	wzr, [sp, #128]
  406008:	stur	xzr, [x21, #4]
  40600c:	strb	wzr, [sp, #140]
  406010:	bl	40687c <ferror@plt+0x487c>
  406014:	ldrb	w8, [sp, #160]
  406018:	cbz	w8, 406028 <ferror@plt+0x4028>
  40601c:	ldr	w9, [sp, #164]
  406020:	mov	x8, xzr
  406024:	cbz	w9, 40634c <ferror@plt+0x434c>
  406028:	mov	x26, xzr
  40602c:	mov	x27, xzr
  406030:	mov	x24, xzr
  406034:	mov	w25, #0x1                   	// #1
  406038:	add	x8, x24, x24, lsl #2
  40603c:	mov	x21, x27
  406040:	cmp	x27, x8
  406044:	b.cc	4060cc <ferror@plt+0x40cc>  // b.lo, b.ul, b.last
  406048:	tbz	w25, #0, 4060cc <ferror@plt+0x40cc>
  40604c:	cmp	x24, #0xa
  406050:	b.cc	4060cc <ferror@plt+0x40cc>  // b.lo, b.ul, b.last
  406054:	cmp	x21, x26
  406058:	b.eq	406094 <ferror@plt+0x4094>  // b.none
  40605c:	sub	x22, x26, x21
  406060:	b	40607c <ferror@plt+0x407c>
  406064:	ldp	x9, x8, [x29, #-112]
  406068:	adds	x22, x22, #0x1
  40606c:	sturb	wzr, [x29, #-116]
  406070:	add	x8, x9, x8
  406074:	stur	x8, [x29, #-112]
  406078:	b.cs	406094 <ferror@plt+0x4094>  // b.hs, b.nlast
  40607c:	sub	x0, x29, #0x80
  406080:	bl	40687c <ferror@plt+0x487c>
  406084:	ldurb	w8, [x29, #-96]
  406088:	cbz	w8, 406064 <ferror@plt+0x4064>
  40608c:	ldur	w8, [x29, #-92]
  406090:	cbnz	w8, 406064 <ferror@plt+0x4064>
  406094:	sub	x0, x29, #0x80
  406098:	bl	40687c <ferror@plt+0x487c>
  40609c:	ldurb	w8, [x29, #-96]
  4060a0:	cbz	w8, 4060c8 <ferror@plt+0x40c8>
  4060a4:	ldur	w8, [x29, #-92]
  4060a8:	mov	x26, x21
  4060ac:	cbnz	w8, 4060cc <ferror@plt+0x40cc>
  4060b0:	add	x2, sp, #0x40
  4060b4:	mov	x0, x19
  4060b8:	mov	x1, x20
  4060bc:	bl	406388 <ferror@plt+0x4388>
  4060c0:	tbnz	w0, #0, 40637c <ferror@plt+0x437c>
  4060c4:	mov	w25, wzr
  4060c8:	mov	x26, x21
  4060cc:	ldrb	w8, [sp, #160]
  4060d0:	add	x27, x21, #0x1
  4060d4:	cbz	w8, 4060f4 <ferror@plt+0x40f4>
  4060d8:	ldurb	w8, [x29, #-32]
  4060dc:	cbz	w8, 4060f4 <ferror@plt+0x40f4>
  4060e0:	ldr	w8, [sp, #164]
  4060e4:	ldur	w9, [x29, #-28]
  4060e8:	cmp	w8, w9
  4060ec:	b.ne	406114 <ferror@plt+0x4114>  // b.any
  4060f0:	b	406144 <ferror@plt+0x4144>
  4060f4:	ldr	x2, [sp, #152]
  4060f8:	ldur	x8, [x29, #-40]
  4060fc:	cmp	x2, x8
  406100:	b.ne	406114 <ferror@plt+0x4114>  // b.any
  406104:	ldr	x0, [sp, #144]
  406108:	ldur	x1, [x29, #-48]
  40610c:	bl	401d20 <bcmp@plt>
  406110:	cbz	w0, 406144 <ferror@plt+0x4144>
  406114:	ldp	x9, x8, [sp, #144]
  406118:	add	x0, sp, #0x80
  40611c:	add	x24, x24, #0x1
  406120:	strb	wzr, [sp, #140]
  406124:	add	x8, x9, x8
  406128:	str	x8, [sp, #144]
  40612c:	bl	40687c <ferror@plt+0x487c>
  406130:	ldrb	w8, [sp, #160]
  406134:	cbz	w8, 406038 <ferror@plt+0x4038>
  406138:	ldr	w8, [sp, #164]
  40613c:	cbnz	w8, 406038 <ferror@plt+0x4038>
  406140:	b	406348 <ferror@plt+0x4348>
  406144:	ldp	q0, q1, [sp, #144]
  406148:	ldr	q2, [sp, #128]
  40614c:	mov	x0, sp
  406150:	str	x20, [sp, #16]
  406154:	stp	q0, q1, [sp, #80]
  406158:	ldp	x9, x8, [sp, #80]
  40615c:	ldr	q0, [sp, #176]
  406160:	strb	wzr, [sp]
  406164:	stur	xzr, [sp, #4]
  406168:	add	x8, x9, x8
  40616c:	str	q2, [sp, #64]
  406170:	str	q0, [sp, #112]
  406174:	strb	wzr, [sp, #76]
  406178:	str	x8, [sp, #80]
  40617c:	strb	wzr, [sp, #12]
  406180:	bl	40687c <ferror@plt+0x487c>
  406184:	ldrb	w8, [sp, #32]
  406188:	cbz	w8, 406194 <ferror@plt+0x4194>
  40618c:	ldr	w8, [sp, #36]
  406190:	cbz	w8, 406384 <ferror@plt+0x4384>
  406194:	ldp	x9, x8, [sp, #16]
  406198:	mov	x0, sp
  40619c:	strb	wzr, [sp, #12]
  4061a0:	add	x8, x9, x8
  4061a4:	str	x8, [sp, #16]
  4061a8:	bl	40687c <ferror@plt+0x487c>
  4061ac:	ldrb	w8, [sp, #32]
  4061b0:	cbz	w8, 4061bc <ferror@plt+0x41bc>
  4061b4:	ldr	w8, [sp, #36]
  4061b8:	cbz	w8, 406260 <ferror@plt+0x4260>
  4061bc:	add	x27, x21, #0x2
  4061c0:	add	x0, sp, #0x40
  4061c4:	bl	40687c <ferror@plt+0x487c>
  4061c8:	ldrb	w9, [sp, #96]
  4061cc:	ldr	w8, [sp, #100]
  4061d0:	cbz	w9, 4061d8 <ferror@plt+0x41d8>
  4061d4:	cbz	w8, 406348 <ferror@plt+0x4348>
  4061d8:	ldrb	w10, [sp, #32]
  4061dc:	cbz	w10, 4061fc <ferror@plt+0x41fc>
  4061e0:	cbz	w9, 4061fc <ferror@plt+0x41fc>
  4061e4:	ldr	w9, [sp, #36]
  4061e8:	cmp	w8, w9
  4061ec:	b.ne	406114 <ferror@plt+0x4114>  // b.any
  4061f0:	ldp	x22, x8, [sp, #80]
  4061f4:	ldp	x23, x21, [sp, #16]
  4061f8:	b	40622c <ferror@plt+0x422c>
  4061fc:	ldr	x21, [sp, #88]
  406200:	ldr	x8, [sp, #24]
  406204:	cmp	x21, x8
  406208:	b.ne	406114 <ferror@plt+0x4114>  // b.any
  40620c:	ldr	x22, [sp, #80]
  406210:	ldr	x23, [sp, #16]
  406214:	mov	x2, x21
  406218:	mov	x0, x22
  40621c:	mov	x1, x23
  406220:	bl	401d20 <bcmp@plt>
  406224:	cbnz	w0, 406114 <ferror@plt+0x4114>
  406228:	mov	x8, x21
  40622c:	add	x8, x22, x8
  406230:	add	x9, x23, x21
  406234:	mov	x0, sp
  406238:	strb	wzr, [sp, #76]
  40623c:	str	x8, [sp, #80]
  406240:	str	x9, [sp, #16]
  406244:	strb	wzr, [sp, #12]
  406248:	bl	40687c <ferror@plt+0x487c>
  40624c:	ldrb	w8, [sp, #32]
  406250:	add	x27, x27, #0x1
  406254:	cbz	w8, 4061c0 <ferror@plt+0x41c0>
  406258:	ldr	w8, [sp, #36]
  40625c:	cbnz	w8, 4061c0 <ferror@plt+0x41c0>
  406260:	ldr	x8, [sp, #144]
  406264:	b	40634c <ferror@plt+0x434c>
  406268:	ldrb	w22, [x20]
  40626c:	cbz	w22, 406350 <ferror@plt+0x4350>
  406270:	ldrb	w27, [x19]
  406274:	cbz	w27, 406340 <ferror@plt+0x4340>
  406278:	mov	x25, xzr
  40627c:	mov	x23, xzr
  406280:	mov	x24, xzr
  406284:	mov	w26, #0x1                   	// #1
  406288:	mov	x21, x20
  40628c:	add	x8, x24, x24, lsl #2
  406290:	cmp	x23, x8
  406294:	b.cc	4062c4 <ferror@plt+0x42c4>  // b.lo, b.ul, b.last
  406298:	tbz	w26, #0, 4062c4 <ferror@plt+0x42c4>
  40629c:	cmp	x24, #0xa
  4062a0:	b.cc	4062c4 <ferror@plt+0x42c4>  // b.lo, b.ul, b.last
  4062a4:	cbz	x21, 4062f4 <ferror@plt+0x42f4>
  4062a8:	sub	x1, x23, x25
  4062ac:	mov	x0, x21
  4062b0:	bl	401b70 <strnlen@plt>
  4062b4:	add	x21, x21, x0
  4062b8:	ldrb	w8, [x21]
  4062bc:	mov	x25, x23
  4062c0:	cbz	w8, 4062f4 <ferror@plt+0x42f4>
  4062c4:	cmp	w22, w27, uxtb
  4062c8:	b.ne	406328 <ferror@plt+0x4328>  // b.any
  4062cc:	mov	w8, #0x1                   	// #1
  4062d0:	ldrb	w9, [x20, x8]
  4062d4:	cbz	w9, 406350 <ferror@plt+0x4350>
  4062d8:	ldrb	w10, [x19, x8]
  4062dc:	cbz	w10, 406340 <ferror@plt+0x4340>
  4062e0:	cmp	w10, w9
  4062e4:	add	x8, x8, #0x1
  4062e8:	b.eq	4062d0 <ferror@plt+0x42d0>  // b.none
  4062ec:	add	x23, x23, x8
  4062f0:	b	40632c <ferror@plt+0x432c>
  4062f4:	mov	x0, x20
  4062f8:	bl	401b30 <strlen@plt>
  4062fc:	mov	x2, x0
  406300:	sub	x3, x29, #0x40
  406304:	mov	x0, x19
  406308:	mov	x1, x20
  40630c:	bl	406734 <ferror@plt+0x4734>
  406310:	tbnz	w0, #0, 406374 <ferror@plt+0x4374>
  406314:	ldrb	w27, [x19]
  406318:	mov	w26, wzr
  40631c:	mov	x21, xzr
  406320:	cmp	w22, w27, uxtb
  406324:	b.eq	4062cc <ferror@plt+0x42cc>  // b.none
  406328:	add	x23, x23, #0x1
  40632c:	ldrb	w27, [x19, #1]!
  406330:	mov	x0, xzr
  406334:	add	x24, x24, #0x1
  406338:	cbnz	w27, 40628c <ferror@plt+0x428c>
  40633c:	b	406354 <ferror@plt+0x4354>
  406340:	mov	x0, xzr
  406344:	b	406354 <ferror@plt+0x4354>
  406348:	mov	x8, xzr
  40634c:	mov	x19, x8
  406350:	mov	x0, x19
  406354:	ldp	x20, x19, [sp, #400]
  406358:	ldp	x22, x21, [sp, #384]
  40635c:	ldp	x24, x23, [sp, #368]
  406360:	ldp	x26, x25, [sp, #352]
  406364:	ldp	x28, x27, [sp, #336]
  406368:	ldp	x29, x30, [sp, #320]
  40636c:	add	sp, sp, #0x1a0
  406370:	ret
  406374:	ldur	x0, [x29, #-64]
  406378:	b	406354 <ferror@plt+0x4354>
  40637c:	ldr	x8, [sp, #64]
  406380:	b	40634c <ferror@plt+0x434c>
  406384:	bl	401dd0 <abort@plt>
  406388:	stp	x29, x30, [sp, #-96]!
  40638c:	stp	x28, x27, [sp, #16]
  406390:	stp	x26, x25, [sp, #32]
  406394:	stp	x24, x23, [sp, #48]
  406398:	stp	x22, x21, [sp, #64]
  40639c:	stp	x20, x19, [sp, #80]
  4063a0:	mov	x29, sp
  4063a4:	sub	sp, sp, #0x90
  4063a8:	mov	x19, x0
  4063ac:	mov	x0, x1
  4063b0:	mov	x22, x2
  4063b4:	mov	x23, x1
  4063b8:	bl	4098f8 <ferror@plt+0x78f8>
  4063bc:	mov	x8, #0x9249                	// #37449
  4063c0:	movk	x8, #0x4924, lsl #16
  4063c4:	movk	x8, #0x2492, lsl #32
  4063c8:	movk	x8, #0x249, lsl #48
  4063cc:	cmp	x0, x8
  4063d0:	b.ls	4063dc <ferror@plt+0x43dc>  // b.plast
  4063d4:	mov	w0, wzr
  4063d8:	b	406710 <ferror@plt+0x4710>
  4063dc:	mov	w8, #0x38                  	// #56
  4063e0:	mov	x20, x0
  4063e4:	mul	x0, x0, x8
  4063e8:	cmp	x0, #0xfa0
  4063ec:	b.hi	406414 <ferror@plt+0x4414>  // b.pmore
  4063f0:	add	x9, x0, #0x2e
  4063f4:	mov	x8, sp
  4063f8:	and	x9, x9, #0xfffffffffffffff0
  4063fc:	sub	x8, x8, x9
  406400:	mov	sp, x8
  406404:	add	x8, x8, #0x1f
  406408:	and	x21, x8, #0xffffffffffffffe0
  40640c:	cbnz	x21, 406420 <ferror@plt+0x4420>
  406410:	b	4063d4 <ferror@plt+0x43d4>
  406414:	bl	4097c0 <ferror@plt+0x77c0>
  406418:	mov	x21, x0
  40641c:	cbz	x21, 4063d4 <ferror@plt+0x43d4>
  406420:	mov	w8, #0x30                  	// #48
  406424:	sub	x0, x29, #0x40
  406428:	stur	x19, [x29, #-144]
  40642c:	stur	x23, [x29, #-48]
  406430:	sturb	wzr, [x29, #-64]
  406434:	stur	xzr, [x29, #-60]
  406438:	madd	x25, x20, x8, x21
  40643c:	sturb	wzr, [x29, #-52]
  406440:	sub	x19, x29, #0x40
  406444:	bl	40687c <ferror@plt+0x487c>
  406448:	ldurb	w8, [x29, #-32]
  40644c:	cbz	w8, 406458 <ferror@plt+0x4458>
  406450:	ldur	w8, [x29, #-28]
  406454:	cbz	w8, 4064cc <ferror@plt+0x44cc>
  406458:	add	x23, x19, #0x28
  40645c:	add	x24, x21, #0x18
  406460:	ldur	x8, [x29, #-48]
  406464:	cmp	x8, x23
  406468:	b.ne	406480 <ferror@plt+0x4480>  // b.any
  40646c:	ldur	x2, [x29, #-40]
  406470:	mov	x0, x24
  406474:	mov	x1, x23
  406478:	bl	401b00 <memcpy@plt>
  40647c:	mov	x8, x24
  406480:	stur	x8, [x24, #-24]
  406484:	ldur	x8, [x29, #-40]
  406488:	stur	x8, [x24, #-16]
  40648c:	ldurb	w8, [x29, #-32]
  406490:	sturb	w8, [x24, #-8]
  406494:	cbz	w8, 4064a0 <ferror@plt+0x44a0>
  406498:	ldur	w8, [x29, #-28]
  40649c:	stur	w8, [x24, #-4]
  4064a0:	ldp	x9, x8, [x29, #-48]
  4064a4:	sub	x0, x29, #0x40
  4064a8:	sturb	wzr, [x29, #-52]
  4064ac:	add	x8, x9, x8
  4064b0:	stur	x8, [x29, #-48]
  4064b4:	bl	40687c <ferror@plt+0x487c>
  4064b8:	ldurb	w9, [x29, #-32]
  4064bc:	ldur	w8, [x29, #-28]
  4064c0:	add	x24, x24, #0x30
  4064c4:	cbz	w9, 406460 <ferror@plt+0x4460>
  4064c8:	cbnz	w8, 406460 <ferror@plt+0x4460>
  4064cc:	mov	w8, #0x30                  	// #48
  4064d0:	mov	w9, #0x1                   	// #1
  4064d4:	madd	x8, x20, x8, x21
  4064d8:	cmp	x20, #0x3
  4064dc:	stur	x22, [x29, #-136]
  4064e0:	str	x9, [x8, #8]
  4064e4:	b.cc	406590 <ferror@plt+0x4590>  // b.lo, b.ul, b.last
  4064e8:	mov	x23, xzr
  4064ec:	mov	w24, #0x2                   	// #2
  4064f0:	mov	w26, #0x30                  	// #48
  4064f4:	b	40650c <ferror@plt+0x450c>
  4064f8:	mov	x8, x24
  4064fc:	str	x8, [x25, x24, lsl #3]
  406500:	add	x24, x24, #0x1
  406504:	cmp	x24, x20
  406508:	b.eq	406590 <ferror@plt+0x4590>  // b.none
  40650c:	madd	x8, x24, x26, x21
  406510:	ldurb	w27, [x8, #-32]
  406514:	sub	x28, x8, #0x30
  406518:	sub	x19, x8, #0x1c
  40651c:	sub	x22, x8, #0x28
  406520:	cbz	w27, 406548 <ferror@plt+0x4548>
  406524:	madd	x8, x23, x26, x21
  406528:	ldrb	w8, [x8, #16]
  40652c:	cbz	w8, 406548 <ferror@plt+0x4548>
  406530:	madd	x9, x23, x26, x21
  406534:	ldr	w8, [x19]
  406538:	ldr	w9, [x9, #20]
  40653c:	cmp	w8, w9
  406540:	b.ne	406570 <ferror@plt+0x4570>  // b.any
  406544:	b	406584 <ferror@plt+0x4584>
  406548:	madd	x8, x23, x26, x21
  40654c:	ldr	x2, [x22]
  406550:	ldr	x8, [x8, #8]
  406554:	cmp	x2, x8
  406558:	b.ne	406570 <ferror@plt+0x4570>  // b.any
  40655c:	mul	x8, x23, x26
  406560:	ldr	x0, [x28]
  406564:	ldr	x1, [x21, x8]
  406568:	bl	401d20 <bcmp@plt>
  40656c:	cbz	w0, 406584 <ferror@plt+0x4584>
  406570:	cbz	x23, 4064f8 <ferror@plt+0x44f8>
  406574:	ldr	x8, [x25, x23, lsl #3]
  406578:	sub	x23, x23, x8
  40657c:	cbnz	w27, 406524 <ferror@plt+0x4524>
  406580:	b	406548 <ferror@plt+0x4548>
  406584:	add	x23, x23, #0x1
  406588:	sub	x8, x24, x23
  40658c:	b	4064fc <ferror@plt+0x44fc>
  406590:	ldp	x8, x27, [x29, #-144]
  406594:	sub	x0, x29, #0x80
  406598:	str	xzr, [x27]
  40659c:	stur	x8, [x29, #-48]
  4065a0:	sturb	wzr, [x29, #-64]
  4065a4:	stur	xzr, [x29, #-60]
  4065a8:	sturb	wzr, [x29, #-52]
  4065ac:	stur	x8, [x29, #-112]
  4065b0:	sturb	wzr, [x29, #-128]
  4065b4:	stur	xzr, [x29, #-124]
  4065b8:	sturb	wzr, [x29, #-116]
  4065bc:	bl	40687c <ferror@plt+0x487c>
  4065c0:	ldurb	w10, [x29, #-96]
  4065c4:	ldur	w8, [x29, #-92]
  4065c8:	cmp	w10, #0x0
  4065cc:	cset	w9, ne  // ne = any
  4065d0:	cbz	w10, 4065d8 <ferror@plt+0x45d8>
  4065d4:	cbz	w8, 406704 <ferror@plt+0x4704>
  4065d8:	mov	x26, xzr
  4065dc:	mov	w24, #0x30                  	// #48
  4065e0:	madd	x10, x26, x24, x21
  4065e4:	ldrb	w10, [x10, #16]
  4065e8:	cbz	w10, 406608 <ferror@plt+0x4608>
  4065ec:	tbz	w9, #0, 406608 <ferror@plt+0x4608>
  4065f0:	madd	x9, x26, x24, x21
  4065f4:	ldr	w9, [x9, #20]
  4065f8:	cmp	w9, w8
  4065fc:	b.ne	406638 <ferror@plt+0x4638>  // b.any
  406600:	ldp	x23, x22, [x29, #-112]
  406604:	b	406680 <ferror@plt+0x4680>
  406608:	madd	x8, x26, x24, x21
  40660c:	ldr	x22, [x8, #8]
  406610:	ldur	x8, [x29, #-104]
  406614:	cmp	x22, x8
  406618:	b.ne	406638 <ferror@plt+0x4638>  // b.any
  40661c:	mul	x8, x26, x24
  406620:	ldur	x23, [x29, #-112]
  406624:	ldr	x0, [x21, x8]
  406628:	mov	x2, x22
  40662c:	mov	x1, x23
  406630:	bl	401d20 <bcmp@plt>
  406634:	cbz	w0, 406680 <ferror@plt+0x4680>
  406638:	cbz	x26, 40669c <ferror@plt+0x469c>
  40663c:	ldr	x19, [x25, x26, lsl #3]
  406640:	sub	x26, x26, x19
  406644:	cbnz	x19, 406664 <ferror@plt+0x4664>
  406648:	b	4066d8 <ferror@plt+0x46d8>
  40664c:	ldp	x9, x8, [x29, #-48]
  406650:	subs	x19, x19, #0x1
  406654:	sturb	wzr, [x29, #-52]
  406658:	add	x8, x9, x8
  40665c:	stur	x8, [x29, #-48]
  406660:	b.eq	4066d8 <ferror@plt+0x46d8>  // b.none
  406664:	sub	x0, x29, #0x40
  406668:	bl	40687c <ferror@plt+0x487c>
  40666c:	ldurb	w8, [x29, #-32]
  406670:	cbz	w8, 40664c <ferror@plt+0x464c>
  406674:	ldur	w8, [x29, #-28]
  406678:	cbnz	w8, 40664c <ferror@plt+0x464c>
  40667c:	b	406730 <ferror@plt+0x4730>
  406680:	add	x26, x26, #0x1
  406684:	add	x8, x23, x22
  406688:	cmp	x26, x20
  40668c:	stur	x8, [x29, #-112]
  406690:	sturb	wzr, [x29, #-116]
  406694:	b.ne	4066d8 <ferror@plt+0x46d8>  // b.any
  406698:	b	4066fc <ferror@plt+0x46fc>
  40669c:	sub	x0, x29, #0x40
  4066a0:	bl	40687c <ferror@plt+0x487c>
  4066a4:	ldurb	w8, [x29, #-32]
  4066a8:	cbz	w8, 4066b4 <ferror@plt+0x46b4>
  4066ac:	ldur	w8, [x29, #-28]
  4066b0:	cbz	w8, 406730 <ferror@plt+0x4730>
  4066b4:	ldp	x9, x8, [x29, #-48]
  4066b8:	ldp	x11, x10, [x29, #-112]
  4066bc:	mov	x26, xzr
  4066c0:	sturb	wzr, [x29, #-52]
  4066c4:	add	x8, x9, x8
  4066c8:	add	x9, x11, x10
  4066cc:	stur	x8, [x29, #-48]
  4066d0:	stur	x9, [x29, #-112]
  4066d4:	sturb	wzr, [x29, #-116]
  4066d8:	sub	x0, x29, #0x80
  4066dc:	bl	40687c <ferror@plt+0x487c>
  4066e0:	ldurb	w10, [x29, #-96]
  4066e4:	ldur	w8, [x29, #-92]
  4066e8:	cmp	w10, #0x0
  4066ec:	cset	w9, ne  // ne = any
  4066f0:	cbz	w10, 4065e0 <ferror@plt+0x45e0>
  4066f4:	cbnz	w8, 4065e0 <ferror@plt+0x45e0>
  4066f8:	b	406704 <ferror@plt+0x4704>
  4066fc:	ldur	x8, [x29, #-48]
  406700:	str	x8, [x27]
  406704:	mov	x0, x21
  406708:	bl	409808 <ferror@plt+0x7808>
  40670c:	mov	w0, #0x1                   	// #1
  406710:	mov	sp, x29
  406714:	ldp	x20, x19, [sp, #80]
  406718:	ldp	x22, x21, [sp, #64]
  40671c:	ldp	x24, x23, [sp, #48]
  406720:	ldp	x26, x25, [sp, #32]
  406724:	ldp	x28, x27, [sp, #16]
  406728:	ldp	x29, x30, [sp], #96
  40672c:	ret
  406730:	bl	401dd0 <abort@plt>
  406734:	stp	x29, x30, [sp, #-48]!
  406738:	lsr	x8, x2, #60
  40673c:	stp	x22, x21, [sp, #16]
  406740:	stp	x20, x19, [sp, #32]
  406744:	mov	x29, sp
  406748:	cbz	x8, 406754 <ferror@plt+0x4754>
  40674c:	mov	w0, wzr
  406750:	b	406868 <ferror@plt+0x4868>
  406754:	mov	x19, x3
  406758:	mov	x20, x2
  40675c:	mov	x21, x1
  406760:	mov	x22, x0
  406764:	cmp	x2, #0x1f4
  406768:	lsl	x0, x2, #3
  40676c:	b.hi	406794 <ferror@plt+0x4794>  // b.pmore
  406770:	add	x9, x0, #0x2e
  406774:	mov	x8, sp
  406778:	and	x9, x9, #0xfffffffffffffff0
  40677c:	sub	x8, x8, x9
  406780:	mov	sp, x8
  406784:	add	x8, x8, #0x1f
  406788:	and	x0, x8, #0xffffffffffffffe0
  40678c:	cbnz	x0, 40679c <ferror@plt+0x479c>
  406790:	b	406868 <ferror@plt+0x4868>
  406794:	bl	4097c0 <ferror@plt+0x77c0>
  406798:	cbz	x0, 406868 <ferror@plt+0x4868>
  40679c:	mov	w8, #0x1                   	// #1
  4067a0:	cmp	x20, #0x3
  4067a4:	str	x8, [x0, #8]
  4067a8:	b.cc	4067fc <ferror@plt+0x47fc>  // b.lo, b.ul, b.last
  4067ac:	mov	x8, xzr
  4067b0:	mov	w9, #0x2                   	// #2
  4067b4:	b	4067d0 <ferror@plt+0x47d0>
  4067b8:	add	x8, x8, #0x1
  4067bc:	sub	x10, x9, x8
  4067c0:	str	x10, [x0, x9, lsl #3]
  4067c4:	add	x9, x9, #0x1
  4067c8:	cmp	x9, x20
  4067cc:	b.eq	4067fc <ferror@plt+0x47fc>  // b.none
  4067d0:	add	x10, x9, x21
  4067d4:	ldurb	w10, [x10, #-1]
  4067d8:	ldrb	w11, [x21, x8]
  4067dc:	cmp	w10, w11
  4067e0:	b.eq	4067b8 <ferror@plt+0x47b8>  // b.none
  4067e4:	cbz	x8, 4067f4 <ferror@plt+0x47f4>
  4067e8:	ldr	x11, [x0, x8, lsl #3]
  4067ec:	sub	x8, x8, x11
  4067f0:	b	4067d8 <ferror@plt+0x47d8>
  4067f4:	mov	x10, x9
  4067f8:	b	4067c0 <ferror@plt+0x47c0>
  4067fc:	str	xzr, [x19]
  406800:	ldrb	w10, [x22]
  406804:	cbz	w10, 406860 <ferror@plt+0x4860>
  406808:	mov	x8, xzr
  40680c:	mov	x9, x22
  406810:	b	40682c <ferror@plt+0x482c>
  406814:	add	x8, x8, #0x1
  406818:	cmp	x8, x20
  40681c:	b.eq	40685c <ferror@plt+0x485c>  // b.none
  406820:	add	x22, x22, #0x1
  406824:	ldrb	w10, [x22]
  406828:	cbz	w10, 406860 <ferror@plt+0x4860>
  40682c:	ldrb	w11, [x21, x8]
  406830:	cmp	w11, w10, uxtb
  406834:	b.eq	406814 <ferror@plt+0x4814>  // b.none
  406838:	cbz	x8, 406854 <ferror@plt+0x4854>
  40683c:	ldr	x10, [x0, x8, lsl #3]
  406840:	add	x9, x9, x10
  406844:	sub	x8, x8, x10
  406848:	ldrb	w10, [x22]
  40684c:	cbnz	w10, 40682c <ferror@plt+0x482c>
  406850:	b	406860 <ferror@plt+0x4860>
  406854:	add	x9, x9, #0x1
  406858:	b	406820 <ferror@plt+0x4820>
  40685c:	str	x9, [x19]
  406860:	bl	409808 <ferror@plt+0x7808>
  406864:	mov	w0, #0x1                   	// #1
  406868:	mov	sp, x29
  40686c:	ldp	x20, x19, [sp, #32]
  406870:	ldp	x22, x21, [sp, #16]
  406874:	ldp	x29, x30, [sp], #48
  406878:	ret
  40687c:	stp	x29, x30, [sp, #-48]!
  406880:	stp	x22, x21, [sp, #16]
  406884:	stp	x20, x19, [sp, #32]
  406888:	ldrb	w8, [x0, #12]
  40688c:	mov	x29, sp
  406890:	cbnz	w8, 40697c <ferror@plt+0x497c>
  406894:	ldrb	w8, [x0]
  406898:	ldr	x20, [x0, #16]
  40689c:	mov	x19, x0
  4068a0:	cbz	w8, 4068f4 <ferror@plt+0x48f4>
  4068a4:	add	x22, x19, #0x24
  4068a8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4068ac:	mov	x1, x0
  4068b0:	mov	x0, x20
  4068b4:	bl	40843c <ferror@plt+0x643c>
  4068b8:	add	x21, x19, #0x4
  4068bc:	mov	x2, x0
  4068c0:	mov	x0, x22
  4068c4:	mov	x1, x20
  4068c8:	mov	x3, x21
  4068cc:	bl	409640 <ferror@plt+0x7640>
  4068d0:	cmn	x0, #0x2
  4068d4:	str	x0, [x19, #24]
  4068d8:	b.eq	406964 <ferror@plt+0x4964>  // b.none
  4068dc:	cbz	x0, 40692c <ferror@plt+0x492c>
  4068e0:	cmn	x0, #0x1
  4068e4:	b.ne	406948 <ferror@plt+0x4948>  // b.any
  4068e8:	mov	w8, #0x1                   	// #1
  4068ec:	str	x8, [x19, #24]
  4068f0:	b	406970 <ferror@plt+0x4970>
  4068f4:	ldrb	w8, [x20]
  4068f8:	adrp	x10, 40c000 <ferror@plt+0xa000>
  4068fc:	add	x10, x10, #0x220
  406900:	lsr	w9, w8, #3
  406904:	and	x9, x9, #0x1c
  406908:	ldr	w9, [x10, x9]
  40690c:	lsr	w8, w9, w8
  406910:	tbz	w8, #0, 40698c <ferror@plt+0x498c>
  406914:	mov	w8, #0x1                   	// #1
  406918:	str	x8, [x19, #24]
  40691c:	ldrb	w9, [x20]
  406920:	strb	w8, [x19, #32]
  406924:	str	w9, [x19, #36]
  406928:	b	406974 <ferror@plt+0x4974>
  40692c:	ldr	x8, [x19, #16]
  406930:	mov	w9, #0x1                   	// #1
  406934:	str	x9, [x19, #24]
  406938:	ldrb	w8, [x8]
  40693c:	cbnz	w8, 4069a4 <ferror@plt+0x49a4>
  406940:	ldr	w8, [x22]
  406944:	cbnz	w8, 4069c4 <ferror@plt+0x49c4>
  406948:	mov	w8, #0x1                   	// #1
  40694c:	mov	x0, x21
  406950:	strb	w8, [x19, #32]
  406954:	bl	401de0 <mbsinit@plt>
  406958:	cbz	w0, 406974 <ferror@plt+0x4974>
  40695c:	strb	wzr, [x19]
  406960:	b	406974 <ferror@plt+0x4974>
  406964:	ldr	x0, [x19, #16]
  406968:	bl	401b30 <strlen@plt>
  40696c:	str	x0, [x19, #24]
  406970:	strb	wzr, [x19, #32]
  406974:	mov	w8, #0x1                   	// #1
  406978:	strb	w8, [x19, #12]
  40697c:	ldp	x20, x19, [sp, #32]
  406980:	ldp	x22, x21, [sp, #16]
  406984:	ldp	x29, x30, [sp], #48
  406988:	ret
  40698c:	add	x0, x19, #0x4
  406990:	bl	401de0 <mbsinit@plt>
  406994:	cbz	w0, 4069e4 <ferror@plt+0x49e4>
  406998:	mov	w8, #0x1                   	// #1
  40699c:	strb	w8, [x19]
  4069a0:	b	4068a4 <ferror@plt+0x48a4>
  4069a4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4069a8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4069ac:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4069b0:	add	x0, x0, #0xc65
  4069b4:	add	x1, x1, #0xc29
  4069b8:	add	x3, x3, #0xc35
  4069bc:	mov	w2, #0xb2                  	// #178
  4069c0:	bl	401fa0 <__assert_fail@plt>
  4069c4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4069c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4069cc:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4069d0:	add	x0, x0, #0xc7c
  4069d4:	add	x1, x1, #0xc29
  4069d8:	add	x3, x3, #0xc35
  4069dc:	mov	w2, #0xb3                  	// #179
  4069e0:	bl	401fa0 <__assert_fail@plt>
  4069e4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4069e8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4069ec:	adrp	x3, 40b000 <ferror@plt+0x9000>
  4069f0:	add	x0, x0, #0xc12
  4069f4:	add	x1, x1, #0xc29
  4069f8:	add	x3, x3, #0xc35
  4069fc:	mov	w2, #0x96                  	// #150
  406a00:	bl	401fa0 <__assert_fail@plt>
  406a04:	ldr	x8, [x0, #16]
  406a08:	add	x8, x8, x1
  406a0c:	str	x8, [x0, #16]
  406a10:	ret
  406a14:	stp	x29, x30, [sp, #-48]!
  406a18:	stp	x20, x19, [sp, #32]
  406a1c:	ldrb	w8, [x1]
  406a20:	mov	x19, x1
  406a24:	mov	x20, x0
  406a28:	str	x21, [sp, #16]
  406a2c:	mov	x29, sp
  406a30:	strb	w8, [x0]
  406a34:	cbz	w8, 406a44 <ferror@plt+0x4a44>
  406a38:	ldur	x8, [x19, #4]
  406a3c:	stur	x8, [x20, #4]
  406a40:	b	406a48 <ferror@plt+0x4a48>
  406a44:	stur	xzr, [x20, #4]
  406a48:	ldrb	w8, [x19, #12]
  406a4c:	strb	w8, [x20, #12]
  406a50:	ldr	x1, [x19, #16]
  406a54:	add	x8, x19, #0x28
  406a58:	cmp	x1, x8
  406a5c:	b.ne	406a74 <ferror@plt+0x4a74>  // b.any
  406a60:	ldr	x2, [x19, #24]
  406a64:	add	x21, x20, #0x28
  406a68:	mov	x0, x21
  406a6c:	bl	401b00 <memcpy@plt>
  406a70:	mov	x1, x21
  406a74:	str	x1, [x20, #16]
  406a78:	ldr	x8, [x19, #24]
  406a7c:	str	x8, [x20, #24]
  406a80:	ldrb	w8, [x19, #32]
  406a84:	strb	w8, [x20, #32]
  406a88:	cbz	w8, 406a94 <ferror@plt+0x4a94>
  406a8c:	ldr	w8, [x19, #36]
  406a90:	str	w8, [x20, #36]
  406a94:	ldp	x20, x19, [sp, #32]
  406a98:	ldr	x21, [sp, #16]
  406a9c:	ldp	x29, x30, [sp], #48
  406aa0:	ret
  406aa4:	stp	x29, x30, [sp, #-32]!
  406aa8:	stp	x20, x19, [sp, #16]
  406aac:	mov	x29, sp
  406ab0:	cbz	x0, 406b30 <ferror@plt+0x4b30>
  406ab4:	mov	w1, #0x2f                  	// #47
  406ab8:	mov	x19, x0
  406abc:	bl	401d90 <strrchr@plt>
  406ac0:	cmp	x0, #0x0
  406ac4:	csinc	x20, x19, x0, eq  // eq = none
  406ac8:	sub	x8, x20, x19
  406acc:	cmp	x8, #0x7
  406ad0:	b.lt	406b14 <ferror@plt+0x4b14>  // b.tstop
  406ad4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  406ad8:	sub	x0, x20, #0x7
  406adc:	add	x1, x1, #0xcc6
  406ae0:	mov	w2, #0x7                   	// #7
  406ae4:	bl	401cc0 <strncmp@plt>
  406ae8:	cbnz	w0, 406b14 <ferror@plt+0x4b14>
  406aec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  406af0:	add	x1, x1, #0xcce
  406af4:	mov	w2, #0x3                   	// #3
  406af8:	mov	x0, x20
  406afc:	bl	401cc0 <strncmp@plt>
  406b00:	mov	x19, x20
  406b04:	cbnz	w0, 406b14 <ferror@plt+0x4b14>
  406b08:	add	x19, x20, #0x3
  406b0c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406b10:	str	x19, [x8, #840]
  406b14:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406b18:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  406b1c:	str	x19, [x8, #1224]
  406b20:	str	x19, [x9, #784]
  406b24:	ldp	x20, x19, [sp, #16]
  406b28:	ldp	x29, x30, [sp], #32
  406b2c:	ret
  406b30:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406b34:	ldr	x3, [x8, #792]
  406b38:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406b3c:	add	x0, x0, #0xc8e
  406b40:	mov	w1, #0x37                  	// #55
  406b44:	mov	w2, #0x1                   	// #1
  406b48:	bl	401e90 <fwrite@plt>
  406b4c:	bl	401dd0 <abort@plt>
  406b50:	stp	x29, x30, [sp, #-48]!
  406b54:	str	x21, [sp, #16]
  406b58:	stp	x20, x19, [sp, #32]
  406b5c:	mov	x29, sp
  406b60:	mov	x19, x0
  406b64:	bl	401fb0 <__errno_location@plt>
  406b68:	ldr	w21, [x0]
  406b6c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406b70:	add	x8, x8, #0x4d0
  406b74:	cmp	x19, #0x0
  406b78:	mov	x20, x0
  406b7c:	csel	x0, x8, x19, eq  // eq = none
  406b80:	mov	w1, #0x38                  	// #56
  406b84:	bl	408e14 <ferror@plt+0x6e14>
  406b88:	str	w21, [x20]
  406b8c:	ldp	x20, x19, [sp, #32]
  406b90:	ldr	x21, [sp, #16]
  406b94:	ldp	x29, x30, [sp], #48
  406b98:	ret
  406b9c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406ba0:	add	x8, x8, #0x4d0
  406ba4:	cmp	x0, #0x0
  406ba8:	csel	x8, x8, x0, eq  // eq = none
  406bac:	ldr	w0, [x8]
  406bb0:	ret
  406bb4:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406bb8:	add	x8, x8, #0x4d0
  406bbc:	cmp	x0, #0x0
  406bc0:	csel	x8, x8, x0, eq  // eq = none
  406bc4:	str	w1, [x8]
  406bc8:	ret
  406bcc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406bd0:	add	x8, x8, #0x4d0
  406bd4:	cmp	x0, #0x0
  406bd8:	ubfx	w9, w1, #5, #3
  406bdc:	csel	x8, x8, x0, eq  // eq = none
  406be0:	add	x8, x8, w9, uxtw #2
  406be4:	ldr	w9, [x8, #8]
  406be8:	lsr	w10, w9, w1
  406bec:	and	w0, w10, #0x1
  406bf0:	and	w10, w2, #0x1
  406bf4:	eor	w10, w0, w10
  406bf8:	lsl	w10, w10, w1
  406bfc:	eor	w9, w10, w9
  406c00:	str	w9, [x8, #8]
  406c04:	ret
  406c08:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406c0c:	add	x8, x8, #0x4d0
  406c10:	cmp	x0, #0x0
  406c14:	csel	x8, x8, x0, eq  // eq = none
  406c18:	ldr	w0, [x8, #4]
  406c1c:	str	w1, [x8, #4]
  406c20:	ret
  406c24:	stp	x29, x30, [sp, #-16]!
  406c28:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406c2c:	add	x8, x8, #0x4d0
  406c30:	cmp	x0, #0x0
  406c34:	csel	x8, x8, x0, eq  // eq = none
  406c38:	mov	w9, #0xa                   	// #10
  406c3c:	mov	x29, sp
  406c40:	str	w9, [x8]
  406c44:	cbz	x1, 406c58 <ferror@plt+0x4c58>
  406c48:	cbz	x2, 406c58 <ferror@plt+0x4c58>
  406c4c:	stp	x1, x2, [x8, #40]
  406c50:	ldp	x29, x30, [sp], #16
  406c54:	ret
  406c58:	bl	401dd0 <abort@plt>
  406c5c:	sub	sp, sp, #0x60
  406c60:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  406c64:	add	x8, x8, #0x4d0
  406c68:	cmp	x4, #0x0
  406c6c:	stp	x29, x30, [sp, #16]
  406c70:	str	x25, [sp, #32]
  406c74:	stp	x24, x23, [sp, #48]
  406c78:	stp	x22, x21, [sp, #64]
  406c7c:	stp	x20, x19, [sp, #80]
  406c80:	add	x29, sp, #0x10
  406c84:	mov	x19, x3
  406c88:	mov	x20, x2
  406c8c:	mov	x21, x1
  406c90:	mov	x22, x0
  406c94:	csel	x24, x8, x4, eq  // eq = none
  406c98:	bl	401fb0 <__errno_location@plt>
  406c9c:	ldp	w4, w5, [x24]
  406ca0:	ldp	x7, x8, [x24, #40]
  406ca4:	ldr	w25, [x0]
  406ca8:	mov	x23, x0
  406cac:	add	x6, x24, #0x8
  406cb0:	mov	x0, x22
  406cb4:	mov	x1, x21
  406cb8:	mov	x2, x20
  406cbc:	mov	x3, x19
  406cc0:	str	x8, [sp]
  406cc4:	bl	406ce8 <ferror@plt+0x4ce8>
  406cc8:	str	w25, [x23]
  406ccc:	ldp	x20, x19, [sp, #80]
  406cd0:	ldp	x22, x21, [sp, #64]
  406cd4:	ldp	x24, x23, [sp, #48]
  406cd8:	ldr	x25, [sp, #32]
  406cdc:	ldp	x29, x30, [sp, #16]
  406ce0:	add	sp, sp, #0x60
  406ce4:	ret
  406ce8:	sub	sp, sp, #0x120
  406cec:	stp	x29, x30, [sp, #192]
  406cf0:	add	x29, sp, #0xc0
  406cf4:	ldr	x8, [x29, #96]
  406cf8:	stp	x28, x27, [sp, #208]
  406cfc:	stp	x26, x25, [sp, #224]
  406d00:	stp	x24, x23, [sp, #240]
  406d04:	stp	x22, x21, [sp, #256]
  406d08:	stp	x20, x19, [sp, #272]
  406d0c:	str	x7, [sp, #88]
  406d10:	stur	x6, [x29, #-40]
  406d14:	mov	w19, w5
  406d18:	mov	w22, w4
  406d1c:	mov	x28, x3
  406d20:	mov	x20, x2
  406d24:	mov	x24, x1
  406d28:	stur	x8, [x29, #-88]
  406d2c:	mov	x21, x0
  406d30:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406d34:	mov	w4, w22
  406d38:	mov	w8, wzr
  406d3c:	mov	w14, wzr
  406d40:	str	w19, [sp, #80]
  406d44:	ubfx	w19, w19, #1, #1
  406d48:	add	x9, x20, #0x1
  406d4c:	mov	w25, #0x1                   	// #1
  406d50:	str	x0, [sp, #48]
  406d54:	str	xzr, [sp, #64]
  406d58:	stur	xzr, [x29, #-64]
  406d5c:	stur	xzr, [x29, #-32]
  406d60:	str	wzr, [sp, #72]
  406d64:	stur	x20, [x29, #-80]
  406d68:	str	x9, [sp, #96]
  406d6c:	cmp	w4, #0xa
  406d70:	b.hi	40793c <ferror@plt+0x593c>  // b.pmore
  406d74:	adrp	x12, 40b000 <ferror@plt+0x9000>
  406d78:	mov	w9, w4
  406d7c:	add	x12, x12, #0xcd8
  406d80:	mov	x22, x24
  406d84:	adr	x10, 406da4 <ferror@plt+0x4da4>
  406d88:	ldrb	w11, [x12, x9]
  406d8c:	add	x10, x10, x11, lsl #2
  406d90:	ldur	x24, [x29, #-80]
  406d94:	mov	x20, xzr
  406d98:	mov	w16, wzr
  406d9c:	mov	w9, #0x1                   	// #1
  406da0:	br	x10
  406da4:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406da8:	add	x0, x0, #0xe36
  406dac:	mov	w1, w4
  406db0:	mov	w20, w4
  406db4:	mov	w23, w14
  406db8:	bl	408288 <ferror@plt+0x6288>
  406dbc:	str	x0, [sp, #88]
  406dc0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  406dc4:	add	x0, x0, #0xc7a
  406dc8:	mov	w1, w20
  406dcc:	bl	408288 <ferror@plt+0x6288>
  406dd0:	mov	w14, w23
  406dd4:	mov	w4, w20
  406dd8:	stur	x0, [x29, #-88]
  406ddc:	tbnz	w19, #0, 406e20 <ferror@plt+0x4e20>
  406de0:	ldr	x8, [sp, #88]
  406de4:	ldrb	w9, [x8]
  406de8:	cbz	w9, 406e20 <ferror@plt+0x4e20>
  406dec:	mov	w27, w14
  406df0:	mov	w26, w4
  406df4:	mov	x10, xzr
  406df8:	add	x8, x8, #0x1
  406dfc:	b	406e10 <ferror@plt+0x4e10>
  406e00:	ldrb	w9, [x8, x10]
  406e04:	add	x20, x10, #0x1
  406e08:	mov	x10, x20
  406e0c:	cbz	w9, 406e2c <ferror@plt+0x4e2c>
  406e10:	cmp	x10, x22
  406e14:	b.cs	406e00 <ferror@plt+0x4e00>  // b.hs, b.nlast
  406e18:	strb	w9, [x21, x10]
  406e1c:	b	406e00 <ferror@plt+0x4e00>
  406e20:	mov	w27, w14
  406e24:	mov	w26, w4
  406e28:	mov	x20, xzr
  406e2c:	ldur	x23, [x29, #-88]
  406e30:	mov	x0, x23
  406e34:	bl	401b30 <strlen@plt>
  406e38:	stur	x0, [x29, #-32]
  406e3c:	stur	x23, [x29, #-64]
  406e40:	mov	w9, #0x1                   	// #1
  406e44:	mov	w16, w19
  406e48:	mov	w4, w26
  406e4c:	mov	w14, w27
  406e50:	b	406ef8 <ferror@plt+0x4ef8>
  406e54:	mov	w8, #0x1                   	// #1
  406e58:	b	406ed4 <ferror@plt+0x4ed4>
  406e5c:	mov	w4, wzr
  406e60:	mov	x20, xzr
  406e64:	mov	w16, wzr
  406e68:	mov	w9, w8
  406e6c:	b	406ef8 <ferror@plt+0x4ef8>
  406e70:	tbnz	w19, #0, 406ed4 <ferror@plt+0x4ed4>
  406e74:	mov	w9, w8
  406e78:	mov	w16, wzr
  406e7c:	cbz	x22, 406e88 <ferror@plt+0x4e88>
  406e80:	mov	w8, #0x27                  	// #39
  406e84:	strb	w8, [x21]
  406e88:	adrp	x8, 40b000 <ferror@plt+0x9000>
  406e8c:	add	x8, x8, #0xc7a
  406e90:	stur	x8, [x29, #-64]
  406e94:	mov	w8, #0x1                   	// #1
  406e98:	mov	w4, #0x2                   	// #2
  406e9c:	mov	w20, #0x1                   	// #1
  406ea0:	stur	x8, [x29, #-32]
  406ea4:	b	406ef8 <ferror@plt+0x4ef8>
  406ea8:	tbz	w19, #0, 4077d4 <ferror@plt+0x57d4>
  406eac:	mov	w8, #0x1                   	// #1
  406eb0:	stur	x8, [x29, #-32]
  406eb4:	adrp	x8, 40b000 <ferror@plt+0x9000>
  406eb8:	add	x8, x8, #0xe34
  406ebc:	mov	x20, xzr
  406ec0:	mov	w4, #0x5                   	// #5
  406ec4:	stur	x8, [x29, #-64]
  406ec8:	mov	w9, #0x1                   	// #1
  406ecc:	b	406ef4 <ferror@plt+0x4ef4>
  406ed0:	tbz	w19, #0, 407808 <ferror@plt+0x5808>
  406ed4:	mov	w9, #0x1                   	// #1
  406ed8:	stur	x9, [x29, #-32]
  406edc:	adrp	x9, 40b000 <ferror@plt+0x9000>
  406ee0:	add	x9, x9, #0xc7a
  406ee4:	mov	x20, xzr
  406ee8:	mov	w4, #0x2                   	// #2
  406eec:	stur	x9, [x29, #-64]
  406ef0:	mov	w9, w8
  406ef4:	mov	w16, #0x1                   	// #1
  406ef8:	mov	w15, w9
  406efc:	ldp	x8, x9, [x29, #-40]
  406f00:	eor	w17, w16, #0x1
  406f04:	stur	w17, [x29, #-68]
  406f08:	mov	x23, xzr
  406f0c:	cmp	x8, #0x0
  406f10:	cset	w8, eq  // eq = none
  406f14:	cmp	x9, #0x0
  406f18:	cset	w9, ne  // ne = any
  406f1c:	cmp	w4, #0x2
  406f20:	cset	w10, ne  // ne = any
  406f24:	and	w13, w10, w15
  406f28:	and	w12, w9, w16
  406f2c:	orr	w10, w10, w17
  406f30:	and	w17, w9, w13
  406f34:	orr	w9, w13, w16
  406f38:	eor	w9, w9, #0x1
  406f3c:	cset	w11, eq  // eq = none
  406f40:	orr	w8, w8, w9
  406f44:	and	w12, w15, w12
  406f48:	str	w10, [sp, #84]
  406f4c:	and	w10, w11, w16
  406f50:	stur	w8, [x29, #-24]
  406f54:	eor	w8, w15, #0x1
  406f58:	str	w12, [sp, #56]
  406f5c:	str	w10, [sp, #76]
  406f60:	stur	w15, [x29, #-72]
  406f64:	str	w8, [sp, #60]
  406f68:	stp	w16, w4, [x29, #-48]
  406f6c:	stur	w17, [x29, #-52]
  406f70:	cmn	x28, #0x1
  406f74:	b.eq	406f84 <ferror@plt+0x4f84>  // b.none
  406f78:	cmp	x23, x28
  406f7c:	b.ne	406f8c <ferror@plt+0x4f8c>  // b.any
  406f80:	b	407764 <ferror@plt+0x5764>
  406f84:	ldrb	w8, [x24, x23]
  406f88:	cbz	w8, 40776c <ferror@plt+0x576c>
  406f8c:	cbz	w17, 406fcc <ferror@plt+0x4fcc>
  406f90:	ldur	x8, [x29, #-32]
  406f94:	cmp	x8, #0x2
  406f98:	add	x19, x23, x8
  406f9c:	b.cc	406fc4 <ferror@plt+0x4fc4>  // b.lo, b.ul, b.last
  406fa0:	cmn	x28, #0x1
  406fa4:	b.ne	406fc4 <ferror@plt+0x4fc4>  // b.any
  406fa8:	mov	x0, x24
  406fac:	mov	w26, w14
  406fb0:	bl	401b30 <strlen@plt>
  406fb4:	ldp	w17, w16, [x29, #-52]
  406fb8:	ldur	w4, [x29, #-44]
  406fbc:	mov	w14, w26
  406fc0:	mov	x28, x0
  406fc4:	cmp	x19, x28
  406fc8:	b.ls	406fd4 <ferror@plt+0x4fd4>  // b.plast
  406fcc:	mov	w27, wzr
  406fd0:	b	40700c <ferror@plt+0x500c>
  406fd4:	ldur	x1, [x29, #-64]
  406fd8:	ldur	x2, [x29, #-32]
  406fdc:	add	x0, x24, x23
  406fe0:	mov	w19, w14
  406fe4:	bl	401d20 <bcmp@plt>
  406fe8:	ldur	w9, [x29, #-68]
  406fec:	cmp	w0, #0x0
  406ff0:	cset	w8, ne  // ne = any
  406ff4:	cset	w27, eq  // eq = none
  406ff8:	orr	w8, w8, w9
  406ffc:	tbz	w8, #0, 407840 <ferror@plt+0x5840>
  407000:	ldp	w16, w4, [x29, #-48]
  407004:	ldur	w17, [x29, #-52]
  407008:	mov	w14, w19
  40700c:	ldrb	w19, [x24, x23]
  407010:	cmp	w19, #0x7e
  407014:	b.hi	407254 <ferror@plt+0x5254>  // b.pmore
  407018:	adrp	x13, 40b000 <ferror@plt+0x9000>
  40701c:	add	x13, x13, #0xce3
  407020:	adr	x12, 407044 <ferror@plt+0x5044>
  407024:	ldrb	w9, [x13, x19]
  407028:	add	x12, x12, x9, lsl #2
  40702c:	mov	w10, wzr
  407030:	mov	w8, wzr
  407034:	mov	w26, #0x1                   	// #1
  407038:	mov	w11, #0x6e                  	// #110
  40703c:	mov	w9, #0x61                  	// #97
  407040:	br	x12
  407044:	ldur	w9, [x29, #-24]
  407048:	tbnz	w9, #0, 407068 <ferror@plt+0x5068>
  40704c:	ldur	x10, [x29, #-40]
  407050:	lsr	w9, w19, #5
  407054:	ldr	w9, [x10, w9, uxtw #2]
  407058:	lsr	w9, w9, w19
  40705c:	tbz	w9, #0, 407068 <ferror@plt+0x5068>
  407060:	mov	w9, w19
  407064:	b	407070 <ferror@plt+0x5070>
  407068:	mov	w9, w19
  40706c:	cbz	w27, 4072b8 <ferror@plt+0x52b8>
  407070:	tbnz	w16, #0, 407818 <ferror@plt+0x5818>
  407074:	cmp	w4, #0x2
  407078:	cset	w8, ne  // ne = any
  40707c:	orr	w8, w8, w14
  407080:	tbnz	w8, #0, 4070c4 <ferror@plt+0x50c4>
  407084:	cmp	x20, x22
  407088:	b.cs	407094 <ferror@plt+0x5094>  // b.hs, b.nlast
  40708c:	mov	w8, #0x27                  	// #39
  407090:	strb	w8, [x21, x20]
  407094:	add	x8, x20, #0x1
  407098:	cmp	x8, x22
  40709c:	b.cs	4070a8 <ferror@plt+0x50a8>  // b.hs, b.nlast
  4070a0:	mov	w10, #0x24                  	// #36
  4070a4:	strb	w10, [x21, x8]
  4070a8:	add	x8, x20, #0x2
  4070ac:	cmp	x8, x22
  4070b0:	b.cs	4070bc <ferror@plt+0x50bc>  // b.hs, b.nlast
  4070b4:	mov	w10, #0x27                  	// #39
  4070b8:	strb	w10, [x21, x8]
  4070bc:	add	x20, x20, #0x3
  4070c0:	mov	w14, #0x1                   	// #1
  4070c4:	cmp	x20, x22
  4070c8:	b.cs	4070d4 <ferror@plt+0x50d4>  // b.hs, b.nlast
  4070cc:	mov	w8, #0x5c                  	// #92
  4070d0:	strb	w8, [x21, x20]
  4070d4:	add	x20, x20, #0x1
  4070d8:	cmp	x20, x22
  4070dc:	b.cs	4070e4 <ferror@plt+0x50e4>  // b.hs, b.nlast
  4070e0:	strb	w9, [x21, x20]
  4070e4:	add	x20, x20, #0x1
  4070e8:	and	w25, w25, w26
  4070ec:	add	x23, x23, #0x1
  4070f0:	cmn	x28, #0x1
  4070f4:	b.ne	406f78 <ferror@plt+0x4f78>  // b.any
  4070f8:	b	406f84 <ferror@plt+0x4f84>
  4070fc:	cmp	x28, #0x1
  407100:	b.eq	407124 <ferror@plt+0x5124>  // b.none
  407104:	cmn	x28, #0x1
  407108:	b.ne	407128 <ferror@plt+0x5128>  // b.any
  40710c:	ldrb	w8, [x24, #1]
  407110:	cbz	w8, 407124 <ferror@plt+0x5124>
  407114:	mov	w8, wzr
  407118:	mov	w26, wzr
  40711c:	mov	x28, #0xffffffffffffffff    	// #-1
  407120:	b	407044 <ferror@plt+0x5044>
  407124:	cbz	x23, 407134 <ferror@plt+0x5134>
  407128:	mov	w8, wzr
  40712c:	mov	w26, wzr
  407130:	b	407044 <ferror@plt+0x5044>
  407134:	mov	w10, #0x1                   	// #1
  407138:	cmp	w4, #0x2
  40713c:	b.ne	407144 <ferror@plt+0x5144>  // b.any
  407140:	tbnz	w16, #0, 407818 <ferror@plt+0x5818>
  407144:	mov	w8, wzr
  407148:	mov	w26, w10
  40714c:	b	407044 <ferror@plt+0x5044>
  407150:	cmp	w4, #0x2
  407154:	b.ne	4072a0 <ferror@plt+0x52a0>  // b.any
  407158:	tbz	w16, #0, 4072ac <ferror@plt+0x52ac>
  40715c:	b	407818 <ferror@plt+0x5818>
  407160:	mov	w9, #0x66                  	// #102
  407164:	b	4072fc <ferror@plt+0x52fc>
  407168:	mov	w11, #0x74                  	// #116
  40716c:	b	40717c <ferror@plt+0x517c>
  407170:	mov	w9, #0x62                  	// #98
  407174:	b	4072fc <ferror@plt+0x52fc>
  407178:	mov	w11, #0x72                  	// #114
  40717c:	ldr	w8, [sp, #84]
  407180:	mov	w9, w11
  407184:	tbnz	w8, #0, 4072fc <ferror@plt+0x52fc>
  407188:	b	407818 <ferror@plt+0x5818>
  40718c:	ldur	w8, [x29, #-72]
  407190:	tbz	w8, #0, 407310 <ferror@plt+0x5310>
  407194:	cmp	w4, #0x2
  407198:	tbnz	w16, #0, 407930 <ferror@plt+0x5930>
  40719c:	cset	w8, ne  // ne = any
  4071a0:	orr	w8, w8, w14
  4071a4:	tbz	w8, #0, 407640 <ferror@plt+0x5640>
  4071a8:	mov	x8, x20
  4071ac:	cmp	x8, x22
  4071b0:	b.cc	407688 <ferror@plt+0x5688>  // b.lo, b.ul, b.last
  4071b4:	b	407690 <ferror@plt+0x5690>
  4071b8:	cmp	w4, #0x5
  4071bc:	b.eq	40743c <ferror@plt+0x543c>  // b.none
  4071c0:	cmp	w4, #0x2
  4071c4:	b.ne	4074ec <ferror@plt+0x54ec>  // b.any
  4071c8:	tbz	w16, #0, 4074ec <ferror@plt+0x54ec>
  4071cc:	b	407818 <ferror@plt+0x5818>
  4071d0:	mov	w9, #0x76                  	// #118
  4071d4:	b	4072fc <ferror@plt+0x52fc>
  4071d8:	cmp	w4, #0x2
  4071dc:	b.ne	407320 <ferror@plt+0x5320>  // b.any
  4071e0:	tbnz	w16, #0, 407818 <ferror@plt+0x5818>
  4071e4:	ldr	x10, [sp, #64]
  4071e8:	cmp	x22, #0x0
  4071ec:	cset	w8, eq  // eq = none
  4071f0:	cmp	x10, #0x0
  4071f4:	cset	w9, ne  // ne = any
  4071f8:	orr	w8, w9, w8
  4071fc:	cmp	w8, #0x0
  407200:	csel	x10, x10, x22, ne  // ne = any
  407204:	csel	x22, x22, xzr, ne  // ne = any
  407208:	cmp	x20, x22
  40720c:	str	x10, [sp, #64]
  407210:	b.cs	40721c <ferror@plt+0x521c>  // b.hs, b.nlast
  407214:	mov	w8, #0x27                  	// #39
  407218:	strb	w8, [x21, x20]
  40721c:	add	x8, x20, #0x1
  407220:	cmp	x8, x22
  407224:	b.cs	407230 <ferror@plt+0x5230>  // b.hs, b.nlast
  407228:	mov	w9, #0x5c                  	// #92
  40722c:	strb	w9, [x21, x8]
  407230:	add	x8, x20, #0x2
  407234:	cmp	x8, x22
  407238:	b.cs	407244 <ferror@plt+0x5244>  // b.hs, b.nlast
  40723c:	mov	w9, #0x27                  	// #39
  407240:	strb	w9, [x21, x8]
  407244:	mov	w14, wzr
  407248:	mov	w8, wzr
  40724c:	add	x20, x20, #0x3
  407250:	b	407324 <ferror@plt+0x5324>
  407254:	ldr	x8, [sp, #48]
  407258:	str	w14, [sp, #28]
  40725c:	cmp	x8, #0x1
  407260:	b.ne	407338 <ferror@plt+0x5338>  // b.any
  407264:	bl	401e30 <__ctype_b_loc@plt>
  407268:	ldr	x8, [x0]
  40726c:	mov	w11, #0x1                   	// #1
  407270:	ldrh	w8, [x8, x19, lsl #1]
  407274:	ubfx	w26, w8, #14, #1
  407278:	ldr	w8, [sp, #60]
  40727c:	ldp	w16, w4, [x29, #-48]
  407280:	ldr	w14, [sp, #28]
  407284:	ldur	w17, [x29, #-52]
  407288:	cmp	x11, #0x1
  40728c:	orr	w8, w26, w8
  407290:	b.hi	4074fc <ferror@plt+0x54fc>  // b.pmore
  407294:	tbz	w8, #0, 4074fc <ferror@plt+0x54fc>
  407298:	mov	w8, wzr
  40729c:	b	407044 <ferror@plt+0x5044>
  4072a0:	ldr	w8, [sp, #56]
  4072a4:	mov	w9, #0x5c                  	// #92
  4072a8:	tbz	w8, #0, 4072fc <ferror@plt+0x52fc>
  4072ac:	mov	w8, wzr
  4072b0:	mov	w26, wzr
  4072b4:	mov	w19, #0x5c                  	// #92
  4072b8:	tbnz	w8, #0, 4072ec <ferror@plt+0x52ec>
  4072bc:	tbz	w14, #0, 4072ec <ferror@plt+0x52ec>
  4072c0:	cmp	x20, x22
  4072c4:	b.cs	4072d0 <ferror@plt+0x52d0>  // b.hs, b.nlast
  4072c8:	mov	w8, #0x27                  	// #39
  4072cc:	strb	w8, [x21, x20]
  4072d0:	add	x8, x20, #0x1
  4072d4:	cmp	x8, x22
  4072d8:	b.cs	4072e4 <ferror@plt+0x52e4>  // b.hs, b.nlast
  4072dc:	mov	w9, #0x27                  	// #39
  4072e0:	strb	w9, [x21, x8]
  4072e4:	mov	w14, wzr
  4072e8:	add	x20, x20, #0x2
  4072ec:	mov	w9, w19
  4072f0:	cmp	x20, x22
  4072f4:	b.cc	4070e0 <ferror@plt+0x50e0>  // b.lo, b.ul, b.last
  4072f8:	b	4070e4 <ferror@plt+0x50e4>
  4072fc:	ldur	w10, [x29, #-72]
  407300:	mov	w8, wzr
  407304:	mov	w26, wzr
  407308:	tbz	w10, #0, 407044 <ferror@plt+0x5044>
  40730c:	b	407070 <ferror@plt+0x5070>
  407310:	ldr	w8, [sp, #80]
  407314:	tbnz	w8, #0, 4070ec <ferror@plt+0x50ec>
  407318:	mov	w19, wzr
  40731c:	b	407128 <ferror@plt+0x5128>
  407320:	mov	w8, wzr
  407324:	mov	w9, #0x1                   	// #1
  407328:	mov	w19, #0x27                  	// #39
  40732c:	str	w9, [sp, #72]
  407330:	mov	w26, #0x1                   	// #1
  407334:	b	407044 <ferror@plt+0x5044>
  407338:	cmn	x28, #0x1
  40733c:	stur	xzr, [x29, #-16]
  407340:	b.ne	407350 <ferror@plt+0x5350>  // b.any
  407344:	mov	x0, x24
  407348:	bl	401b30 <strlen@plt>
  40734c:	mov	x28, x0
  407350:	ldr	x8, [sp, #96]
  407354:	mov	x11, xzr
  407358:	mov	w26, #0x1                   	// #1
  40735c:	str	x21, [sp, #32]
  407360:	add	x8, x8, x23
  407364:	str	x8, [sp, #16]
  407368:	b	4073a0 <ferror@plt+0x53a0>
  40736c:	ldur	w0, [x29, #-20]
  407370:	bl	401f80 <iswprint@plt>
  407374:	ldr	x21, [sp, #40]
  407378:	cmp	w0, #0x0
  40737c:	cset	w8, ne  // ne = any
  407380:	sub	x0, x29, #0x10
  407384:	and	w26, w26, w8
  407388:	add	x21, x24, x21
  40738c:	bl	401de0 <mbsinit@plt>
  407390:	mov	x11, x21
  407394:	ldr	x21, [sp, #32]
  407398:	ldur	x24, [x29, #-80]
  40739c:	cbnz	w0, 407278 <ferror@plt+0x5278>
  4073a0:	add	x21, x11, x23
  4073a4:	add	x1, x24, x21
  4073a8:	sub	x2, x28, x21
  4073ac:	sub	x0, x29, #0x14
  4073b0:	sub	x3, x29, #0x10
  4073b4:	str	x11, [sp, #40]
  4073b8:	bl	409640 <ferror@plt+0x7640>
  4073bc:	cbz	x0, 407744 <ferror@plt+0x5744>
  4073c0:	mov	x24, x0
  4073c4:	cmn	x0, #0x1
  4073c8:	b.eq	407740 <ferror@plt+0x5740>  // b.none
  4073cc:	cmn	x24, #0x2
  4073d0:	b.eq	407704 <ferror@plt+0x5704>  // b.none
  4073d4:	ldr	w9, [sp, #76]
  4073d8:	ldr	x21, [sp, #32]
  4073dc:	cmp	x24, #0x2
  4073e0:	cset	w8, cc  // cc = lo, ul, last
  4073e4:	eor	w9, w9, #0x1
  4073e8:	mov	x12, #0x2b                  	// #43
  4073ec:	orr	w8, w9, w8
  4073f0:	mov	w11, #0x1                   	// #1
  4073f4:	movk	x12, #0x2, lsl #32
  4073f8:	tbnz	w8, #0, 40736c <ferror@plt+0x536c>
  4073fc:	ldr	x9, [sp, #40]
  407400:	ldr	x10, [sp, #16]
  407404:	sub	x8, x24, #0x1
  407408:	add	x9, x10, x9
  40740c:	b	40741c <ferror@plt+0x541c>
  407410:	subs	x8, x8, #0x1
  407414:	add	x9, x9, #0x1
  407418:	b.eq	40736c <ferror@plt+0x536c>  // b.none
  40741c:	ldrb	w10, [x9]
  407420:	sub	w10, w10, #0x5b
  407424:	cmp	w10, #0x21
  407428:	b.hi	407410 <ferror@plt+0x5410>  // b.pmore
  40742c:	lsl	x10, x11, x10
  407430:	tst	x10, x12
  407434:	b.eq	407410 <ferror@plt+0x5410>  // b.none
  407438:	b	40784c <ferror@plt+0x584c>
  40743c:	ldr	w8, [sp, #80]
  407440:	tbz	w8, #2, 4074ec <ferror@plt+0x54ec>
  407444:	add	x9, x23, #0x2
  407448:	cmp	x9, x28
  40744c:	b.cs	4074ec <ferror@plt+0x54ec>  // b.hs, b.nlast
  407450:	add	x8, x23, x24
  407454:	ldrb	w8, [x8, #1]
  407458:	cmp	w8, #0x3f
  40745c:	b.ne	4074ec <ferror@plt+0x54ec>  // b.any
  407460:	ldrb	w19, [x24, x9]
  407464:	mov	w8, wzr
  407468:	cmp	w19, #0x3e
  40746c:	b.hi	407758 <ferror@plt+0x5758>  // b.pmore
  407470:	mov	w10, #0x1                   	// #1
  407474:	mov	x11, #0xa38200000000        	// #179778741075968
  407478:	lsl	x10, x10, x19
  40747c:	movk	x11, #0x7000, lsl #48
  407480:	tst	x10, x11
  407484:	b.eq	407758 <ferror@plt+0x5758>  // b.none
  407488:	tbnz	w16, #0, 407818 <ferror@plt+0x5818>
  40748c:	cmp	x20, x22
  407490:	b.cs	40749c <ferror@plt+0x549c>  // b.hs, b.nlast
  407494:	mov	w8, #0x3f                  	// #63
  407498:	strb	w8, [x21, x20]
  40749c:	add	x8, x20, #0x1
  4074a0:	cmp	x8, x22
  4074a4:	b.cs	4074b0 <ferror@plt+0x54b0>  // b.hs, b.nlast
  4074a8:	mov	w10, #0x22                  	// #34
  4074ac:	strb	w10, [x21, x8]
  4074b0:	add	x8, x20, #0x2
  4074b4:	cmp	x8, x22
  4074b8:	b.cs	4074c4 <ferror@plt+0x54c4>  // b.hs, b.nlast
  4074bc:	mov	w10, #0x22                  	// #34
  4074c0:	strb	w10, [x21, x8]
  4074c4:	add	x8, x20, #0x3
  4074c8:	cmp	x8, x22
  4074cc:	b.cs	4074d8 <ferror@plt+0x54d8>  // b.hs, b.nlast
  4074d0:	mov	w10, #0x3f                  	// #63
  4074d4:	strb	w10, [x21, x8]
  4074d8:	mov	w8, wzr
  4074dc:	mov	w26, wzr
  4074e0:	add	x20, x20, #0x4
  4074e4:	mov	x23, x9
  4074e8:	b	407044 <ferror@plt+0x5044>
  4074ec:	mov	w8, wzr
  4074f0:	mov	w26, wzr
  4074f4:	mov	w19, #0x3f                  	// #63
  4074f8:	b	407044 <ferror@plt+0x5044>
  4074fc:	mov	w10, wzr
  407500:	add	x9, x11, x23
  407504:	b	407518 <ferror@plt+0x5518>
  407508:	ldr	x12, [sp, #96]
  40750c:	add	x20, x20, #0x1
  407510:	ldrb	w19, [x12, x23]
  407514:	mov	x23, x11
  407518:	tbz	w8, #0, 40753c <ferror@plt+0x553c>
  40751c:	tbz	w27, #0, 4075e8 <ferror@plt+0x55e8>
  407520:	cmp	x20, x22
  407524:	b.cs	407530 <ferror@plt+0x5530>  // b.hs, b.nlast
  407528:	mov	w11, #0x5c                  	// #92
  40752c:	strb	w11, [x21, x20]
  407530:	mov	w27, wzr
  407534:	add	x20, x20, #0x1
  407538:	b	4075ec <ferror@plt+0x55ec>
  40753c:	tbnz	w16, #0, 407818 <ferror@plt+0x5818>
  407540:	cmp	w4, #0x2
  407544:	cset	w10, ne  // ne = any
  407548:	orr	w10, w10, w14
  40754c:	tbnz	w10, #0, 407590 <ferror@plt+0x5590>
  407550:	cmp	x20, x22
  407554:	b.cs	407560 <ferror@plt+0x5560>  // b.hs, b.nlast
  407558:	mov	w10, #0x27                  	// #39
  40755c:	strb	w10, [x21, x20]
  407560:	add	x10, x20, #0x1
  407564:	cmp	x10, x22
  407568:	b.cs	407574 <ferror@plt+0x5574>  // b.hs, b.nlast
  40756c:	mov	w11, #0x24                  	// #36
  407570:	strb	w11, [x21, x10]
  407574:	add	x10, x20, #0x2
  407578:	cmp	x10, x22
  40757c:	b.cs	407588 <ferror@plt+0x5588>  // b.hs, b.nlast
  407580:	mov	w11, #0x27                  	// #39
  407584:	strb	w11, [x21, x10]
  407588:	add	x20, x20, #0x3
  40758c:	mov	w14, #0x1                   	// #1
  407590:	cmp	x20, x22
  407594:	b.cs	4075a0 <ferror@plt+0x55a0>  // b.hs, b.nlast
  407598:	mov	w10, #0x5c                  	// #92
  40759c:	strb	w10, [x21, x20]
  4075a0:	add	x10, x20, #0x1
  4075a4:	cmp	x10, x22
  4075a8:	b.cs	4075b8 <ferror@plt+0x55b8>  // b.hs, b.nlast
  4075ac:	mov	w11, #0x30                  	// #48
  4075b0:	bfxil	w11, w19, #6, #2
  4075b4:	strb	w11, [x21, x10]
  4075b8:	add	x10, x20, #0x2
  4075bc:	cmp	x10, x22
  4075c0:	b.cs	4075d0 <ferror@plt+0x55d0>  // b.hs, b.nlast
  4075c4:	mov	w11, #0x30                  	// #48
  4075c8:	bfxil	w11, w19, #3, #3
  4075cc:	strb	w11, [x21, x10]
  4075d0:	mov	w11, #0x30                  	// #48
  4075d4:	bfxil	w11, w19, #0, #3
  4075d8:	add	x20, x20, #0x3
  4075dc:	mov	w10, #0x1                   	// #1
  4075e0:	mov	w19, w11
  4075e4:	b	4075ec <ferror@plt+0x55ec>
  4075e8:	mov	w27, wzr
  4075ec:	add	x11, x23, #0x1
  4075f0:	cmp	x9, x11
  4075f4:	b.ls	4076f8 <ferror@plt+0x56f8>  // b.plast
  4075f8:	and	w12, w10, #0x1
  4075fc:	orn	w12, w12, w14
  407600:	tbnz	w12, #0, 407630 <ferror@plt+0x5630>
  407604:	cmp	x20, x22
  407608:	b.cs	407614 <ferror@plt+0x5614>  // b.hs, b.nlast
  40760c:	mov	w12, #0x27                  	// #39
  407610:	strb	w12, [x21, x20]
  407614:	add	x12, x20, #0x1
  407618:	cmp	x12, x22
  40761c:	b.cs	407628 <ferror@plt+0x5628>  // b.hs, b.nlast
  407620:	mov	w13, #0x27                  	// #39
  407624:	strb	w13, [x21, x12]
  407628:	mov	w14, wzr
  40762c:	add	x20, x20, #0x2
  407630:	cmp	x20, x22
  407634:	b.cs	407508 <ferror@plt+0x5508>  // b.hs, b.nlast
  407638:	strb	w19, [x21, x20]
  40763c:	b	407508 <ferror@plt+0x5508>
  407640:	cmp	x20, x22
  407644:	b.cs	407650 <ferror@plt+0x5650>  // b.hs, b.nlast
  407648:	mov	w8, #0x27                  	// #39
  40764c:	strb	w8, [x21, x20]
  407650:	add	x8, x20, #0x1
  407654:	cmp	x8, x22
  407658:	b.cs	407664 <ferror@plt+0x5664>  // b.hs, b.nlast
  40765c:	mov	w9, #0x24                  	// #36
  407660:	strb	w9, [x21, x8]
  407664:	add	x8, x20, #0x2
  407668:	cmp	x8, x22
  40766c:	b.cs	407678 <ferror@plt+0x5678>  // b.hs, b.nlast
  407670:	mov	w9, #0x27                  	// #39
  407674:	strb	w9, [x21, x8]
  407678:	add	x8, x20, #0x3
  40767c:	mov	w14, #0x1                   	// #1
  407680:	cmp	x8, x22
  407684:	b.cs	407690 <ferror@plt+0x5690>  // b.hs, b.nlast
  407688:	mov	w9, #0x5c                  	// #92
  40768c:	strb	w9, [x21, x8]
  407690:	cmp	w4, #0x2
  407694:	add	x20, x8, #0x1
  407698:	b.eq	4076e8 <ferror@plt+0x56e8>  // b.none
  40769c:	add	x9, x23, #0x1
  4076a0:	cmp	x9, x28
  4076a4:	b.cs	4076e8 <ferror@plt+0x56e8>  // b.hs, b.nlast
  4076a8:	ldrb	w9, [x24, x9]
  4076ac:	sub	w9, w9, #0x30
  4076b0:	cmp	w9, #0x9
  4076b4:	b.hi	4076e8 <ferror@plt+0x56e8>  // b.pmore
  4076b8:	cmp	x20, x22
  4076bc:	b.cs	4076c8 <ferror@plt+0x56c8>  // b.hs, b.nlast
  4076c0:	mov	w9, #0x30                  	// #48
  4076c4:	strb	w9, [x21, x20]
  4076c8:	add	x9, x8, #0x2
  4076cc:	cmp	x9, x22
  4076d0:	b.cs	4076dc <ferror@plt+0x56dc>  // b.hs, b.nlast
  4076d4:	mov	w10, #0x30                  	// #48
  4076d8:	strb	w10, [x21, x9]
  4076dc:	mov	w26, wzr
  4076e0:	add	x20, x8, #0x3
  4076e4:	b	4076ec <ferror@plt+0x56ec>
  4076e8:	mov	w26, wzr
  4076ec:	mov	w8, #0x1                   	// #1
  4076f0:	mov	w19, #0x30                  	// #48
  4076f4:	b	407044 <ferror@plt+0x5044>
  4076f8:	and	w8, w10, #0x1
  4076fc:	tbz	w8, #0, 4072bc <ferror@plt+0x52bc>
  407700:	b	4072ec <ferror@plt+0x52ec>
  407704:	cmp	x28, x21
  407708:	b.ls	407740 <ferror@plt+0x5740>  // b.plast
  40770c:	ldur	x24, [x29, #-80]
  407710:	ldp	x21, x11, [sp, #32]
  407714:	sub	x8, x28, x23
  407718:	add	x9, x24, x23
  40771c:	ldrb	w10, [x9, x11]
  407720:	cbz	w10, 407750 <ferror@plt+0x5750>
  407724:	add	x11, x11, #0x1
  407728:	add	x10, x23, x11
  40772c:	cmp	x10, x28
  407730:	b.cc	40771c <ferror@plt+0x571c>  // b.lo, b.ul, b.last
  407734:	mov	w26, wzr
  407738:	mov	x11, x8
  40773c:	b	407278 <ferror@plt+0x5278>
  407740:	mov	w26, wzr
  407744:	ldp	x21, x11, [sp, #32]
  407748:	ldur	x24, [x29, #-80]
  40774c:	b	407278 <ferror@plt+0x5278>
  407750:	mov	w26, wzr
  407754:	b	407278 <ferror@plt+0x5278>
  407758:	mov	w19, #0x3f                  	// #63
  40775c:	mov	w26, w8
  407760:	b	407044 <ferror@plt+0x5044>
  407764:	mov	x28, x23
  407768:	b	407770 <ferror@plt+0x5770>
  40776c:	mov	x28, #0xffffffffffffffff    	// #-1
  407770:	cmp	w4, #0x2
  407774:	ldur	w10, [x29, #-72]
  407778:	cset	w8, eq  // eq = none
  40777c:	cmp	x20, #0x0
  407780:	cset	w9, eq  // eq = none
  407784:	and	w8, w8, w9
  407788:	and	w8, w16, w8
  40778c:	tbnz	w8, #0, 40781c <ferror@plt+0x581c>
  407790:	cmp	w4, #0x2
  407794:	cset	w8, ne  // ne = any
  407798:	orr	w8, w16, w8
  40779c:	tbnz	w8, #0, 4078e8 <ferror@plt+0x58e8>
  4077a0:	ldr	w8, [sp, #72]
  4077a4:	eor	w8, w8, #0x1
  4077a8:	tbnz	w8, #0, 4078e8 <ferror@plt+0x58e8>
  4077ac:	tbnz	w25, #0, 4078b8 <ferror@plt+0x58b8>
  4077b0:	ldr	x24, [sp, #64]
  4077b4:	mov	w19, wzr
  4077b8:	cbz	x24, 4078e4 <ferror@plt+0x58e4>
  4077bc:	mov	w4, #0x2                   	// #2
  4077c0:	mov	w8, w10
  4077c4:	mov	w25, w19
  4077c8:	mov	w16, w19
  4077cc:	cbz	x22, 406d6c <ferror@plt+0x4d6c>
  4077d0:	b	4078e8 <ferror@plt+0x58e8>
  4077d4:	mov	w16, wzr
  4077d8:	cbz	x22, 4077e4 <ferror@plt+0x57e4>
  4077dc:	mov	w8, #0x22                  	// #34
  4077e0:	strb	w8, [x21]
  4077e4:	adrp	x8, 40b000 <ferror@plt+0x9000>
  4077e8:	add	x8, x8, #0xe34
  4077ec:	stur	x8, [x29, #-64]
  4077f0:	mov	w8, #0x1                   	// #1
  4077f4:	mov	w20, #0x1                   	// #1
  4077f8:	mov	w4, #0x5                   	// #5
  4077fc:	stur	x8, [x29, #-32]
  407800:	mov	w9, #0x1                   	// #1
  407804:	b	406ef8 <ferror@plt+0x4ef8>
  407808:	mov	w9, #0x1                   	// #1
  40780c:	mov	w16, wzr
  407810:	cbnz	x22, 406e80 <ferror@plt+0x4e80>
  407814:	b	406e88 <ferror@plt+0x4e88>
  407818:	ldur	w10, [x29, #-72]
  40781c:	tst	w10, #0x1
  407820:	mov	w8, #0x2                   	// #2
  407824:	mov	w9, #0x4                   	// #4
  407828:	csel	w8, w9, w8, ne  // ne = any
  40782c:	cmp	w4, #0x2
  407830:	b.ne	407838 <ferror@plt+0x5838>  // b.any
  407834:	mov	w4, w8
  407838:	ldr	x7, [sp, #88]
  40783c:	b	407868 <ferror@plt+0x5868>
  407840:	ldr	x7, [sp, #88]
  407844:	ldur	w4, [x29, #-44]
  407848:	b	407868 <ferror@plt+0x5868>
  40784c:	ldur	w8, [x29, #-72]
  407850:	ldr	x7, [sp, #88]
  407854:	ldur	x24, [x29, #-80]
  407858:	mov	w9, #0x4                   	// #4
  40785c:	tst	w8, #0x1
  407860:	mov	w8, #0x2                   	// #2
  407864:	csel	w4, w9, w8, ne  // ne = any
  407868:	ldr	w8, [sp, #80]
  40786c:	mov	x0, x21
  407870:	mov	x1, x22
  407874:	mov	x2, x24
  407878:	and	w5, w8, #0xfffffffd
  40787c:	ldur	x8, [x29, #-88]
  407880:	mov	x3, x28
  407884:	mov	x6, xzr
  407888:	str	x8, [sp]
  40788c:	bl	406ce8 <ferror@plt+0x4ce8>
  407890:	mov	x20, x0
  407894:	mov	x0, x20
  407898:	ldp	x20, x19, [sp, #272]
  40789c:	ldp	x22, x21, [sp, #256]
  4078a0:	ldp	x24, x23, [sp, #240]
  4078a4:	ldp	x26, x25, [sp, #224]
  4078a8:	ldp	x28, x27, [sp, #208]
  4078ac:	ldp	x29, x30, [sp, #192]
  4078b0:	add	sp, sp, #0x120
  4078b4:	ret
  4078b8:	ldur	x8, [x29, #-88]
  4078bc:	ldr	x1, [sp, #64]
  4078c0:	ldur	x2, [x29, #-80]
  4078c4:	ldr	w5, [sp, #80]
  4078c8:	ldur	x6, [x29, #-40]
  4078cc:	ldr	x7, [sp, #88]
  4078d0:	mov	w4, #0x5                   	// #5
  4078d4:	str	x8, [sp]
  4078d8:	mov	x0, x21
  4078dc:	mov	x3, x28
  4078e0:	b	40788c <ferror@plt+0x588c>
  4078e4:	mov	w16, w19
  4078e8:	ldur	x8, [x29, #-64]
  4078ec:	cbz	x8, 407920 <ferror@plt+0x5920>
  4078f0:	tbnz	w16, #0, 407920 <ferror@plt+0x5920>
  4078f4:	ldrb	w9, [x8]
  4078f8:	cbz	w9, 407920 <ferror@plt+0x5920>
  4078fc:	add	x8, x8, #0x1
  407900:	b	407910 <ferror@plt+0x5910>
  407904:	ldrb	w9, [x8], #1
  407908:	add	x20, x20, #0x1
  40790c:	cbz	w9, 407920 <ferror@plt+0x5920>
  407910:	cmp	x20, x22
  407914:	b.cs	407904 <ferror@plt+0x5904>  // b.hs, b.nlast
  407918:	strb	w9, [x21, x20]
  40791c:	b	407904 <ferror@plt+0x5904>
  407920:	cmp	x20, x22
  407924:	b.cs	407894 <ferror@plt+0x5894>  // b.hs, b.nlast
  407928:	strb	wzr, [x21, x20]
  40792c:	b	407894 <ferror@plt+0x5894>
  407930:	b.ne	407838 <ferror@plt+0x5838>  // b.any
  407934:	mov	w4, #0x4                   	// #4
  407938:	b	407838 <ferror@plt+0x5838>
  40793c:	bl	401dd0 <abort@plt>
  407940:	sub	sp, sp, #0x60
  407944:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407948:	add	x8, x8, #0x4d0
  40794c:	cmp	x2, #0x0
  407950:	stp	x29, x30, [sp, #16]
  407954:	stp	x26, x25, [sp, #32]
  407958:	stp	x24, x23, [sp, #48]
  40795c:	stp	x22, x21, [sp, #64]
  407960:	stp	x20, x19, [sp, #80]
  407964:	add	x29, sp, #0x10
  407968:	mov	x19, x1
  40796c:	mov	x20, x0
  407970:	csel	x25, x8, x2, eq  // eq = none
  407974:	bl	401fb0 <__errno_location@plt>
  407978:	ldp	w4, w8, [x25]
  40797c:	ldp	x7, x9, [x25, #40]
  407980:	ldr	w26, [x0]
  407984:	add	x23, x25, #0x8
  407988:	orr	w22, w8, #0x1
  40798c:	mov	x21, x0
  407990:	mov	x0, xzr
  407994:	mov	x1, xzr
  407998:	mov	x2, x20
  40799c:	mov	x3, x19
  4079a0:	mov	w5, w22
  4079a4:	mov	x6, x23
  4079a8:	str	x9, [sp]
  4079ac:	bl	406ce8 <ferror@plt+0x4ce8>
  4079b0:	add	x24, x0, #0x1
  4079b4:	mov	x0, x24
  4079b8:	bl	408bbc <ferror@plt+0x6bbc>
  4079bc:	ldr	w4, [x25]
  4079c0:	ldp	x7, x8, [x25, #40]
  4079c4:	mov	x1, x24
  4079c8:	mov	x2, x20
  4079cc:	mov	x3, x19
  4079d0:	mov	w5, w22
  4079d4:	mov	x6, x23
  4079d8:	mov	x25, x0
  4079dc:	str	x8, [sp]
  4079e0:	bl	406ce8 <ferror@plt+0x4ce8>
  4079e4:	str	w26, [x21]
  4079e8:	mov	x0, x25
  4079ec:	ldp	x20, x19, [sp, #80]
  4079f0:	ldp	x22, x21, [sp, #64]
  4079f4:	ldp	x24, x23, [sp, #48]
  4079f8:	ldp	x26, x25, [sp, #32]
  4079fc:	ldp	x29, x30, [sp, #16]
  407a00:	add	sp, sp, #0x60
  407a04:	ret
  407a08:	sub	sp, sp, #0x70
  407a0c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407a10:	add	x8, x8, #0x4d0
  407a14:	cmp	x3, #0x0
  407a18:	stp	x29, x30, [sp, #16]
  407a1c:	stp	x28, x27, [sp, #32]
  407a20:	stp	x26, x25, [sp, #48]
  407a24:	stp	x24, x23, [sp, #64]
  407a28:	stp	x22, x21, [sp, #80]
  407a2c:	stp	x20, x19, [sp, #96]
  407a30:	add	x29, sp, #0x10
  407a34:	mov	x19, x2
  407a38:	mov	x22, x1
  407a3c:	mov	x23, x0
  407a40:	csel	x21, x8, x3, eq  // eq = none
  407a44:	bl	401fb0 <__errno_location@plt>
  407a48:	ldp	w4, w8, [x21]
  407a4c:	cmp	x19, #0x0
  407a50:	ldp	x7, x9, [x21, #40]
  407a54:	ldr	w28, [x0]
  407a58:	cset	w10, eq  // eq = none
  407a5c:	orr	w25, w8, w10
  407a60:	add	x26, x21, #0x8
  407a64:	mov	x24, x0
  407a68:	mov	x0, xzr
  407a6c:	mov	x1, xzr
  407a70:	mov	x2, x23
  407a74:	mov	x3, x22
  407a78:	mov	w5, w25
  407a7c:	mov	x6, x26
  407a80:	str	x9, [sp]
  407a84:	bl	406ce8 <ferror@plt+0x4ce8>
  407a88:	add	x27, x0, #0x1
  407a8c:	mov	x20, x0
  407a90:	mov	x0, x27
  407a94:	bl	408bbc <ferror@plt+0x6bbc>
  407a98:	ldr	w4, [x21]
  407a9c:	ldp	x7, x8, [x21, #40]
  407aa0:	mov	x1, x27
  407aa4:	mov	x2, x23
  407aa8:	mov	x3, x22
  407aac:	mov	w5, w25
  407ab0:	mov	x6, x26
  407ab4:	mov	x21, x0
  407ab8:	str	x8, [sp]
  407abc:	bl	406ce8 <ferror@plt+0x4ce8>
  407ac0:	str	w28, [x24]
  407ac4:	cbz	x19, 407acc <ferror@plt+0x5acc>
  407ac8:	str	x20, [x19]
  407acc:	mov	x0, x21
  407ad0:	ldp	x20, x19, [sp, #96]
  407ad4:	ldp	x22, x21, [sp, #80]
  407ad8:	ldp	x24, x23, [sp, #64]
  407adc:	ldp	x26, x25, [sp, #48]
  407ae0:	ldp	x28, x27, [sp, #32]
  407ae4:	ldp	x29, x30, [sp, #16]
  407ae8:	add	sp, sp, #0x70
  407aec:	ret
  407af0:	stp	x29, x30, [sp, #-64]!
  407af4:	stp	x20, x19, [sp, #48]
  407af8:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  407afc:	stp	x22, x21, [sp, #32]
  407b00:	ldr	w8, [x20, #704]
  407b04:	adrp	x21, 41d000 <ferror@plt+0x1b000>
  407b08:	ldr	x19, [x21, #696]
  407b0c:	str	x23, [sp, #16]
  407b10:	cmp	w8, #0x2
  407b14:	mov	x29, sp
  407b18:	b.lt	407b3c <ferror@plt+0x5b3c>  // b.tstop
  407b1c:	add	x22, x19, #0x18
  407b20:	mov	w23, #0x1                   	// #1
  407b24:	ldr	x0, [x22], #16
  407b28:	bl	401e60 <free@plt>
  407b2c:	ldrsw	x8, [x20, #704]
  407b30:	add	x23, x23, #0x1
  407b34:	cmp	x23, x8
  407b38:	b.lt	407b24 <ferror@plt+0x5b24>  // b.tstop
  407b3c:	ldr	x0, [x19, #8]
  407b40:	adrp	x23, 41d000 <ferror@plt+0x1b000>
  407b44:	add	x23, x23, #0x508
  407b48:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  407b4c:	cmp	x0, x23
  407b50:	add	x22, x22, #0x2c8
  407b54:	b.eq	407b64 <ferror@plt+0x5b64>  // b.none
  407b58:	bl	401e60 <free@plt>
  407b5c:	mov	w8, #0x100                 	// #256
  407b60:	stp	x8, x23, [x22]
  407b64:	cmp	x19, x22
  407b68:	b.eq	407b78 <ferror@plt+0x5b78>  // b.none
  407b6c:	mov	x0, x19
  407b70:	bl	401e60 <free@plt>
  407b74:	str	x22, [x21, #696]
  407b78:	mov	w8, #0x1                   	// #1
  407b7c:	str	w8, [x20, #704]
  407b80:	ldp	x20, x19, [sp, #48]
  407b84:	ldp	x22, x21, [sp, #32]
  407b88:	ldr	x23, [sp, #16]
  407b8c:	ldp	x29, x30, [sp], #64
  407b90:	ret
  407b94:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407b98:	add	x3, x3, #0x4d0
  407b9c:	mov	x2, #0xffffffffffffffff    	// #-1
  407ba0:	b	407ba4 <ferror@plt+0x5ba4>
  407ba4:	sub	sp, sp, #0x80
  407ba8:	stp	x29, x30, [sp, #32]
  407bac:	add	x29, sp, #0x20
  407bb0:	stp	x28, x27, [sp, #48]
  407bb4:	stp	x26, x25, [sp, #64]
  407bb8:	stp	x24, x23, [sp, #80]
  407bbc:	stp	x22, x21, [sp, #96]
  407bc0:	stp	x20, x19, [sp, #112]
  407bc4:	mov	x22, x3
  407bc8:	stur	x2, [x29, #-8]
  407bcc:	mov	x21, x1
  407bd0:	mov	w23, w0
  407bd4:	bl	401fb0 <__errno_location@plt>
  407bd8:	tbnz	w23, #31, 407d28 <ferror@plt+0x5d28>
  407bdc:	adrp	x25, 41d000 <ferror@plt+0x1b000>
  407be0:	ldr	w8, [x25, #704]
  407be4:	adrp	x28, 41d000 <ferror@plt+0x1b000>
  407be8:	ldr	w20, [x0]
  407bec:	ldr	x27, [x28, #696]
  407bf0:	mov	x19, x0
  407bf4:	cmp	w8, w23
  407bf8:	b.gt	407c64 <ferror@plt+0x5c64>
  407bfc:	mov	w8, #0x7fffffff            	// #2147483647
  407c00:	cmp	w23, w8
  407c04:	stur	w20, [x29, #-12]
  407c08:	b.eq	407d2c <ferror@plt+0x5d2c>  // b.none
  407c0c:	adrp	x20, 41d000 <ferror@plt+0x1b000>
  407c10:	add	x20, x20, #0x2c8
  407c14:	add	w26, w23, #0x1
  407c18:	cmp	x27, x20
  407c1c:	csel	x0, xzr, x27, eq  // eq = none
  407c20:	sbfiz	x1, x26, #4, #32
  407c24:	bl	408c3c <ferror@plt+0x6c3c>
  407c28:	mov	x24, x0
  407c2c:	cmp	x27, x20
  407c30:	str	x0, [x28, #696]
  407c34:	b.ne	407c40 <ferror@plt+0x5c40>  // b.any
  407c38:	ldr	q0, [x20]
  407c3c:	str	q0, [x24]
  407c40:	ldrsw	x8, [x25, #704]
  407c44:	mov	w1, wzr
  407c48:	add	x0, x24, x8, lsl #4
  407c4c:	sub	w8, w26, w8
  407c50:	sbfiz	x2, x8, #4, #32
  407c54:	bl	401cf0 <memset@plt>
  407c58:	ldur	w20, [x29, #-12]
  407c5c:	mov	x27, x24
  407c60:	str	w26, [x25, #704]
  407c64:	add	x28, x27, w23, uxtw #4
  407c68:	mov	x27, x28
  407c6c:	ldr	x26, [x28]
  407c70:	ldr	x23, [x27, #8]!
  407c74:	ldp	w4, w8, [x22]
  407c78:	ldp	x7, x9, [x22, #40]
  407c7c:	ldur	x3, [x29, #-8]
  407c80:	add	x24, x22, #0x8
  407c84:	orr	w25, w8, #0x1
  407c88:	mov	x0, x23
  407c8c:	mov	x1, x26
  407c90:	mov	x2, x21
  407c94:	mov	w5, w25
  407c98:	mov	x6, x24
  407c9c:	str	x9, [sp]
  407ca0:	bl	406ce8 <ferror@plt+0x4ce8>
  407ca4:	cmp	x26, x0
  407ca8:	b.hi	407d00 <ferror@plt+0x5d00>  // b.pmore
  407cac:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407cb0:	add	x8, x8, #0x508
  407cb4:	add	x26, x0, #0x1
  407cb8:	cmp	x23, x8
  407cbc:	str	x26, [x28]
  407cc0:	b.eq	407ccc <ferror@plt+0x5ccc>  // b.none
  407cc4:	mov	x0, x23
  407cc8:	bl	401e60 <free@plt>
  407ccc:	mov	x0, x26
  407cd0:	bl	408bbc <ferror@plt+0x6bbc>
  407cd4:	str	x0, [x27]
  407cd8:	ldr	w4, [x22]
  407cdc:	ldp	x7, x8, [x22, #40]
  407ce0:	ldur	x3, [x29, #-8]
  407ce4:	mov	x1, x26
  407ce8:	mov	x2, x21
  407cec:	mov	w5, w25
  407cf0:	mov	x6, x24
  407cf4:	mov	x23, x0
  407cf8:	str	x8, [sp]
  407cfc:	bl	406ce8 <ferror@plt+0x4ce8>
  407d00:	str	w20, [x19]
  407d04:	mov	x0, x23
  407d08:	ldp	x20, x19, [sp, #112]
  407d0c:	ldp	x22, x21, [sp, #96]
  407d10:	ldp	x24, x23, [sp, #80]
  407d14:	ldp	x26, x25, [sp, #64]
  407d18:	ldp	x28, x27, [sp, #48]
  407d1c:	ldp	x29, x30, [sp, #32]
  407d20:	add	sp, sp, #0x80
  407d24:	ret
  407d28:	bl	401dd0 <abort@plt>
  407d2c:	bl	408e90 <ferror@plt+0x6e90>
  407d30:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407d34:	add	x3, x3, #0x4d0
  407d38:	b	407ba4 <ferror@plt+0x5ba4>
  407d3c:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407d40:	add	x3, x3, #0x4d0
  407d44:	mov	x2, #0xffffffffffffffff    	// #-1
  407d48:	mov	x1, x0
  407d4c:	mov	w0, wzr
  407d50:	b	407ba4 <ferror@plt+0x5ba4>
  407d54:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  407d58:	mov	x2, x1
  407d5c:	add	x3, x3, #0x4d0
  407d60:	mov	x1, x0
  407d64:	mov	w0, wzr
  407d68:	b	407ba4 <ferror@plt+0x5ba4>
  407d6c:	sub	sp, sp, #0x50
  407d70:	movi	v0.2d, #0x0
  407d74:	cmp	w1, #0xa
  407d78:	stp	x29, x30, [sp, #64]
  407d7c:	add	x29, sp, #0x40
  407d80:	str	xzr, [sp, #48]
  407d84:	stp	q0, q0, [sp, #16]
  407d88:	str	q0, [sp]
  407d8c:	b.eq	407db4 <ferror@plt+0x5db4>  // b.none
  407d90:	mov	x8, x2
  407d94:	str	w1, [sp]
  407d98:	mov	x3, sp
  407d9c:	mov	x2, #0xffffffffffffffff    	// #-1
  407da0:	mov	x1, x8
  407da4:	bl	407ba4 <ferror@plt+0x5ba4>
  407da8:	ldp	x29, x30, [sp, #64]
  407dac:	add	sp, sp, #0x50
  407db0:	ret
  407db4:	bl	401dd0 <abort@plt>
  407db8:	sub	sp, sp, #0x50
  407dbc:	movi	v0.2d, #0x0
  407dc0:	cmp	w1, #0xa
  407dc4:	stp	x29, x30, [sp, #64]
  407dc8:	add	x29, sp, #0x40
  407dcc:	str	xzr, [sp, #48]
  407dd0:	stp	q0, q0, [sp, #16]
  407dd4:	str	q0, [sp]
  407dd8:	b.eq	407e00 <ferror@plt+0x5e00>  // b.none
  407ddc:	mov	x8, x3
  407de0:	str	w1, [sp]
  407de4:	mov	x3, sp
  407de8:	mov	x1, x2
  407dec:	mov	x2, x8
  407df0:	bl	407ba4 <ferror@plt+0x5ba4>
  407df4:	ldp	x29, x30, [sp, #64]
  407df8:	add	sp, sp, #0x50
  407dfc:	ret
  407e00:	bl	401dd0 <abort@plt>
  407e04:	sub	sp, sp, #0x50
  407e08:	movi	v0.2d, #0x0
  407e0c:	cmp	w0, #0xa
  407e10:	stp	x29, x30, [sp, #64]
  407e14:	add	x29, sp, #0x40
  407e18:	str	xzr, [sp, #48]
  407e1c:	stp	q0, q0, [sp, #16]
  407e20:	str	q0, [sp]
  407e24:	b.eq	407e48 <ferror@plt+0x5e48>  // b.none
  407e28:	str	w0, [sp]
  407e2c:	mov	x3, sp
  407e30:	mov	x2, #0xffffffffffffffff    	// #-1
  407e34:	mov	w0, wzr
  407e38:	bl	407ba4 <ferror@plt+0x5ba4>
  407e3c:	ldp	x29, x30, [sp, #64]
  407e40:	add	sp, sp, #0x50
  407e44:	ret
  407e48:	bl	401dd0 <abort@plt>
  407e4c:	sub	sp, sp, #0x50
  407e50:	movi	v0.2d, #0x0
  407e54:	cmp	w0, #0xa
  407e58:	stp	x29, x30, [sp, #64]
  407e5c:	add	x29, sp, #0x40
  407e60:	str	xzr, [sp, #48]
  407e64:	stp	q0, q0, [sp, #16]
  407e68:	str	q0, [sp]
  407e6c:	b.eq	407e8c <ferror@plt+0x5e8c>  // b.none
  407e70:	str	w0, [sp]
  407e74:	mov	x3, sp
  407e78:	mov	w0, wzr
  407e7c:	bl	407ba4 <ferror@plt+0x5ba4>
  407e80:	ldp	x29, x30, [sp, #64]
  407e84:	add	sp, sp, #0x50
  407e88:	ret
  407e8c:	bl	401dd0 <abort@plt>
  407e90:	sub	sp, sp, #0x50
  407e94:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  407e98:	add	x9, x9, #0x4d0
  407e9c:	ldp	q0, q1, [x9]
  407ea0:	ubfx	w10, w2, #5, #3
  407ea4:	mov	x11, sp
  407ea8:	mov	x8, x1
  407eac:	stp	q0, q1, [sp]
  407eb0:	ldr	q0, [x9, #32]
  407eb4:	ldr	x9, [x9, #48]
  407eb8:	mov	x1, x0
  407ebc:	mov	x3, sp
  407ec0:	str	q0, [sp, #32]
  407ec4:	str	x9, [sp, #48]
  407ec8:	add	x9, x11, w10, uxtw #2
  407ecc:	ldr	w10, [x9, #8]
  407ed0:	mov	w0, wzr
  407ed4:	stp	x29, x30, [sp, #64]
  407ed8:	add	x29, sp, #0x40
  407edc:	lsr	w11, w10, w2
  407ee0:	mvn	w11, w11
  407ee4:	and	w11, w11, #0x1
  407ee8:	lsl	w11, w11, w2
  407eec:	eor	w10, w11, w10
  407ef0:	mov	x2, x8
  407ef4:	str	w10, [x9, #8]
  407ef8:	bl	407ba4 <ferror@plt+0x5ba4>
  407efc:	ldp	x29, x30, [sp, #64]
  407f00:	add	sp, sp, #0x50
  407f04:	ret
  407f08:	sub	sp, sp, #0x50
  407f0c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  407f10:	add	x9, x9, #0x4d0
  407f14:	ldp	q0, q1, [x9]
  407f18:	ubfx	w10, w1, #5, #3
  407f1c:	mov	x11, sp
  407f20:	mov	x8, x0
  407f24:	stp	q0, q1, [sp]
  407f28:	ldr	q0, [x9, #32]
  407f2c:	ldr	x9, [x9, #48]
  407f30:	mov	x3, sp
  407f34:	mov	x2, #0xffffffffffffffff    	// #-1
  407f38:	str	q0, [sp, #32]
  407f3c:	str	x9, [sp, #48]
  407f40:	add	x9, x11, w10, uxtw #2
  407f44:	ldr	w10, [x9, #8]
  407f48:	mov	w0, wzr
  407f4c:	stp	x29, x30, [sp, #64]
  407f50:	add	x29, sp, #0x40
  407f54:	lsr	w11, w10, w1
  407f58:	mvn	w11, w11
  407f5c:	and	w11, w11, #0x1
  407f60:	lsl	w11, w11, w1
  407f64:	eor	w10, w11, w10
  407f68:	mov	x1, x8
  407f6c:	str	w10, [x9, #8]
  407f70:	bl	407ba4 <ferror@plt+0x5ba4>
  407f74:	ldp	x29, x30, [sp, #64]
  407f78:	add	sp, sp, #0x50
  407f7c:	ret
  407f80:	sub	sp, sp, #0x50
  407f84:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407f88:	add	x8, x8, #0x4d0
  407f8c:	ldp	q0, q1, [x8]
  407f90:	ldr	q2, [x8, #32]
  407f94:	ldr	x8, [x8, #48]
  407f98:	mov	x1, x0
  407f9c:	stp	q0, q1, [sp]
  407fa0:	ldr	w9, [sp, #12]
  407fa4:	str	x8, [sp, #48]
  407fa8:	mov	x3, sp
  407fac:	mov	x2, #0xffffffffffffffff    	// #-1
  407fb0:	orr	w8, w9, #0x4000000
  407fb4:	mov	w0, wzr
  407fb8:	stp	x29, x30, [sp, #64]
  407fbc:	add	x29, sp, #0x40
  407fc0:	str	q2, [sp, #32]
  407fc4:	str	w8, [sp, #12]
  407fc8:	bl	407ba4 <ferror@plt+0x5ba4>
  407fcc:	ldp	x29, x30, [sp, #64]
  407fd0:	add	sp, sp, #0x50
  407fd4:	ret
  407fd8:	sub	sp, sp, #0x50
  407fdc:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  407fe0:	add	x8, x8, #0x4d0
  407fe4:	ldp	q0, q1, [x8]
  407fe8:	ldr	q2, [x8, #32]
  407fec:	ldr	x8, [x8, #48]
  407ff0:	mov	x2, x1
  407ff4:	stp	q0, q1, [sp]
  407ff8:	ldr	w9, [sp, #12]
  407ffc:	mov	x1, x0
  408000:	str	x8, [sp, #48]
  408004:	mov	x3, sp
  408008:	orr	w8, w9, #0x4000000
  40800c:	mov	w0, wzr
  408010:	stp	x29, x30, [sp, #64]
  408014:	add	x29, sp, #0x40
  408018:	str	q2, [sp, #32]
  40801c:	str	w8, [sp, #12]
  408020:	bl	407ba4 <ferror@plt+0x5ba4>
  408024:	ldp	x29, x30, [sp, #64]
  408028:	add	sp, sp, #0x50
  40802c:	ret
  408030:	sub	sp, sp, #0x80
  408034:	movi	v0.2d, #0x0
  408038:	cmp	w1, #0xa
  40803c:	stp	x29, x30, [sp, #112]
  408040:	add	x29, sp, #0x70
  408044:	str	wzr, [sp, #48]
  408048:	stp	q0, q0, [sp, #16]
  40804c:	str	q0, [sp]
  408050:	b.eq	4080a0 <ferror@plt+0x60a0>  // b.none
  408054:	ldp	q0, q1, [sp]
  408058:	ldr	w9, [sp, #48]
  40805c:	ldr	q2, [sp, #32]
  408060:	mov	x8, x2
  408064:	stur	q0, [sp, #60]
  408068:	ldr	w10, [sp, #68]
  40806c:	str	w1, [sp, #56]
  408070:	str	w9, [sp, #108]
  408074:	add	x3, sp, #0x38
  408078:	orr	w9, w10, #0x4000000
  40807c:	mov	x2, #0xffffffffffffffff    	// #-1
  408080:	mov	x1, x8
  408084:	stur	q1, [sp, #76]
  408088:	stur	q2, [sp, #92]
  40808c:	str	w9, [sp, #68]
  408090:	bl	407ba4 <ferror@plt+0x5ba4>
  408094:	ldp	x29, x30, [sp, #112]
  408098:	add	sp, sp, #0x80
  40809c:	ret
  4080a0:	bl	401dd0 <abort@plt>
  4080a4:	sub	sp, sp, #0x50
  4080a8:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4080ac:	add	x9, x9, #0x4d0
  4080b0:	ldp	q0, q1, [x9]
  4080b4:	ldr	q2, [x9, #32]
  4080b8:	ldr	x9, [x9, #48]
  4080bc:	mov	w10, #0xa                   	// #10
  4080c0:	stp	x29, x30, [sp, #64]
  4080c4:	add	x29, sp, #0x40
  4080c8:	stp	q0, q1, [sp]
  4080cc:	str	q2, [sp, #32]
  4080d0:	str	x9, [sp, #48]
  4080d4:	str	w10, [sp]
  4080d8:	cbz	x1, 408104 <ferror@plt+0x6104>
  4080dc:	cbz	x2, 408104 <ferror@plt+0x6104>
  4080e0:	mov	x8, x3
  4080e4:	stp	x1, x2, [sp, #40]
  4080e8:	mov	x3, sp
  4080ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4080f0:	mov	x1, x8
  4080f4:	bl	407ba4 <ferror@plt+0x5ba4>
  4080f8:	ldp	x29, x30, [sp, #64]
  4080fc:	add	sp, sp, #0x50
  408100:	ret
  408104:	bl	401dd0 <abort@plt>
  408108:	sub	sp, sp, #0x50
  40810c:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408110:	add	x9, x9, #0x4d0
  408114:	ldp	q0, q1, [x9]
  408118:	ldr	x10, [x9, #48]
  40811c:	stp	x29, x30, [sp, #64]
  408120:	add	x29, sp, #0x40
  408124:	stp	q0, q1, [sp]
  408128:	ldr	q0, [x9, #32]
  40812c:	mov	w9, #0xa                   	// #10
  408130:	str	x10, [sp, #48]
  408134:	str	w9, [sp]
  408138:	str	q0, [sp, #32]
  40813c:	cbz	x1, 408168 <ferror@plt+0x6168>
  408140:	cbz	x2, 408168 <ferror@plt+0x6168>
  408144:	mov	x8, x3
  408148:	stp	x1, x2, [sp, #40]
  40814c:	mov	x3, sp
  408150:	mov	x1, x8
  408154:	mov	x2, x4
  408158:	bl	407ba4 <ferror@plt+0x5ba4>
  40815c:	ldp	x29, x30, [sp, #64]
  408160:	add	sp, sp, #0x50
  408164:	ret
  408168:	bl	401dd0 <abort@plt>
  40816c:	sub	sp, sp, #0x50
  408170:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  408174:	add	x9, x9, #0x4d0
  408178:	ldp	q0, q1, [x9]
  40817c:	ldr	q2, [x9, #32]
  408180:	ldr	x9, [x9, #48]
  408184:	mov	w10, #0xa                   	// #10
  408188:	stp	x29, x30, [sp, #64]
  40818c:	add	x29, sp, #0x40
  408190:	stp	q0, q1, [sp]
  408194:	str	q2, [sp, #32]
  408198:	str	x9, [sp, #48]
  40819c:	str	w10, [sp]
  4081a0:	cbz	x0, 4081d0 <ferror@plt+0x61d0>
  4081a4:	cbz	x1, 4081d0 <ferror@plt+0x61d0>
  4081a8:	mov	x8, x2
  4081ac:	stp	x0, x1, [sp, #40]
  4081b0:	mov	x3, sp
  4081b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4081b8:	mov	w0, wzr
  4081bc:	mov	x1, x8
  4081c0:	bl	407ba4 <ferror@plt+0x5ba4>
  4081c4:	ldp	x29, x30, [sp, #64]
  4081c8:	add	sp, sp, #0x50
  4081cc:	ret
  4081d0:	bl	401dd0 <abort@plt>
  4081d4:	sub	sp, sp, #0x50
  4081d8:	adrp	x9, 41d000 <ferror@plt+0x1b000>
  4081dc:	add	x9, x9, #0x4d0
  4081e0:	ldp	q0, q1, [x9]
  4081e4:	ldr	q2, [x9, #32]
  4081e8:	ldr	x9, [x9, #48]
  4081ec:	mov	w10, #0xa                   	// #10
  4081f0:	stp	x29, x30, [sp, #64]
  4081f4:	add	x29, sp, #0x40
  4081f8:	stp	q0, q1, [sp]
  4081fc:	str	q2, [sp, #32]
  408200:	str	x9, [sp, #48]
  408204:	str	w10, [sp]
  408208:	cbz	x0, 408238 <ferror@plt+0x6238>
  40820c:	cbz	x1, 408238 <ferror@plt+0x6238>
  408210:	mov	x8, x3
  408214:	stp	x0, x1, [sp, #40]
  408218:	mov	x3, sp
  40821c:	mov	w0, wzr
  408220:	mov	x1, x2
  408224:	mov	x2, x8
  408228:	bl	407ba4 <ferror@plt+0x5ba4>
  40822c:	ldp	x29, x30, [sp, #64]
  408230:	add	sp, sp, #0x50
  408234:	ret
  408238:	bl	401dd0 <abort@plt>
  40823c:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  408240:	add	x3, x3, #0x2d8
  408244:	b	407ba4 <ferror@plt+0x5ba4>
  408248:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  40824c:	mov	x2, x1
  408250:	add	x3, x3, #0x2d8
  408254:	mov	x1, x0
  408258:	mov	w0, wzr
  40825c:	b	407ba4 <ferror@plt+0x5ba4>
  408260:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  408264:	add	x3, x3, #0x2d8
  408268:	mov	x2, #0xffffffffffffffff    	// #-1
  40826c:	b	407ba4 <ferror@plt+0x5ba4>
  408270:	adrp	x3, 41d000 <ferror@plt+0x1b000>
  408274:	add	x3, x3, #0x2d8
  408278:	mov	x2, #0xffffffffffffffff    	// #-1
  40827c:	mov	x1, x0
  408280:	mov	w0, wzr
  408284:	b	407ba4 <ferror@plt+0x5ba4>
  408288:	stp	x29, x30, [sp, #-32]!
  40828c:	stp	x20, x19, [sp, #16]
  408290:	mov	x20, x0
  408294:	mov	w19, w1
  408298:	mov	w2, #0x5                   	// #5
  40829c:	mov	x0, xzr
  4082a0:	mov	x1, x20
  4082a4:	mov	x29, sp
  4082a8:	bl	401f40 <dcgettext@plt>
  4082ac:	cmp	x0, x20
  4082b0:	b.ne	408394 <ferror@plt+0x6394>  // b.any
  4082b4:	bl	409784 <ferror@plt+0x7784>
  4082b8:	ldrb	w8, [x0]
  4082bc:	and	w8, w8, #0xffffffdf
  4082c0:	cmp	w8, #0x47
  4082c4:	b.eq	408328 <ferror@plt+0x6328>  // b.none
  4082c8:	cmp	w8, #0x55
  4082cc:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  4082d0:	ldrb	w8, [x0, #1]
  4082d4:	and	w8, w8, #0xffffffdf
  4082d8:	cmp	w8, #0x54
  4082dc:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  4082e0:	ldrb	w8, [x0, #2]
  4082e4:	and	w8, w8, #0xffffffdf
  4082e8:	cmp	w8, #0x46
  4082ec:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  4082f0:	ldrb	w8, [x0, #3]
  4082f4:	cmp	w8, #0x2d
  4082f8:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  4082fc:	ldrb	w8, [x0, #4]
  408300:	cmp	w8, #0x38
  408304:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408308:	ldrb	w8, [x0, #5]
  40830c:	cbnz	w8, 40837c <ferror@plt+0x637c>
  408310:	ldrb	w8, [x20]
  408314:	adrp	x9, 40b000 <ferror@plt+0x9000>
  408318:	adrp	x10, 40b000 <ferror@plt+0x9000>
  40831c:	add	x9, x9, #0xe3c
  408320:	add	x10, x10, #0xe38
  408324:	b	4083b4 <ferror@plt+0x63b4>
  408328:	ldrb	w8, [x0, #1]
  40832c:	and	w8, w8, #0xffffffdf
  408330:	cmp	w8, #0x42
  408334:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408338:	ldrb	w8, [x0, #2]
  40833c:	cmp	w8, #0x31
  408340:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408344:	ldrb	w8, [x0, #3]
  408348:	cmp	w8, #0x38
  40834c:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408350:	ldrb	w8, [x0, #4]
  408354:	cmp	w8, #0x30
  408358:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  40835c:	ldrb	w8, [x0, #5]
  408360:	cmp	w8, #0x33
  408364:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408368:	ldrb	w8, [x0, #6]
  40836c:	cmp	w8, #0x30
  408370:	b.ne	40837c <ferror@plt+0x637c>  // b.any
  408374:	ldrb	w8, [x0, #7]
  408378:	cbz	w8, 4083a0 <ferror@plt+0x63a0>
  40837c:	adrp	x8, 40b000 <ferror@plt+0x9000>
  408380:	adrp	x9, 40b000 <ferror@plt+0x9000>
  408384:	add	x8, x8, #0xc7a
  408388:	add	x9, x9, #0xe34
  40838c:	cmp	w19, #0x9
  408390:	csel	x0, x9, x8, eq  // eq = none
  408394:	ldp	x20, x19, [sp, #16]
  408398:	ldp	x29, x30, [sp], #32
  40839c:	ret
  4083a0:	ldrb	w8, [x20]
  4083a4:	adrp	x9, 40b000 <ferror@plt+0x9000>
  4083a8:	adrp	x10, 40b000 <ferror@plt+0x9000>
  4083ac:	add	x9, x9, #0xe44
  4083b0:	add	x10, x10, #0xe40
  4083b4:	cmp	w8, #0x60
  4083b8:	csel	x0, x10, x9, eq  // eq = none
  4083bc:	b	408394 <ferror@plt+0x6394>
  4083c0:	stp	x29, x30, [sp, #-64]!
  4083c4:	str	x23, [sp, #16]
  4083c8:	mov	w23, #0x1                   	// #1
  4083cc:	stp	x22, x21, [sp, #32]
  4083d0:	stp	x20, x19, [sp, #48]
  4083d4:	mov	x21, x2
  4083d8:	mov	x19, x1
  4083dc:	mov	w20, w0
  4083e0:	movk	w23, #0x7ff0, lsl #16
  4083e4:	mov	x29, sp
  4083e8:	mov	w0, w20
  4083ec:	mov	x1, x19
  4083f0:	mov	x2, x21
  4083f4:	bl	401f00 <read@plt>
  4083f8:	mov	x22, x0
  4083fc:	tbz	x0, #63, 408424 <ferror@plt+0x6424>
  408400:	bl	401fb0 <__errno_location@plt>
  408404:	ldr	w8, [x0]
  408408:	cmp	w8, #0x4
  40840c:	b.eq	4083e8 <ferror@plt+0x63e8>  // b.none
  408410:	cmp	x21, x23
  408414:	b.cc	408424 <ferror@plt+0x6424>  // b.lo, b.ul, b.last
  408418:	cmp	w8, #0x16
  40841c:	mov	w21, #0x7ff00000            	// #2146435072
  408420:	b.eq	4083e8 <ferror@plt+0x63e8>  // b.none
  408424:	mov	x0, x22
  408428:	ldp	x20, x19, [sp, #48]
  40842c:	ldp	x22, x21, [sp, #32]
  408430:	ldr	x23, [sp, #16]
  408434:	ldp	x29, x30, [sp], #64
  408438:	ret
  40843c:	stp	x29, x30, [sp, #-32]!
  408440:	stp	x20, x19, [sp, #16]
  408444:	mov	x19, x1
  408448:	mov	w1, wzr
  40844c:	mov	x2, x19
  408450:	mov	x29, sp
  408454:	mov	x20, x0
  408458:	bl	401f10 <memchr@plt>
  40845c:	sub	x8, x0, x20
  408460:	cmp	x0, #0x0
  408464:	csinc	x0, x19, x8, eq  // eq = none
  408468:	ldp	x20, x19, [sp, #16]
  40846c:	ldp	x29, x30, [sp], #32
  408470:	ret
  408474:	stp	x29, x30, [sp, #-48]!
  408478:	stp	x20, x19, [sp, #32]
  40847c:	mov	w19, w0
  408480:	cmp	w0, #0x2
  408484:	stp	x22, x21, [sp, #16]
  408488:	mov	x29, sp
  40848c:	b.hi	4084bc <ferror@plt+0x64bc>  // b.pmore
  408490:	mov	w0, w19
  408494:	bl	40999c <ferror@plt+0x799c>
  408498:	mov	w20, w0
  40849c:	bl	401fb0 <__errno_location@plt>
  4084a0:	ldr	w22, [x0]
  4084a4:	mov	x21, x0
  4084a8:	mov	w0, w19
  4084ac:	bl	401d70 <close@plt>
  4084b0:	str	w22, [x21]
  4084b4:	mov	w0, w20
  4084b8:	b	4084c0 <ferror@plt+0x64c0>
  4084bc:	mov	w0, w19
  4084c0:	ldp	x20, x19, [sp, #32]
  4084c4:	ldp	x22, x21, [sp, #16]
  4084c8:	ldp	x29, x30, [sp], #48
  4084cc:	ret
  4084d0:	sub	sp, sp, #0x50
  4084d4:	str	x21, [sp, #48]
  4084d8:	stp	x20, x19, [sp, #64]
  4084dc:	mov	x21, x5
  4084e0:	mov	x20, x4
  4084e4:	mov	x4, x3
  4084e8:	mov	x3, x2
  4084ec:	mov	x19, x0
  4084f0:	stp	x29, x30, [sp, #32]
  4084f4:	add	x29, sp, #0x20
  4084f8:	cbz	x1, 408514 <ferror@plt+0x6514>
  4084fc:	mov	x2, x1
  408500:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408504:	add	x1, x1, #0xe51
  408508:	mov	x0, x19
  40850c:	bl	401fe0 <fprintf@plt>
  408510:	b	40852c <ferror@plt+0x652c>
  408514:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408518:	add	x1, x1, #0xe5d
  40851c:	mov	x0, x19
  408520:	mov	x2, x3
  408524:	mov	x3, x4
  408528:	bl	401fe0 <fprintf@plt>
  40852c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408530:	add	x1, x1, #0xe64
  408534:	mov	w2, #0x5                   	// #5
  408538:	mov	x0, xzr
  40853c:	bl	401f40 <dcgettext@plt>
  408540:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408544:	mov	x2, x0
  408548:	add	x1, x1, #0x119
  40854c:	mov	w3, #0x7e3                 	// #2019
  408550:	mov	x0, x19
  408554:	bl	401fe0 <fprintf@plt>
  408558:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40855c:	add	x1, x1, #0xe68
  408560:	mov	w2, #0x5                   	// #5
  408564:	mov	x0, xzr
  408568:	bl	401f40 <dcgettext@plt>
  40856c:	mov	x1, x19
  408570:	bl	401b40 <fputs@plt>
  408574:	cmp	x21, #0x9
  408578:	b.hi	4085c8 <ferror@plt+0x65c8>  // b.pmore
  40857c:	adrp	x8, 40b000 <ferror@plt+0x9000>
  408580:	add	x8, x8, #0xe47
  408584:	adr	x9, 408594 <ferror@plt+0x6594>
  408588:	ldrb	w10, [x8, x21]
  40858c:	add	x9, x9, x10, lsl #2
  408590:	br	x9
  408594:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408598:	add	x1, x1, #0xf34
  40859c:	mov	w2, #0x5                   	// #5
  4085a0:	mov	x0, xzr
  4085a4:	bl	401f40 <dcgettext@plt>
  4085a8:	ldr	x2, [x20]
  4085ac:	mov	x1, x0
  4085b0:	mov	x0, x19
  4085b4:	ldp	x20, x19, [sp, #64]
  4085b8:	ldr	x21, [sp, #48]
  4085bc:	ldp	x29, x30, [sp, #32]
  4085c0:	add	sp, sp, #0x50
  4085c4:	b	401fe0 <fprintf@plt>
  4085c8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4085cc:	add	x1, x1, #0x73
  4085d0:	b	408724 <ferror@plt+0x6724>
  4085d4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4085d8:	add	x1, x1, #0xf44
  4085dc:	mov	w2, #0x5                   	// #5
  4085e0:	mov	x0, xzr
  4085e4:	bl	401f40 <dcgettext@plt>
  4085e8:	ldp	x2, x3, [x20]
  4085ec:	mov	x1, x0
  4085f0:	mov	x0, x19
  4085f4:	ldp	x20, x19, [sp, #64]
  4085f8:	ldr	x21, [sp, #48]
  4085fc:	ldp	x29, x30, [sp, #32]
  408600:	add	sp, sp, #0x50
  408604:	b	401fe0 <fprintf@plt>
  408608:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40860c:	add	x1, x1, #0xf5b
  408610:	mov	w2, #0x5                   	// #5
  408614:	mov	x0, xzr
  408618:	bl	401f40 <dcgettext@plt>
  40861c:	ldp	x2, x3, [x20]
  408620:	ldr	x4, [x20, #16]
  408624:	mov	x1, x0
  408628:	mov	x0, x19
  40862c:	ldp	x20, x19, [sp, #64]
  408630:	ldr	x21, [sp, #48]
  408634:	ldp	x29, x30, [sp, #32]
  408638:	add	sp, sp, #0x50
  40863c:	b	401fe0 <fprintf@plt>
  408640:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408644:	add	x1, x1, #0xf77
  408648:	mov	w2, #0x5                   	// #5
  40864c:	mov	x0, xzr
  408650:	bl	401f40 <dcgettext@plt>
  408654:	ldp	x2, x3, [x20]
  408658:	ldp	x4, x5, [x20, #16]
  40865c:	mov	x1, x0
  408660:	mov	x0, x19
  408664:	ldp	x20, x19, [sp, #64]
  408668:	ldr	x21, [sp, #48]
  40866c:	ldp	x29, x30, [sp, #32]
  408670:	add	sp, sp, #0x50
  408674:	b	401fe0 <fprintf@plt>
  408678:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40867c:	add	x1, x1, #0xf97
  408680:	mov	w2, #0x5                   	// #5
  408684:	mov	x0, xzr
  408688:	bl	401f40 <dcgettext@plt>
  40868c:	ldp	x2, x3, [x20]
  408690:	ldp	x4, x5, [x20, #16]
  408694:	ldr	x6, [x20, #32]
  408698:	mov	x1, x0
  40869c:	mov	x0, x19
  4086a0:	ldp	x20, x19, [sp, #64]
  4086a4:	ldr	x21, [sp, #48]
  4086a8:	ldp	x29, x30, [sp, #32]
  4086ac:	add	sp, sp, #0x50
  4086b0:	b	401fe0 <fprintf@plt>
  4086b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4086b8:	add	x1, x1, #0xfbb
  4086bc:	mov	w2, #0x5                   	// #5
  4086c0:	mov	x0, xzr
  4086c4:	bl	401f40 <dcgettext@plt>
  4086c8:	ldp	x2, x3, [x20]
  4086cc:	ldp	x4, x5, [x20, #16]
  4086d0:	ldp	x6, x7, [x20, #32]
  4086d4:	mov	x1, x0
  4086d8:	mov	x0, x19
  4086dc:	ldp	x20, x19, [sp, #64]
  4086e0:	ldr	x21, [sp, #48]
  4086e4:	ldp	x29, x30, [sp, #32]
  4086e8:	add	sp, sp, #0x50
  4086ec:	b	401fe0 <fprintf@plt>
  4086f0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4086f4:	add	x1, x1, #0xfe3
  4086f8:	mov	w2, #0x5                   	// #5
  4086fc:	mov	x0, xzr
  408700:	bl	401f40 <dcgettext@plt>
  408704:	ldp	x2, x3, [x20]
  408708:	ldp	x4, x5, [x20, #16]
  40870c:	ldp	x6, x7, [x20, #32]
  408710:	ldr	x8, [x20, #48]
  408714:	mov	x1, x0
  408718:	b	408780 <ferror@plt+0x6780>
  40871c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408720:	add	x1, x1, #0x3f
  408724:	mov	w2, #0x5                   	// #5
  408728:	mov	x0, xzr
  40872c:	bl	401f40 <dcgettext@plt>
  408730:	ldr	q0, [x20, #48]
  408734:	ldr	x8, [x20, #64]
  408738:	ldp	x2, x3, [x20]
  40873c:	ldp	x4, x5, [x20, #16]
  408740:	ldp	x6, x7, [x20, #32]
  408744:	mov	x1, x0
  408748:	str	x8, [sp, #16]
  40874c:	str	q0, [sp]
  408750:	b	408784 <ferror@plt+0x6784>
  408754:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408758:	add	x1, x1, #0xf
  40875c:	mov	w2, #0x5                   	// #5
  408760:	mov	x0, xzr
  408764:	bl	401f40 <dcgettext@plt>
  408768:	ldp	x8, x9, [x20, #48]
  40876c:	ldp	x2, x3, [x20]
  408770:	ldp	x4, x5, [x20, #16]
  408774:	ldp	x6, x7, [x20, #32]
  408778:	mov	x1, x0
  40877c:	str	x9, [sp, #8]
  408780:	str	x8, [sp]
  408784:	mov	x0, x19
  408788:	bl	401fe0 <fprintf@plt>
  40878c:	ldp	x20, x19, [sp, #64]
  408790:	ldr	x21, [sp, #48]
  408794:	ldp	x29, x30, [sp, #32]
  408798:	add	sp, sp, #0x50
  40879c:	ret
  4087a0:	mov	x8, xzr
  4087a4:	ldr	x9, [x4, x8, lsl #3]
  4087a8:	add	x8, x8, #0x1
  4087ac:	cbnz	x9, 4087a4 <ferror@plt+0x67a4>
  4087b0:	sub	x5, x8, #0x1
  4087b4:	b	4084d0 <ferror@plt+0x64d0>
  4087b8:	sub	sp, sp, #0x60
  4087bc:	stp	x29, x30, [sp, #80]
  4087c0:	ldr	w9, [x4, #24]
  4087c4:	add	x29, sp, #0x50
  4087c8:	mov	w8, w9
  4087cc:	tbz	w9, #31, 4087f0 <ferror@plt+0x67f0>
  4087d0:	add	w8, w9, #0x8
  4087d4:	cmn	w9, #0x8
  4087d8:	str	w8, [x4, #24]
  4087dc:	b.gt	4087f0 <ferror@plt+0x67f0>
  4087e0:	ldr	x10, [x4, #8]
  4087e4:	sxtw	x9, w9
  4087e8:	add	x9, x10, x9
  4087ec:	b	4087fc <ferror@plt+0x67fc>
  4087f0:	ldr	x9, [x4]
  4087f4:	add	x10, x9, #0x8
  4087f8:	str	x10, [x4]
  4087fc:	ldr	x9, [x9]
  408800:	str	x9, [sp]
  408804:	cbz	x9, 408814 <ferror@plt+0x6814>
  408808:	tbnz	w8, #31, 40881c <ferror@plt+0x681c>
  40880c:	mov	w9, w8
  408810:	b	408838 <ferror@plt+0x6838>
  408814:	mov	x5, xzr
  408818:	b	408a90 <ferror@plt+0x6a90>
  40881c:	add	w9, w8, #0x8
  408820:	cmn	w8, #0x8
  408824:	str	w9, [x4, #24]
  408828:	b.gt	408838 <ferror@plt+0x6838>
  40882c:	ldr	x10, [x4, #8]
  408830:	add	x8, x10, w8, sxtw
  408834:	b	408844 <ferror@plt+0x6844>
  408838:	ldr	x8, [x4]
  40883c:	add	x10, x8, #0x8
  408840:	str	x10, [x4]
  408844:	ldr	x8, [x8]
  408848:	str	x8, [sp, #8]
  40884c:	cbz	x8, 40885c <ferror@plt+0x685c>
  408850:	tbnz	w9, #31, 408864 <ferror@plt+0x6864>
  408854:	mov	w8, w9
  408858:	b	408880 <ferror@plt+0x6880>
  40885c:	mov	w5, #0x1                   	// #1
  408860:	b	408a90 <ferror@plt+0x6a90>
  408864:	add	w8, w9, #0x8
  408868:	cmn	w9, #0x8
  40886c:	str	w8, [x4, #24]
  408870:	b.gt	408880 <ferror@plt+0x6880>
  408874:	ldr	x10, [x4, #8]
  408878:	add	x9, x10, w9, sxtw
  40887c:	b	40888c <ferror@plt+0x688c>
  408880:	ldr	x9, [x4]
  408884:	add	x10, x9, #0x8
  408888:	str	x10, [x4]
  40888c:	ldr	x9, [x9]
  408890:	str	x9, [sp, #16]
  408894:	cbz	x9, 4088a4 <ferror@plt+0x68a4>
  408898:	tbnz	w8, #31, 4088ac <ferror@plt+0x68ac>
  40889c:	mov	w9, w8
  4088a0:	b	4088c8 <ferror@plt+0x68c8>
  4088a4:	mov	w5, #0x2                   	// #2
  4088a8:	b	408a90 <ferror@plt+0x6a90>
  4088ac:	add	w9, w8, #0x8
  4088b0:	cmn	w8, #0x8
  4088b4:	str	w9, [x4, #24]
  4088b8:	b.gt	4088c8 <ferror@plt+0x68c8>
  4088bc:	ldr	x10, [x4, #8]
  4088c0:	add	x8, x10, w8, sxtw
  4088c4:	b	4088d4 <ferror@plt+0x68d4>
  4088c8:	ldr	x8, [x4]
  4088cc:	add	x10, x8, #0x8
  4088d0:	str	x10, [x4]
  4088d4:	ldr	x8, [x8]
  4088d8:	str	x8, [sp, #24]
  4088dc:	cbz	x8, 4088ec <ferror@plt+0x68ec>
  4088e0:	tbnz	w9, #31, 4088f4 <ferror@plt+0x68f4>
  4088e4:	mov	w8, w9
  4088e8:	b	408910 <ferror@plt+0x6910>
  4088ec:	mov	w5, #0x3                   	// #3
  4088f0:	b	408a90 <ferror@plt+0x6a90>
  4088f4:	add	w8, w9, #0x8
  4088f8:	cmn	w9, #0x8
  4088fc:	str	w8, [x4, #24]
  408900:	b.gt	408910 <ferror@plt+0x6910>
  408904:	ldr	x10, [x4, #8]
  408908:	add	x9, x10, w9, sxtw
  40890c:	b	40891c <ferror@plt+0x691c>
  408910:	ldr	x9, [x4]
  408914:	add	x10, x9, #0x8
  408918:	str	x10, [x4]
  40891c:	ldr	x9, [x9]
  408920:	str	x9, [sp, #32]
  408924:	cbz	x9, 408934 <ferror@plt+0x6934>
  408928:	tbnz	w8, #31, 40893c <ferror@plt+0x693c>
  40892c:	mov	w9, w8
  408930:	b	408958 <ferror@plt+0x6958>
  408934:	mov	w5, #0x4                   	// #4
  408938:	b	408a90 <ferror@plt+0x6a90>
  40893c:	add	w9, w8, #0x8
  408940:	cmn	w8, #0x8
  408944:	str	w9, [x4, #24]
  408948:	b.gt	408958 <ferror@plt+0x6958>
  40894c:	ldr	x10, [x4, #8]
  408950:	add	x8, x10, w8, sxtw
  408954:	b	408964 <ferror@plt+0x6964>
  408958:	ldr	x8, [x4]
  40895c:	add	x10, x8, #0x8
  408960:	str	x10, [x4]
  408964:	ldr	x8, [x8]
  408968:	str	x8, [sp, #40]
  40896c:	cbz	x8, 40897c <ferror@plt+0x697c>
  408970:	tbnz	w9, #31, 408984 <ferror@plt+0x6984>
  408974:	mov	w8, w9
  408978:	b	4089a0 <ferror@plt+0x69a0>
  40897c:	mov	w5, #0x5                   	// #5
  408980:	b	408a90 <ferror@plt+0x6a90>
  408984:	add	w8, w9, #0x8
  408988:	cmn	w9, #0x8
  40898c:	str	w8, [x4, #24]
  408990:	b.gt	4089a0 <ferror@plt+0x69a0>
  408994:	ldr	x10, [x4, #8]
  408998:	add	x9, x10, w9, sxtw
  40899c:	b	4089ac <ferror@plt+0x69ac>
  4089a0:	ldr	x9, [x4]
  4089a4:	add	x10, x9, #0x8
  4089a8:	str	x10, [x4]
  4089ac:	ldr	x9, [x9]
  4089b0:	str	x9, [sp, #48]
  4089b4:	cbz	x9, 4089c4 <ferror@plt+0x69c4>
  4089b8:	tbnz	w8, #31, 4089cc <ferror@plt+0x69cc>
  4089bc:	mov	w9, w8
  4089c0:	b	4089e8 <ferror@plt+0x69e8>
  4089c4:	mov	w5, #0x6                   	// #6
  4089c8:	b	408a90 <ferror@plt+0x6a90>
  4089cc:	add	w9, w8, #0x8
  4089d0:	cmn	w8, #0x8
  4089d4:	str	w9, [x4, #24]
  4089d8:	b.gt	4089e8 <ferror@plt+0x69e8>
  4089dc:	ldr	x10, [x4, #8]
  4089e0:	add	x8, x10, w8, sxtw
  4089e4:	b	4089f4 <ferror@plt+0x69f4>
  4089e8:	ldr	x8, [x4]
  4089ec:	add	x10, x8, #0x8
  4089f0:	str	x10, [x4]
  4089f4:	ldr	x8, [x8]
  4089f8:	str	x8, [sp, #56]
  4089fc:	cbz	x8, 408a0c <ferror@plt+0x6a0c>
  408a00:	tbnz	w9, #31, 408a14 <ferror@plt+0x6a14>
  408a04:	mov	w8, w9
  408a08:	b	408a30 <ferror@plt+0x6a30>
  408a0c:	mov	w5, #0x7                   	// #7
  408a10:	b	408a90 <ferror@plt+0x6a90>
  408a14:	add	w8, w9, #0x8
  408a18:	cmn	w9, #0x8
  408a1c:	str	w8, [x4, #24]
  408a20:	b.gt	408a30 <ferror@plt+0x6a30>
  408a24:	ldr	x10, [x4, #8]
  408a28:	add	x9, x10, w9, sxtw
  408a2c:	b	408a3c <ferror@plt+0x6a3c>
  408a30:	ldr	x9, [x4]
  408a34:	add	x10, x9, #0x8
  408a38:	str	x10, [x4]
  408a3c:	ldr	x9, [x9]
  408a40:	str	x9, [sp, #64]
  408a44:	cbz	x9, 408a8c <ferror@plt+0x6a8c>
  408a48:	tbz	w8, #31, 408a68 <ferror@plt+0x6a68>
  408a4c:	add	w9, w8, #0x8
  408a50:	cmn	w8, #0x8
  408a54:	str	w9, [x4, #24]
  408a58:	b.gt	408a68 <ferror@plt+0x6a68>
  408a5c:	ldr	x9, [x4, #8]
  408a60:	add	x8, x9, w8, sxtw
  408a64:	b	408a74 <ferror@plt+0x6a74>
  408a68:	ldr	x8, [x4]
  408a6c:	add	x9, x8, #0x8
  408a70:	str	x9, [x4]
  408a74:	ldr	x8, [x8]
  408a78:	str	x8, [sp, #72]
  408a7c:	cmp	x8, #0x0
  408a80:	mov	w8, #0x9                   	// #9
  408a84:	cinc	x5, x8, ne  // ne = any
  408a88:	b	408a90 <ferror@plt+0x6a90>
  408a8c:	mov	w5, #0x8                   	// #8
  408a90:	mov	x4, sp
  408a94:	bl	4084d0 <ferror@plt+0x64d0>
  408a98:	ldp	x29, x30, [sp, #80]
  408a9c:	add	sp, sp, #0x60
  408aa0:	ret
  408aa4:	sub	sp, sp, #0xf0
  408aa8:	stp	x29, x30, [sp, #224]
  408aac:	add	x29, sp, #0xe0
  408ab0:	mov	x8, #0xffffffffffffffe0    	// #-32
  408ab4:	mov	x9, sp
  408ab8:	sub	x10, x29, #0x60
  408abc:	movk	x8, #0xff80, lsl #32
  408ac0:	add	x11, x29, #0x10
  408ac4:	add	x9, x9, #0x80
  408ac8:	add	x10, x10, #0x20
  408acc:	stp	x9, x8, [x29, #-16]
  408ad0:	stp	x11, x10, [x29, #-32]
  408ad4:	stp	x4, x5, [x29, #-96]
  408ad8:	stp	x6, x7, [x29, #-80]
  408adc:	stp	q0, q1, [sp]
  408ae0:	ldp	q0, q1, [x29, #-32]
  408ae4:	sub	x4, x29, #0x40
  408ae8:	stp	q2, q3, [sp, #32]
  408aec:	stp	q4, q5, [sp, #64]
  408af0:	stp	q6, q7, [sp, #96]
  408af4:	stp	q0, q1, [x29, #-64]
  408af8:	bl	4087b8 <ferror@plt+0x67b8>
  408afc:	ldp	x29, x30, [sp, #224]
  408b00:	add	sp, sp, #0xf0
  408b04:	ret
  408b08:	stp	x29, x30, [sp, #-16]!
  408b0c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b10:	add	x1, x1, #0xaf
  408b14:	mov	w2, #0x5                   	// #5
  408b18:	mov	x0, xzr
  408b1c:	mov	x29, sp
  408b20:	bl	401f40 <dcgettext@plt>
  408b24:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408b28:	add	x1, x1, #0xb83
  408b2c:	bl	401f90 <printf@plt>
  408b30:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b34:	add	x1, x1, #0xc4
  408b38:	mov	w2, #0x5                   	// #5
  408b3c:	mov	x0, xzr
  408b40:	bl	401f40 <dcgettext@plt>
  408b44:	adrp	x1, 40b000 <ferror@plt+0x9000>
  408b48:	adrp	x2, 40b000 <ferror@plt+0x9000>
  408b4c:	add	x1, x1, #0x9f3
  408b50:	add	x2, x2, #0xb2d
  408b54:	bl	401f90 <printf@plt>
  408b58:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408b5c:	add	x1, x1, #0xd8
  408b60:	mov	w2, #0x5                   	// #5
  408b64:	mov	x0, xzr
  408b68:	bl	401f40 <dcgettext@plt>
  408b6c:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408b70:	ldr	x1, [x8, #816]
  408b74:	ldp	x29, x30, [sp], #16
  408b78:	b	401b40 <fputs@plt>
  408b7c:	stp	x29, x30, [sp, #-32]!
  408b80:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408b84:	udiv	x8, x8, x1
  408b88:	cmp	x8, x0
  408b8c:	str	x19, [sp, #16]
  408b90:	mov	x29, sp
  408b94:	b.cc	408bb8 <ferror@plt+0x6bb8>  // b.lo, b.ul, b.last
  408b98:	mul	x19, x1, x0
  408b9c:	mov	x0, x19
  408ba0:	bl	401c70 <malloc@plt>
  408ba4:	cbz	x19, 408bac <ferror@plt+0x6bac>
  408ba8:	cbz	x0, 408bb8 <ferror@plt+0x6bb8>
  408bac:	ldr	x19, [sp, #16]
  408bb0:	ldp	x29, x30, [sp], #32
  408bb4:	ret
  408bb8:	bl	408e90 <ferror@plt+0x6e90>
  408bbc:	stp	x29, x30, [sp, #-32]!
  408bc0:	str	x19, [sp, #16]
  408bc4:	mov	x29, sp
  408bc8:	mov	x19, x0
  408bcc:	bl	401c70 <malloc@plt>
  408bd0:	cbz	x19, 408bd8 <ferror@plt+0x6bd8>
  408bd4:	cbz	x0, 408be4 <ferror@plt+0x6be4>
  408bd8:	ldr	x19, [sp, #16]
  408bdc:	ldp	x29, x30, [sp], #32
  408be0:	ret
  408be4:	bl	408e90 <ferror@plt+0x6e90>
  408be8:	stp	x29, x30, [sp, #-32]!
  408bec:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408bf0:	udiv	x8, x8, x2
  408bf4:	cmp	x8, x1
  408bf8:	str	x19, [sp, #16]
  408bfc:	mov	x29, sp
  408c00:	b.cc	408c38 <ferror@plt+0x6c38>  // b.lo, b.ul, b.last
  408c04:	mul	x19, x2, x1
  408c08:	cbz	x0, 408c1c <ferror@plt+0x6c1c>
  408c0c:	cbnz	x19, 408c1c <ferror@plt+0x6c1c>
  408c10:	bl	401e60 <free@plt>
  408c14:	mov	x0, xzr
  408c18:	b	408c2c <ferror@plt+0x6c2c>
  408c1c:	mov	x1, x19
  408c20:	bl	401d40 <realloc@plt>
  408c24:	cbz	x19, 408c2c <ferror@plt+0x6c2c>
  408c28:	cbz	x0, 408c38 <ferror@plt+0x6c38>
  408c2c:	ldr	x19, [sp, #16]
  408c30:	ldp	x29, x30, [sp], #32
  408c34:	ret
  408c38:	bl	408e90 <ferror@plt+0x6e90>
  408c3c:	stp	x29, x30, [sp, #-32]!
  408c40:	str	x19, [sp, #16]
  408c44:	mov	x19, x1
  408c48:	mov	x29, sp
  408c4c:	cbz	x0, 408c60 <ferror@plt+0x6c60>
  408c50:	cbnz	x19, 408c60 <ferror@plt+0x6c60>
  408c54:	bl	401e60 <free@plt>
  408c58:	mov	x0, xzr
  408c5c:	b	408c70 <ferror@plt+0x6c70>
  408c60:	mov	x1, x19
  408c64:	bl	401d40 <realloc@plt>
  408c68:	cbz	x19, 408c70 <ferror@plt+0x6c70>
  408c6c:	cbz	x0, 408c7c <ferror@plt+0x6c7c>
  408c70:	ldr	x19, [sp, #16]
  408c74:	ldp	x29, x30, [sp], #32
  408c78:	ret
  408c7c:	bl	408e90 <ferror@plt+0x6e90>
  408c80:	stp	x29, x30, [sp, #-32]!
  408c84:	ldr	x8, [x1]
  408c88:	str	x19, [sp, #16]
  408c8c:	mov	x29, sp
  408c90:	cbz	x0, 408cc8 <ferror@plt+0x6cc8>
  408c94:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  408c98:	movk	x9, #0x5554
  408c9c:	udiv	x9, x9, x2
  408ca0:	cmp	x9, x8
  408ca4:	b.ls	408d10 <ferror@plt+0x6d10>  // b.plast
  408ca8:	add	x8, x8, x8, lsr #1
  408cac:	add	x8, x8, #0x1
  408cb0:	mul	x19, x8, x2
  408cb4:	str	x8, [x1]
  408cb8:	cbnz	x19, 408cf4 <ferror@plt+0x6cf4>
  408cbc:	bl	401e60 <free@plt>
  408cc0:	mov	x0, xzr
  408cc4:	b	408d04 <ferror@plt+0x6d04>
  408cc8:	cbnz	x8, 408cdc <ferror@plt+0x6cdc>
  408ccc:	mov	w8, #0x80                  	// #128
  408cd0:	udiv	x8, x8, x2
  408cd4:	cmp	x2, #0x80
  408cd8:	cinc	x8, x8, hi  // hi = pmore
  408cdc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  408ce0:	udiv	x9, x9, x2
  408ce4:	cmp	x9, x8
  408ce8:	b.cc	408d10 <ferror@plt+0x6d10>  // b.lo, b.ul, b.last
  408cec:	mul	x19, x8, x2
  408cf0:	str	x8, [x1]
  408cf4:	mov	x1, x19
  408cf8:	bl	401d40 <realloc@plt>
  408cfc:	cbz	x19, 408d04 <ferror@plt+0x6d04>
  408d00:	cbz	x0, 408d10 <ferror@plt+0x6d10>
  408d04:	ldr	x19, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #32
  408d0c:	ret
  408d10:	bl	408e90 <ferror@plt+0x6e90>
  408d14:	stp	x29, x30, [sp, #-32]!
  408d18:	str	x19, [sp, #16]
  408d1c:	mov	x29, sp
  408d20:	mov	x19, x0
  408d24:	bl	401c70 <malloc@plt>
  408d28:	cbz	x19, 408d30 <ferror@plt+0x6d30>
  408d2c:	cbz	x0, 408d3c <ferror@plt+0x6d3c>
  408d30:	ldr	x19, [sp, #16]
  408d34:	ldp	x29, x30, [sp], #32
  408d38:	ret
  408d3c:	bl	408e90 <ferror@plt+0x6e90>
  408d40:	stp	x29, x30, [sp, #-32]!
  408d44:	str	x19, [sp, #16]
  408d48:	ldr	x19, [x1]
  408d4c:	mov	x29, sp
  408d50:	cbz	x0, 408d80 <ferror@plt+0x6d80>
  408d54:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  408d58:	movk	x8, #0x5554
  408d5c:	cmp	x19, x8
  408d60:	b.cs	408db0 <ferror@plt+0x6db0>  // b.hs, b.nlast
  408d64:	add	x8, x19, x19, lsr #1
  408d68:	adds	x19, x8, #0x1
  408d6c:	str	x19, [x1]
  408d70:	b.ne	408d94 <ferror@plt+0x6d94>  // b.any
  408d74:	bl	401e60 <free@plt>
  408d78:	mov	x0, xzr
  408d7c:	b	408da4 <ferror@plt+0x6da4>
  408d80:	cbz	x19, 408d8c <ferror@plt+0x6d8c>
  408d84:	tbz	x19, #63, 408d90 <ferror@plt+0x6d90>
  408d88:	b	408db0 <ferror@plt+0x6db0>
  408d8c:	mov	w19, #0x80                  	// #128
  408d90:	str	x19, [x1]
  408d94:	mov	x1, x19
  408d98:	bl	401d40 <realloc@plt>
  408d9c:	cbz	x19, 408da4 <ferror@plt+0x6da4>
  408da0:	cbz	x0, 408db0 <ferror@plt+0x6db0>
  408da4:	ldr	x19, [sp, #16]
  408da8:	ldp	x29, x30, [sp], #32
  408dac:	ret
  408db0:	bl	408e90 <ferror@plt+0x6e90>
  408db4:	stp	x29, x30, [sp, #-32]!
  408db8:	str	x19, [sp, #16]
  408dbc:	mov	x29, sp
  408dc0:	mov	x19, x0
  408dc4:	bl	401c70 <malloc@plt>
  408dc8:	cbz	x19, 408dd0 <ferror@plt+0x6dd0>
  408dcc:	cbz	x0, 408de4 <ferror@plt+0x6de4>
  408dd0:	mov	x2, x19
  408dd4:	ldr	x19, [sp, #16]
  408dd8:	mov	w1, wzr
  408ddc:	ldp	x29, x30, [sp], #32
  408de0:	b	401cf0 <memset@plt>
  408de4:	bl	408e90 <ferror@plt+0x6e90>
  408de8:	stp	x29, x30, [sp, #-16]!
  408dec:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408df0:	udiv	x8, x8, x1
  408df4:	cmp	x8, x0
  408df8:	mov	x29, sp
  408dfc:	b.cc	408e10 <ferror@plt+0x6e10>  // b.lo, b.ul, b.last
  408e00:	bl	401d10 <calloc@plt>
  408e04:	cbz	x0, 408e10 <ferror@plt+0x6e10>
  408e08:	ldp	x29, x30, [sp], #16
  408e0c:	ret
  408e10:	bl	408e90 <ferror@plt+0x6e90>
  408e14:	stp	x29, x30, [sp, #-32]!
  408e18:	stp	x20, x19, [sp, #16]
  408e1c:	mov	x20, x0
  408e20:	mov	x0, x1
  408e24:	mov	x29, sp
  408e28:	mov	x19, x1
  408e2c:	bl	401c70 <malloc@plt>
  408e30:	cbz	x19, 408e38 <ferror@plt+0x6e38>
  408e34:	cbz	x0, 408e4c <ferror@plt+0x6e4c>
  408e38:	mov	x1, x20
  408e3c:	mov	x2, x19
  408e40:	ldp	x20, x19, [sp, #16]
  408e44:	ldp	x29, x30, [sp], #32
  408e48:	b	401b00 <memcpy@plt>
  408e4c:	bl	408e90 <ferror@plt+0x6e90>
  408e50:	stp	x29, x30, [sp, #-32]!
  408e54:	stp	x20, x19, [sp, #16]
  408e58:	mov	x29, sp
  408e5c:	mov	x19, x0
  408e60:	bl	401b30 <strlen@plt>
  408e64:	add	x20, x0, #0x1
  408e68:	mov	x0, x20
  408e6c:	bl	401c70 <malloc@plt>
  408e70:	cbz	x20, 408e78 <ferror@plt+0x6e78>
  408e74:	cbz	x0, 408e8c <ferror@plt+0x6e8c>
  408e78:	mov	x1, x19
  408e7c:	mov	x2, x20
  408e80:	ldp	x20, x19, [sp, #16]
  408e84:	ldp	x29, x30, [sp], #32
  408e88:	b	401b00 <memcpy@plt>
  408e8c:	bl	408e90 <ferror@plt+0x6e90>
  408e90:	stp	x29, x30, [sp, #-32]!
  408e94:	str	x19, [sp, #16]
  408e98:	adrp	x8, 41d000 <ferror@plt+0x1b000>
  408e9c:	ldr	w19, [x8, #688]
  408ea0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408ea4:	add	x1, x1, #0x148
  408ea8:	mov	w2, #0x5                   	// #5
  408eac:	mov	x0, xzr
  408eb0:	mov	x29, sp
  408eb4:	bl	401f40 <dcgettext@plt>
  408eb8:	adrp	x2, 40b000 <ferror@plt+0x9000>
  408ebc:	mov	x3, x0
  408ec0:	add	x2, x2, #0xa5c
  408ec4:	mov	w0, w19
  408ec8:	mov	w1, wzr
  408ecc:	bl	401b60 <error@plt>
  408ed0:	bl	401dd0 <abort@plt>
  408ed4:	stp	x29, x30, [sp, #-80]!
  408ed8:	cmp	w2, #0x25
  408edc:	str	x25, [sp, #16]
  408ee0:	stp	x24, x23, [sp, #32]
  408ee4:	stp	x22, x21, [sp, #48]
  408ee8:	stp	x20, x19, [sp, #64]
  408eec:	mov	x29, sp
  408ef0:	b.cs	409250 <ferror@plt+0x7250>  // b.hs, b.nlast
  408ef4:	mov	x23, x4
  408ef8:	mov	x19, x3
  408efc:	mov	w22, w2
  408f00:	mov	x21, x1
  408f04:	mov	x20, x0
  408f08:	bl	401fb0 <__errno_location@plt>
  408f0c:	mov	x24, x0
  408f10:	str	wzr, [x0]
  408f14:	bl	401e30 <__ctype_b_loc@plt>
  408f18:	ldr	x8, [x0]
  408f1c:	mov	x10, x20
  408f20:	ldrb	w9, [x10], #1
  408f24:	ldrh	w11, [x8, x9, lsl #1]
  408f28:	tbnz	w11, #13, 408f20 <ferror@plt+0x6f20>
  408f2c:	cmp	x21, #0x0
  408f30:	add	x8, x29, #0x18
  408f34:	csel	x21, x8, x21, eq  // eq = none
  408f38:	cmp	w9, #0x2d
  408f3c:	b.ne	408f48 <ferror@plt+0x6f48>  // b.any
  408f40:	mov	w20, #0x4                   	// #4
  408f44:	b	409220 <ferror@plt+0x7220>
  408f48:	mov	x0, x20
  408f4c:	mov	x1, x21
  408f50:	mov	w2, w22
  408f54:	bl	401b20 <strtoul@plt>
  408f58:	ldr	x25, [x21]
  408f5c:	cmp	x25, x20
  408f60:	b.eq	408f8c <ferror@plt+0x6f8c>  // b.none
  408f64:	ldr	w20, [x24]
  408f68:	mov	x22, x0
  408f6c:	cbz	w20, 408f7c <ferror@plt+0x6f7c>
  408f70:	cmp	w20, #0x22
  408f74:	b.ne	408f40 <ferror@plt+0x6f40>  // b.any
  408f78:	mov	w20, #0x1                   	// #1
  408f7c:	cbz	x23, 40921c <ferror@plt+0x721c>
  408f80:	ldrb	w24, [x25]
  408f84:	cbnz	w24, 408fb4 <ferror@plt+0x6fb4>
  408f88:	b	40921c <ferror@plt+0x721c>
  408f8c:	cbz	x23, 408f40 <ferror@plt+0x6f40>
  408f90:	ldrb	w1, [x20]
  408f94:	cbz	w1, 408f40 <ferror@plt+0x6f40>
  408f98:	mov	x0, x23
  408f9c:	bl	401e80 <strchr@plt>
  408fa0:	cbz	x0, 408f40 <ferror@plt+0x6f40>
  408fa4:	mov	w20, wzr
  408fa8:	mov	w22, #0x1                   	// #1
  408fac:	ldrb	w24, [x25]
  408fb0:	cbz	w24, 40921c <ferror@plt+0x721c>
  408fb4:	mov	x0, x23
  408fb8:	mov	w1, w24
  408fbc:	bl	401e80 <strchr@plt>
  408fc0:	cbz	x0, 40908c <ferror@plt+0x708c>
  408fc4:	sub	w10, w24, #0x45
  408fc8:	mov	w8, #0x1                   	// #1
  408fcc:	cmp	w10, #0x2f
  408fd0:	mov	w9, #0x400                 	// #1024
  408fd4:	b.hi	40904c <ferror@plt+0x704c>  // b.pmore
  408fd8:	mov	w11, #0x1                   	// #1
  408fdc:	lsl	x10, x11, x10
  408fe0:	mov	x11, #0x8945                	// #35141
  408fe4:	movk	x11, #0x30, lsl #16
  408fe8:	movk	x11, #0x8144, lsl #32
  408fec:	tst	x10, x11
  408ff0:	b.eq	40904c <ferror@plt+0x704c>  // b.none
  408ff4:	mov	w1, #0x30                  	// #48
  408ff8:	mov	x0, x23
  408ffc:	bl	401e80 <strchr@plt>
  409000:	cbz	x0, 409038 <ferror@plt+0x7038>
  409004:	ldrb	w8, [x25, #1]
  409008:	cmp	w8, #0x42
  40900c:	b.eq	409044 <ferror@plt+0x7044>  // b.none
  409010:	cmp	w8, #0x44
  409014:	b.eq	409044 <ferror@plt+0x7044>  // b.none
  409018:	cmp	w8, #0x69
  40901c:	b.ne	409038 <ferror@plt+0x7038>  // b.any
  409020:	ldrb	w8, [x25, #2]
  409024:	mov	w9, #0x3                   	// #3
  409028:	cmp	w8, #0x42
  40902c:	csinc	x8, x9, xzr, eq  // eq = none
  409030:	mov	w9, #0x400                 	// #1024
  409034:	b	40904c <ferror@plt+0x704c>
  409038:	mov	w8, #0x1                   	// #1
  40903c:	mov	w9, #0x400                 	// #1024
  409040:	b	40904c <ferror@plt+0x704c>
  409044:	mov	w8, #0x2                   	// #2
  409048:	mov	w9, #0x3e8                 	// #1000
  40904c:	sub	w10, w24, #0x42
  409050:	cmp	w10, #0x35
  409054:	b.hi	40908c <ferror@plt+0x708c>  // b.pmore
  409058:	adrp	x11, 40c000 <ferror@plt+0xa000>
  40905c:	add	x11, x11, #0x159
  409060:	adr	x12, 409074 <ferror@plt+0x7074>
  409064:	ldrb	w13, [x11, x10]
  409068:	add	x12, x12, x13, lsl #2
  40906c:	mov	w10, wzr
  409070:	br	x12
  409074:	umulh	x10, x9, x22
  409078:	mul	x11, x22, x9
  40907c:	cmp	xzr, x10
  409080:	cset	w10, ne  // ne = any
  409084:	csinv	x11, x11, xzr, eq  // eq = none
  409088:	b	4091b8 <ferror@plt+0x71b8>
  40908c:	str	x22, [x19]
  409090:	orr	w20, w20, #0x2
  409094:	b	409220 <ferror@plt+0x7220>
  409098:	umulh	x10, x9, x22
  40909c:	mul	x9, x22, x9
  4090a0:	cmp	xzr, x10
  4090a4:	b	4091f4 <ferror@plt+0x71f4>
  4090a8:	umulh	x10, x9, x22
  4090ac:	mul	x11, x22, x9
  4090b0:	cmp	xzr, x10
  4090b4:	cset	w10, ne  // ne = any
  4090b8:	csinv	x11, x11, xzr, eq  // eq = none
  4090bc:	b	4091d0 <ferror@plt+0x71d0>
  4090c0:	umulh	x10, x9, x22
  4090c4:	mul	x11, x22, x9
  4090c8:	cmp	xzr, x10
  4090cc:	cset	w10, ne  // ne = any
  4090d0:	csinv	x11, x11, xzr, eq  // eq = none
  4090d4:	b	4091a0 <ferror@plt+0x71a0>
  4090d8:	umulh	x10, x9, x22
  4090dc:	mul	x11, x22, x9
  4090e0:	cmp	xzr, x10
  4090e4:	cset	w10, ne  // ne = any
  4090e8:	csinv	x11, x11, xzr, eq  // eq = none
  4090ec:	b	409158 <ferror@plt+0x7158>
  4090f0:	cmp	xzr, x22, lsr #54
  4090f4:	lsl	x9, x22, #10
  4090f8:	b	4091f4 <ferror@plt+0x71f4>
  4090fc:	umulh	x10, x9, x22
  409100:	mul	x11, x22, x9
  409104:	cmp	xzr, x10
  409108:	cset	w10, ne  // ne = any
  40910c:	csinv	x11, x11, xzr, eq  // eq = none
  409110:	b	409170 <ferror@plt+0x7170>
  409114:	umulh	x10, x9, x22
  409118:	mul	x11, x22, x9
  40911c:	cmp	xzr, x10
  409120:	cset	w10, ne  // ne = any
  409124:	csinv	x11, x11, xzr, eq  // eq = none
  409128:	b	409188 <ferror@plt+0x7188>
  40912c:	umulh	x10, x9, x22
  409130:	mul	x11, x22, x9
  409134:	cmp	xzr, x10
  409138:	csinv	x11, x11, xzr, eq  // eq = none
  40913c:	umulh	x12, x9, x11
  409140:	cset	w10, ne  // ne = any
  409144:	cmp	xzr, x12
  409148:	mul	x11, x11, x9
  40914c:	cset	w12, ne  // ne = any
  409150:	csinv	x11, x11, xzr, eq  // eq = none
  409154:	orr	w10, w10, w12
  409158:	umulh	x12, x9, x11
  40915c:	cmp	xzr, x12
  409160:	mul	x11, x11, x9
  409164:	cset	w12, ne  // ne = any
  409168:	csinv	x11, x11, xzr, eq  // eq = none
  40916c:	orr	w10, w10, w12
  409170:	umulh	x12, x9, x11
  409174:	cmp	xzr, x12
  409178:	mul	x11, x11, x9
  40917c:	cset	w12, ne  // ne = any
  409180:	csinv	x11, x11, xzr, eq  // eq = none
  409184:	orr	w10, w10, w12
  409188:	umulh	x12, x9, x11
  40918c:	cmp	xzr, x12
  409190:	mul	x11, x11, x9
  409194:	cset	w12, ne  // ne = any
  409198:	csinv	x11, x11, xzr, eq  // eq = none
  40919c:	orr	w10, w10, w12
  4091a0:	umulh	x12, x9, x11
  4091a4:	cmp	xzr, x12
  4091a8:	mul	x11, x11, x9
  4091ac:	cset	w12, ne  // ne = any
  4091b0:	csinv	x11, x11, xzr, eq  // eq = none
  4091b4:	orr	w10, w10, w12
  4091b8:	umulh	x12, x9, x11
  4091bc:	cmp	xzr, x12
  4091c0:	mul	x11, x11, x9
  4091c4:	cset	w12, ne  // ne = any
  4091c8:	csinv	x11, x11, xzr, eq  // eq = none
  4091cc:	orr	w10, w10, w12
  4091d0:	umulh	x12, x9, x11
  4091d4:	cmp	xzr, x12
  4091d8:	mul	x9, x11, x9
  4091dc:	cset	w11, ne  // ne = any
  4091e0:	csinv	x22, x9, xzr, eq  // eq = none
  4091e4:	orr	w10, w10, w11
  4091e8:	b	4091fc <ferror@plt+0x71fc>
  4091ec:	cmp	xzr, x22, lsr #55
  4091f0:	lsl	x9, x22, #9
  4091f4:	cset	w10, ne  // ne = any
  4091f8:	csinv	x22, x9, xzr, eq  // eq = none
  4091fc:	add	x9, x25, x8
  409200:	str	x9, [x21]
  409204:	ldrb	w8, [x25, x8]
  409208:	and	w9, w10, #0x1
  40920c:	orr	w9, w20, w9
  409210:	orr	w10, w9, #0x2
  409214:	cmp	w8, #0x0
  409218:	csel	w20, w9, w10, eq  // eq = none
  40921c:	str	x22, [x19]
  409220:	mov	w0, w20
  409224:	ldp	x20, x19, [sp, #64]
  409228:	ldp	x22, x21, [sp, #48]
  40922c:	ldp	x24, x23, [sp, #32]
  409230:	ldr	x25, [sp, #16]
  409234:	ldp	x29, x30, [sp], #80
  409238:	ret
  40923c:	cmn	x22, x22
  409240:	lsl	x9, x22, #1
  409244:	cset	w10, cs  // cs = hs, nlast
  409248:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40924c:	b	4091fc <ferror@plt+0x71fc>
  409250:	adrp	x0, 40c000 <ferror@plt+0xa000>
  409254:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409258:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40925c:	add	x0, x0, #0x18f
  409260:	add	x1, x1, #0x1b5
  409264:	add	x3, x3, #0x1c1
  409268:	mov	w2, #0x54                  	// #84
  40926c:	bl	401fa0 <__assert_fail@plt>
  409270:	sub	sp, sp, #0x100
  409274:	stp	x29, x30, [sp, #208]
  409278:	add	x29, sp, #0xd0
  40927c:	mov	x8, #0xffffffffffffffd0    	// #-48
  409280:	mov	x9, sp
  409284:	sub	x10, x29, #0x50
  409288:	stp	x20, x19, [sp, #240]
  40928c:	mov	w19, w0
  409290:	movk	x8, #0xff80, lsl #32
  409294:	add	x11, x29, #0x30
  409298:	cmp	w1, #0xb
  40929c:	add	x9, x9, #0x80
  4092a0:	add	x10, x10, #0x30
  4092a4:	stp	x22, x21, [sp, #224]
  4092a8:	stp	x2, x3, [x29, #-80]
  4092ac:	stp	x4, x5, [x29, #-64]
  4092b0:	stp	x6, x7, [x29, #-48]
  4092b4:	stp	q1, q2, [sp, #16]
  4092b8:	stp	q3, q4, [sp, #48]
  4092bc:	str	q0, [sp]
  4092c0:	stp	q5, q6, [sp, #80]
  4092c4:	str	q7, [sp, #112]
  4092c8:	stp	x9, x8, [x29, #-16]
  4092cc:	stp	x11, x10, [x29, #-32]
  4092d0:	b.hi	40931c <ferror@plt+0x731c>  // b.pmore
  4092d4:	mov	w8, #0x1                   	// #1
  4092d8:	lsl	w8, w8, w1
  4092dc:	mov	w9, #0x514                 	// #1300
  4092e0:	tst	w8, w9
  4092e4:	b.ne	409354 <ferror@plt+0x7354>  // b.any
  4092e8:	mov	w9, #0xa0a                 	// #2570
  4092ec:	tst	w8, w9
  4092f0:	b.ne	409348 <ferror@plt+0x7348>  // b.any
  4092f4:	cbnz	w1, 40931c <ferror@plt+0x731c>
  4092f8:	ldursw	x8, [x29, #-8]
  4092fc:	tbz	w8, #31, 4093fc <ferror@plt+0x73fc>
  409300:	add	w9, w8, #0x8
  409304:	cmn	w8, #0x8
  409308:	stur	w9, [x29, #-8]
  40930c:	b.gt	4093fc <ferror@plt+0x73fc>
  409310:	ldur	x9, [x29, #-24]
  409314:	add	x8, x9, x8
  409318:	b	409408 <ferror@plt+0x7408>
  40931c:	sub	w8, w1, #0x400
  409320:	cmp	w8, #0xa
  409324:	b.hi	4093d8 <ferror@plt+0x73d8>  // b.pmore
  409328:	mov	w9, #0x1                   	// #1
  40932c:	lsl	w9, w9, w8
  409330:	mov	w10, #0x285                 	// #645
  409334:	tst	w9, w10
  409338:	b.ne	409354 <ferror@plt+0x7354>  // b.any
  40933c:	mov	w10, #0x502                 	// #1282
  409340:	tst	w9, w10
  409344:	b.eq	4093ac <ferror@plt+0x73ac>  // b.none
  409348:	mov	w0, w19
  40934c:	bl	401ea0 <fcntl@plt>
  409350:	b	409390 <ferror@plt+0x7390>
  409354:	ldursw	x8, [x29, #-8]
  409358:	tbz	w8, #31, 409378 <ferror@plt+0x7378>
  40935c:	add	w9, w8, #0x8
  409360:	cmn	w8, #0x8
  409364:	stur	w9, [x29, #-8]
  409368:	b.gt	409378 <ferror@plt+0x7378>
  40936c:	ldur	x9, [x29, #-24]
  409370:	add	x8, x9, x8
  409374:	b	409384 <ferror@plt+0x7384>
  409378:	ldur	x8, [x29, #-32]
  40937c:	add	x9, x8, #0x8
  409380:	stur	x9, [x29, #-32]
  409384:	ldr	w2, [x8]
  409388:	mov	w0, w19
  40938c:	bl	401ea0 <fcntl@plt>
  409390:	mov	w20, w0
  409394:	mov	w0, w20
  409398:	ldp	x20, x19, [sp, #240]
  40939c:	ldp	x22, x21, [sp, #224]
  4093a0:	ldp	x29, x30, [sp, #208]
  4093a4:	add	sp, sp, #0x100
  4093a8:	ret
  4093ac:	cmp	w8, #0x6
  4093b0:	b.ne	4093d8 <ferror@plt+0x73d8>  // b.any
  4093b4:	ldursw	x8, [x29, #-8]
  4093b8:	tbz	w8, #31, 409418 <ferror@plt+0x7418>
  4093bc:	add	w9, w8, #0x8
  4093c0:	cmn	w8, #0x8
  4093c4:	stur	w9, [x29, #-8]
  4093c8:	b.gt	409418 <ferror@plt+0x7418>
  4093cc:	ldur	x9, [x29, #-24]
  4093d0:	add	x8, x9, x8
  4093d4:	b	409424 <ferror@plt+0x7424>
  4093d8:	ldursw	x8, [x29, #-8]
  4093dc:	tbz	w8, #31, 409484 <ferror@plt+0x7484>
  4093e0:	add	w9, w8, #0x8
  4093e4:	cmn	w8, #0x8
  4093e8:	stur	w9, [x29, #-8]
  4093ec:	b.gt	409484 <ferror@plt+0x7484>
  4093f0:	ldur	x9, [x29, #-24]
  4093f4:	add	x8, x9, x8
  4093f8:	b	409490 <ferror@plt+0x7490>
  4093fc:	ldur	x8, [x29, #-32]
  409400:	add	x9, x8, #0x8
  409404:	stur	x9, [x29, #-32]
  409408:	ldr	w2, [x8]
  40940c:	mov	w0, w19
  409410:	mov	w1, wzr
  409414:	b	40938c <ferror@plt+0x738c>
  409418:	ldur	x8, [x29, #-32]
  40941c:	add	x9, x8, #0x8
  409420:	stur	x9, [x29, #-32]
  409424:	adrp	x22, 41d000 <ferror@plt+0x1b000>
  409428:	ldr	w9, [x22, #1544]
  40942c:	ldr	w21, [x8]
  409430:	tbnz	w9, #31, 4094ac <ferror@plt+0x74ac>
  409434:	mov	w1, #0x406                 	// #1030
  409438:	mov	w0, w19
  40943c:	mov	w2, w21
  409440:	bl	401ea0 <fcntl@plt>
  409444:	mov	w20, w0
  409448:	tbz	w0, #31, 4094a0 <ferror@plt+0x74a0>
  40944c:	bl	401fb0 <__errno_location@plt>
  409450:	ldr	w8, [x0]
  409454:	cmp	w8, #0x16
  409458:	b.ne	4094a0 <ferror@plt+0x74a0>  // b.any
  40945c:	mov	w0, w19
  409460:	mov	w1, wzr
  409464:	mov	w2, w21
  409468:	bl	401ea0 <fcntl@plt>
  40946c:	mov	w20, w0
  409470:	tbnz	w0, #31, 409394 <ferror@plt+0x7394>
  409474:	mov	w8, #0xffffffff            	// #-1
  409478:	str	w8, [x22, #1544]
  40947c:	mov	w8, #0x1                   	// #1
  409480:	b	4094cc <ferror@plt+0x74cc>
  409484:	ldur	x8, [x29, #-32]
  409488:	add	x9, x8, #0x8
  40948c:	stur	x9, [x29, #-32]
  409490:	ldr	x2, [x8]
  409494:	mov	w0, w19
  409498:	bl	401ea0 <fcntl@plt>
  40949c:	b	409390 <ferror@plt+0x7390>
  4094a0:	mov	w8, #0x1                   	// #1
  4094a4:	str	w8, [x22, #1544]
  4094a8:	b	409394 <ferror@plt+0x7394>
  4094ac:	mov	w0, w19
  4094b0:	mov	w1, wzr
  4094b4:	mov	w2, w21
  4094b8:	bl	401ea0 <fcntl@plt>
  4094bc:	ldr	w8, [x22, #1544]
  4094c0:	mov	w20, w0
  4094c4:	cmn	w8, #0x1
  4094c8:	cset	w8, eq  // eq = none
  4094cc:	cbz	w8, 409394 <ferror@plt+0x7394>
  4094d0:	tbnz	w20, #31, 409394 <ferror@plt+0x7394>
  4094d4:	mov	w1, #0x1                   	// #1
  4094d8:	mov	w0, w20
  4094dc:	bl	401ea0 <fcntl@plt>
  4094e0:	tbnz	w0, #31, 4094fc <ferror@plt+0x74fc>
  4094e4:	orr	w2, w0, #0x1
  4094e8:	mov	w1, #0x2                   	// #2
  4094ec:	mov	w0, w20
  4094f0:	bl	401ea0 <fcntl@plt>
  4094f4:	cmn	w0, #0x1
  4094f8:	b.ne	409394 <ferror@plt+0x7394>  // b.any
  4094fc:	bl	401fb0 <__errno_location@plt>
  409500:	ldr	w21, [x0]
  409504:	mov	x19, x0
  409508:	mov	w0, w20
  40950c:	bl	401d70 <close@plt>
  409510:	str	w21, [x19]
  409514:	mov	w20, #0xffffffff            	// #-1
  409518:	b	409394 <ferror@plt+0x7394>
  40951c:	stp	x29, x30, [sp, #-32]!
  409520:	str	x19, [sp, #16]
  409524:	mov	x19, x0
  409528:	mov	x29, sp
  40952c:	cbz	x0, 409554 <ferror@plt+0x7554>
  409530:	mov	x0, x19
  409534:	bl	401f50 <__freading@plt>
  409538:	cbz	w0, 409554 <ferror@plt+0x7554>
  40953c:	ldrb	w8, [x19, #1]
  409540:	tbz	w8, #0, 409554 <ferror@plt+0x7554>
  409544:	mov	w2, #0x1                   	// #1
  409548:	mov	x0, x19
  40954c:	mov	x1, xzr
  409550:	bl	4095a4 <ferror@plt+0x75a4>
  409554:	mov	x0, x19
  409558:	ldr	x19, [sp, #16]
  40955c:	ldp	x29, x30, [sp], #32
  409560:	b	401eb0 <fflush@plt>
  409564:	ldp	x9, x8, [x0, #32]
  409568:	cmp	x8, x9
  40956c:	b.ls	409578 <ferror@plt+0x7578>  // b.plast
  409570:	mov	x0, xzr
  409574:	ret
  409578:	ldp	x9, x8, [x0, #8]
  40957c:	ldrb	w10, [x0, #1]
  409580:	sub	x8, x8, x9
  409584:	tbnz	w10, #0, 409590 <ferror@plt+0x7590>
  409588:	add	x0, x8, xzr
  40958c:	ret
  409590:	ldr	x9, [x0, #88]
  409594:	ldr	x10, [x0, #72]
  409598:	sub	x9, x9, x10
  40959c:	add	x0, x8, x9
  4095a0:	ret
  4095a4:	stp	x29, x30, [sp, #-48]!
  4095a8:	str	x21, [sp, #16]
  4095ac:	stp	x20, x19, [sp, #32]
  4095b0:	ldp	x9, x8, [x0, #8]
  4095b4:	mov	w20, w2
  4095b8:	mov	x19, x0
  4095bc:	mov	x21, x1
  4095c0:	cmp	x8, x9
  4095c4:	mov	x29, sp
  4095c8:	b.ne	4095e0 <ferror@plt+0x75e0>  // b.any
  4095cc:	ldp	x9, x8, [x19, #32]
  4095d0:	cmp	x8, x9
  4095d4:	b.ne	4095e0 <ferror@plt+0x75e0>  // b.any
  4095d8:	ldr	x8, [x19, #72]
  4095dc:	cbz	x8, 4095fc <ferror@plt+0x75fc>
  4095e0:	mov	x0, x19
  4095e4:	mov	x1, x21
  4095e8:	mov	w2, w20
  4095ec:	ldp	x20, x19, [sp, #32]
  4095f0:	ldr	x21, [sp, #16]
  4095f4:	ldp	x29, x30, [sp], #48
  4095f8:	b	401e50 <fseeko@plt>
  4095fc:	mov	x0, x19
  409600:	bl	401c20 <fileno@plt>
  409604:	mov	x1, x21
  409608:	mov	w2, w20
  40960c:	bl	401bf0 <lseek@plt>
  409610:	cmn	x0, #0x1
  409614:	b.eq	409630 <ferror@plt+0x7630>  // b.none
  409618:	ldr	w9, [x19]
  40961c:	mov	x8, x0
  409620:	mov	w0, wzr
  409624:	str	x8, [x19, #144]
  409628:	and	w9, w9, #0xffffffef
  40962c:	str	w9, [x19]
  409630:	ldp	x20, x19, [sp, #32]
  409634:	ldr	x21, [sp, #16]
  409638:	ldp	x29, x30, [sp], #48
  40963c:	ret
  409640:	sub	sp, sp, #0x40
  409644:	stp	x29, x30, [sp, #16]
  409648:	add	x29, sp, #0x10
  40964c:	cmp	x0, #0x0
  409650:	sub	x8, x29, #0x4
  409654:	stp	x20, x19, [sp, #48]
  409658:	csel	x20, x8, x0, eq  // eq = none
  40965c:	mov	x0, x20
  409660:	stp	x22, x21, [sp, #32]
  409664:	mov	x22, x2
  409668:	mov	x19, x1
  40966c:	bl	401af0 <mbrtowc@plt>
  409670:	mov	x21, x0
  409674:	cbz	x22, 409698 <ferror@plt+0x7698>
  409678:	cmn	x21, #0x2
  40967c:	b.cc	409698 <ferror@plt+0x7698>  // b.lo, b.ul, b.last
  409680:	mov	w0, wzr
  409684:	bl	40972c <ferror@plt+0x772c>
  409688:	tbnz	w0, #0, 409698 <ferror@plt+0x7698>
  40968c:	ldrb	w8, [x19]
  409690:	mov	w21, #0x1                   	// #1
  409694:	str	w8, [x20]
  409698:	mov	x0, x21
  40969c:	ldp	x20, x19, [sp, #48]
  4096a0:	ldp	x22, x21, [sp, #32]
  4096a4:	ldp	x29, x30, [sp, #16]
  4096a8:	add	sp, sp, #0x40
  4096ac:	ret
  4096b0:	stp	x29, x30, [sp, #-48]!
  4096b4:	str	x21, [sp, #16]
  4096b8:	stp	x20, x19, [sp, #32]
  4096bc:	mov	x29, sp
  4096c0:	mov	x20, x0
  4096c4:	bl	401c00 <__fpending@plt>
  4096c8:	mov	x19, x0
  4096cc:	mov	x0, x20
  4096d0:	bl	402000 <ferror@plt>
  4096d4:	mov	w21, w0
  4096d8:	mov	x0, x20
  4096dc:	bl	401c40 <fclose@plt>
  4096e0:	mov	w8, w0
  4096e4:	cbz	w21, 4096fc <ferror@plt+0x76fc>
  4096e8:	cbnz	w8, 4096f4 <ferror@plt+0x76f4>
  4096ec:	bl	401fb0 <__errno_location@plt>
  4096f0:	str	wzr, [x0]
  4096f4:	mov	w0, #0xffffffff            	// #-1
  4096f8:	b	40971c <ferror@plt+0x771c>
  4096fc:	cmp	w8, #0x0
  409700:	csetm	w0, ne  // ne = any
  409704:	cbnz	x19, 40971c <ferror@plt+0x771c>
  409708:	cbz	w8, 40971c <ferror@plt+0x771c>
  40970c:	bl	401fb0 <__errno_location@plt>
  409710:	ldr	w8, [x0]
  409714:	cmp	w8, #0x9
  409718:	csetm	w0, ne  // ne = any
  40971c:	ldp	x20, x19, [sp, #32]
  409720:	ldr	x21, [sp, #16]
  409724:	ldp	x29, x30, [sp], #48
  409728:	ret
  40972c:	stp	x29, x30, [sp, #-32]!
  409730:	mov	x1, xzr
  409734:	str	x19, [sp, #16]
  409738:	mov	x29, sp
  40973c:	bl	401ff0 <setlocale@plt>
  409740:	cbz	x0, 40976c <ferror@plt+0x776c>
  409744:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409748:	add	x1, x1, #0x212
  40974c:	mov	x19, x0
  409750:	bl	401e20 <strcmp@plt>
  409754:	cbz	w0, 409774 <ferror@plt+0x7774>
  409758:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40975c:	add	x1, x1, #0x214
  409760:	mov	x0, x19
  409764:	bl	401e20 <strcmp@plt>
  409768:	cbz	w0, 409774 <ferror@plt+0x7774>
  40976c:	mov	w0, #0x1                   	// #1
  409770:	b	409778 <ferror@plt+0x7778>
  409774:	mov	w0, wzr
  409778:	ldr	x19, [sp, #16]
  40977c:	ldp	x29, x30, [sp], #32
  409780:	ret
  409784:	stp	x29, x30, [sp, #-16]!
  409788:	mov	w0, #0xe                   	// #14
  40978c:	mov	x29, sp
  409790:	bl	401c60 <nl_langinfo@plt>
  409794:	adrp	x8, 40a000 <ferror@plt+0x8000>
  409798:	add	x8, x8, #0xaef
  40979c:	cmp	x0, #0x0
  4097a0:	csel	x8, x8, x0, eq  // eq = none
  4097a4:	ldrb	w9, [x8]
  4097a8:	adrp	x10, 40c000 <ferror@plt+0xa000>
  4097ac:	add	x10, x10, #0x21a
  4097b0:	cmp	w9, #0x0
  4097b4:	csel	x0, x10, x8, eq  // eq = none
  4097b8:	ldp	x29, x30, [sp], #16
  4097bc:	ret
  4097c0:	stp	x29, x30, [sp, #-16]!
  4097c4:	cmn	x0, #0x21
  4097c8:	mov	x29, sp
  4097cc:	b.hi	4097fc <ferror@plt+0x77fc>  // b.pmore
  4097d0:	add	x0, x0, #0x20
  4097d4:	bl	401c70 <malloc@plt>
  4097d8:	cbz	x0, 4097f4 <ferror@plt+0x77f4>
  4097dc:	add	x9, x0, #0x10
  4097e0:	and	x9, x9, #0xffffffffffffffe0
  4097e4:	mov	x8, x0
  4097e8:	orr	x0, x9, #0x10
  4097ec:	sub	w8, w0, w8
  4097f0:	sturb	w8, [x0, #-1]
  4097f4:	ldp	x29, x30, [sp], #16
  4097f8:	ret
  4097fc:	mov	x0, xzr
  409800:	ldp	x29, x30, [sp], #16
  409804:	ret
  409808:	stp	x29, x30, [sp, #-16]!
  40980c:	tst	x0, #0xf
  409810:	mov	x29, sp
  409814:	b.ne	409834 <ferror@plt+0x7834>  // b.any
  409818:	tbnz	w0, #4, 409824 <ferror@plt+0x7824>
  40981c:	ldp	x29, x30, [sp], #16
  409820:	ret
  409824:	ldurb	w8, [x0, #-1]
  409828:	sub	x0, x0, x8
  40982c:	ldp	x29, x30, [sp], #16
  409830:	b	401e60 <free@plt>
  409834:	bl	401dd0 <abort@plt>
  409838:	stp	x29, x30, [sp, #-32]!
  40983c:	str	x19, [sp, #16]
  409840:	mov	x29, sp
  409844:	mov	w19, w0
  409848:	bl	401c80 <wcwidth@plt>
  40984c:	tbz	w0, #31, 409860 <ferror@plt+0x7860>
  409850:	mov	w0, w19
  409854:	bl	401bd0 <iswcntrl@plt>
  409858:	cmp	w0, #0x0
  40985c:	cset	w0, eq  // eq = none
  409860:	ldr	x19, [sp, #16]
  409864:	ldp	x29, x30, [sp], #32
  409868:	ret
  40986c:	stp	x29, x30, [sp, #-48]!
  409870:	str	x21, [sp, #16]
  409874:	stp	x20, x19, [sp, #32]
  409878:	mov	x8, x1
  40987c:	mov	x19, x1
  409880:	ldr	x1, [x8], #24
  409884:	mov	x20, x0
  409888:	mov	x29, sp
  40988c:	cmp	x1, x8
  409890:	b.ne	4098a8 <ferror@plt+0x78a8>  // b.any
  409894:	ldr	x2, [x19, #8]
  409898:	add	x21, x20, #0x18
  40989c:	mov	x0, x21
  4098a0:	bl	401b00 <memcpy@plt>
  4098a4:	mov	x1, x21
  4098a8:	str	x1, [x20]
  4098ac:	ldr	x8, [x19, #8]
  4098b0:	str	x8, [x20, #8]
  4098b4:	ldrb	w8, [x19, #16]
  4098b8:	strb	w8, [x20, #16]
  4098bc:	cbz	w8, 4098c8 <ferror@plt+0x78c8>
  4098c0:	ldr	w8, [x19, #20]
  4098c4:	str	w8, [x20, #20]
  4098c8:	ldp	x20, x19, [sp, #32]
  4098cc:	ldr	x21, [sp, #16]
  4098d0:	ldp	x29, x30, [sp], #48
  4098d4:	ret
  4098d8:	lsr	w8, w0, #3
  4098dc:	adrp	x9, 40c000 <ferror@plt+0xa000>
  4098e0:	and	x8, x8, #0x1c
  4098e4:	add	x9, x9, #0x220
  4098e8:	ldr	w8, [x9, x8]
  4098ec:	lsr	w8, w8, w0
  4098f0:	and	w0, w8, #0x1
  4098f4:	ret
  4098f8:	sub	sp, sp, #0x60
  4098fc:	stp	x29, x30, [sp, #64]
  409900:	str	x19, [sp, #80]
  409904:	add	x29, sp, #0x40
  409908:	mov	x19, x0
  40990c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  409910:	cmp	x0, #0x2
  409914:	b.cc	409988 <ferror@plt+0x7988>  // b.lo, b.ul, b.last
  409918:	mov	x0, sp
  40991c:	str	x19, [sp, #16]
  409920:	strb	wzr, [sp]
  409924:	stur	xzr, [sp, #4]
  409928:	strb	wzr, [sp, #12]
  40992c:	bl	40687c <ferror@plt+0x487c>
  409930:	ldrb	w8, [sp, #32]
  409934:	cbz	w8, 409944 <ferror@plt+0x7944>
  409938:	ldr	w8, [sp, #36]
  40993c:	mov	x19, xzr
  409940:	cbz	w8, 409974 <ferror@plt+0x7974>
  409944:	mov	x19, xzr
  409948:	ldp	x9, x8, [sp, #16]
  40994c:	mov	x0, sp
  409950:	add	x19, x19, #0x1
  409954:	strb	wzr, [sp, #12]
  409958:	add	x8, x9, x8
  40995c:	str	x8, [sp, #16]
  409960:	bl	40687c <ferror@plt+0x487c>
  409964:	ldrb	w9, [sp, #32]
  409968:	ldr	w8, [sp, #36]
  40996c:	cbz	w9, 409948 <ferror@plt+0x7948>
  409970:	cbnz	w8, 409948 <ferror@plt+0x7948>
  409974:	mov	x0, x19
  409978:	ldr	x19, [sp, #80]
  40997c:	ldp	x29, x30, [sp, #64]
  409980:	add	sp, sp, #0x60
  409984:	ret
  409988:	mov	x0, x19
  40998c:	ldr	x19, [sp, #80]
  409990:	ldp	x29, x30, [sp, #64]
  409994:	add	sp, sp, #0x60
  409998:	b	401b30 <strlen@plt>
  40999c:	mov	w2, #0x3                   	// #3
  4099a0:	mov	w1, wzr
  4099a4:	b	409270 <ferror@plt+0x7270>
  4099a8:	stp	x29, x30, [sp, #-64]!
  4099ac:	mov	x29, sp
  4099b0:	stp	x19, x20, [sp, #16]
  4099b4:	adrp	x20, 41c000 <ferror@plt+0x1a000>
  4099b8:	add	x20, x20, #0xdf0
  4099bc:	stp	x21, x22, [sp, #32]
  4099c0:	adrp	x21, 41c000 <ferror@plt+0x1a000>
  4099c4:	add	x21, x21, #0xde8
  4099c8:	sub	x20, x20, x21
  4099cc:	mov	w22, w0
  4099d0:	stp	x23, x24, [sp, #48]
  4099d4:	mov	x23, x1
  4099d8:	mov	x24, x2
  4099dc:	bl	401ab8 <mbrtowc@plt-0x38>
  4099e0:	cmp	xzr, x20, asr #3
  4099e4:	b.eq	409a10 <ferror@plt+0x7a10>  // b.none
  4099e8:	asr	x20, x20, #3
  4099ec:	mov	x19, #0x0                   	// #0
  4099f0:	ldr	x3, [x21, x19, lsl #3]
  4099f4:	mov	x2, x24
  4099f8:	add	x19, x19, #0x1
  4099fc:	mov	x1, x23
  409a00:	mov	w0, w22
  409a04:	blr	x3
  409a08:	cmp	x20, x19
  409a0c:	b.ne	4099f0 <ferror@plt+0x79f0>  // b.any
  409a10:	ldp	x19, x20, [sp, #16]
  409a14:	ldp	x21, x22, [sp, #32]
  409a18:	ldp	x23, x24, [sp, #48]
  409a1c:	ldp	x29, x30, [sp], #64
  409a20:	ret
  409a24:	nop
  409a28:	ret
  409a2c:	nop
  409a30:	adrp	x2, 41d000 <ferror@plt+0x1b000>
  409a34:	mov	x1, #0x0                   	// #0
  409a38:	ldr	x2, [x2, #664]
  409a3c:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409a40 <.fini>:
  409a40:	stp	x29, x30, [sp, #-16]!
  409a44:	mov	x29, sp
  409a48:	ldp	x29, x30, [sp], #16
  409a4c:	ret
