$date
	Sun Oct 23 07:47:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#869888
b110 !
1"
#869890
b110 &
b110 %
1$
#869891
0"
#869894
b11 &
b11 %
#869898
b1010 &
b1010 %
#869902
b101 &
b101 %
#869906
b10000 &
b10000 %
#869910
b1000 &
b1000 %
#869914
b100 &
b100 %
#869918
b10 &
b10 %
#869922
b1 &
b1 %
1#
#869926
b0 &
0#
b0 %
0$
#1843345
b100 !
1"
#1843346
b100 &
b100 %
1$
#1843347
0"
#1843350
b10 &
b10 %
#1843354
b1 &
b1 %
1#
#1843358
b0 &
0#
b0 %
0$
#2789107
b1 !
1"
#2789110
b1 &
b1 %
1$
#2789111
0"
#2789114
1#
#2789118
b0 &
0#
b0 %
0$
#4500012
