#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jan 21 11:50:21 2019
# Process ID: 4812
# Log file: C:/Users/ja/Desktop/work/FPGA/projekty/ALU/planAhead_run_1/planAhead.log
# Journal file: C:/Users/ja/Desktop/work/FPGA/projekty/ALU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/ja/Desktop/work/FPGA/projekty/ALU/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin A8 [get_ports {CPUin[0]}]
set_property package_pin F7 [get_ports {CPUin[1]}]
set_property package_pin G8 [get_ports {CPUin[6]}]
set_property package_pin C8 [get_ports {CPUin[2]}]
set_property package_pin A7 [get_ports {CPUin[3]}]
set_property package_pin F8 [get_ports {CPUin[7]}]
set_property package_pin D8 [get_ports {CPUin[4]}]
set_property package_pin A6 [get_ports {CPUin[5]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {CPUout[6]}]
set_property package_pin A14 [get_ports {CPUout[7]}]
set_property package_pin F15 [get_ports {CPUout[1]}]
set_property package_pin E14 [get_ports {CPUout[2]}]
set_property package_pin C14 [get_ports {CPUout[0]}]
set_property package_pin C15 [get_ports {CPUout[3]}]
set_property package_pin H15 [get_ports {CPUout[4]}]
set_property package_pin D14 [get_ports {CPUout[5]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {CPUram_a[0]}]
set_property package_pin G12 [get_ports {CPUram_a[1]}]
set_property package_pin E12 [get_ports {CPUram_a[2]}]
set_property package_pin C12 [get_ports {CPUram_a[3]}]
set_property package_pin H12 [get_ports {CPUram_a[5]}]
set_property package_pin H11 [get_ports {CPUram_a[6]}]
set_property package_pin B12 [get_ports {CPUram_a[4]}]
set_property package_pin B11 [get_ports {CPUram_a[7]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {CPUram_we[0]}]
set_property package_pin A16 [get_ports {CPUram_we[2]}]
set_property package_pin A18 [get_ports {CPUram_we[3]}]
set_property package_pin A17 [get_ports {CPUram_we[4]}]
set_property package_pin E16 [get_ports {CPUram_we[1]}]
set_property package_pin F16 [get_ports {CPUram_we[5]}]
set_property package_pin C16 [get_ports {CPUram_we[6]}]
set_property package_pin A19 [get_ports {CPUram_we[7]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {CPUram_wy[7]}]
set_property package_pin A4 [get_ports {CPUram_wy[1]}]
set_property package_pin B8 [get_ports {CPUram_wy[2]}]
set_property package_pin B9 [get_ports {CPUram_wy[0]}]
set_property package_pin C7 [get_ports {CPUram_wy[3]}]
set_property package_pin C6 [get_ports {CPUram_wy[5]}]
set_property package_pin E9 [get_ports {CPUram_wy[6]}]
set_property package_pin A5 [get_ports {CPUram_wy[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {CPUrom_db[5]}]
set_property package_pin A9 [get_ports {CPUrom_db[6]}]
set_property package_pin J11 [get_ports {CPUrom_db[7]}]
set_property package_pin D11 [get_ports {CPUrom_db[0]}]
set_property package_pin C11 [get_ports {CPUrom_db[1]}]
set_property package_pin E11 [get_ports {CPUrom_db[2]}]
set_property package_pin A13 [get_ports {CPUrom_db[3]}]
set_property package_pin F10 [get_ports {CPUrom_db[4]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {CPUrom_a[3]}]
set_property package_pin A10 [get_ports {CPUrom_a[1]}]
set_property package_pin C19 [get_ports {CPUrom_a[15]}]
set_property package_pin A20 [get_ports {CPUrom_a[14]}]
set_property package_pin H14 [get_ports {CPUrom_a[12]}]
set_property package_pin F13 [get_ports {CPUrom_a[10]}]
set_property package_pin B13 [get_ports {CPUrom_a[8]}]
set_property package_pin C18 [get_ports {CPUrom_a[6]}]
set_property package_pin B15 [get_ports {CPUrom_a[4]}]
set_property package_pin A21 [get_ports {CPUrom_a[2]}]
set_property package_pin A15 [get_ports {CPUrom_a[0]}]
set_property package_pin H13 [get_ports {CPUrom_a[13]}]
set_property package_pin G13 [get_ports {CPUrom_a[11]}]
set_property package_pin H10 [get_ports {CPUrom_a[9]}]
set_property package_pin D10 [get_ports {CPUrom_a[7]}]
set_property package_pin J13 [get_ports {CPUrom_a[5]}]
endgroup
startgroup
set_property package_pin J8 [get_ports {CPUrom_db[5]}]
set_property package_pin K8 [get_ports {CPUrom_db[6]}]
set_property package_pin J5 [get_ports {CPUrom_db[7]}]
set_property package_pin J3 [get_ports {CPUrom_db[0]}]
set_property package_pin J6 [get_ports {CPUrom_db[1]}]
set_property package_pin K3 [get_ports {CPUrom_db[2]}]
set_property package_pin J7 [get_ports {CPUrom_db[3]}]
set_property package_pin K6 [get_ports {CPUrom_db[4]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {CPUrom_ir[4]}]
set_property package_pin P2 [get_ports {CPUrom_ir[0]}]
set_property package_pin P1 [get_ports {CPUrom_ir[2]}]
set_property package_pin P3 [get_ports {CPUrom_ir[3]}]
set_property package_pin P7 [get_ports {CPUrom_ir[1]}]
endgroup
startgroup
set_property package_pin D3 [get_ports {CPUvga[6]}]
set_property package_pin D1 [get_ports {CPUvga[3]}]
set_property package_pin C2 [get_ports {CPUvga[4]}]
set_property package_pin E4 [get_ports {CPUvga[5]}]
set_property package_pin E3 [get_ports {CPUvga[7]}]
set_property package_pin E1 [get_ports {CPUvga[1]}]
set_property package_pin F4 [get_ports {CPUvga[2]}]
set_property package_pin D2 [get_ports {CPUvga[0]}]
endgroup
save_constraints
startgroup
set_property package_pin A20 [get_ports {CPUrom_a[14]}]
set_property package_pin A19 [get_ports {CPUram_we[7]}]
set_property package_pin H11 [get_ports {CPUram_a[6]}]
set_property package_pin G15 [get_ports {CPUout[6]}]
set_property package_pin D8 [get_ports {CPUin[4]}]
set_property package_pin C11 [get_ports {CPUram_we[1]}]
set_property package_pin D15 [get_ports {CPUram_wy[5]}]
set_property package_pin H9 [get_ports CPUram_clk]
set_property package_pin B4 [get_ports {CPUrom_db[3]}]
set_property package_pin F9 [get_ports {CPUrom_ir[1]}]
set_property package_pin A6 [get_ports {CPUin[5]}]
set_property package_pin B13 [get_ports {CPUrom_a[8]}]
set_property package_pin D7 [get_ports {CPUvga[1]}]
set_property package_pin C5 [get_ports {CPUvga[3]}]
set_property package_pin F12 [get_ports {CPUram_a[0]}]
set_property package_pin B12 [get_ports {CPUram_a[4]}]
set_property package_pin D18 [get_ports {CPUram_wy[6]}]
set_property package_pin D6 [get_ports CPUram_e]
set_property package_pin F11 [get_ports {CPUrom_db[4]}]
set_property package_pin E6 [get_ports {CPUrom_ir[3]}]
set_property package_pin C10 [get_ports {CPUvga[6]}]
set_property package_pin A21 [get_ports {CPUrom_a[2]}]
set_property package_pin E11 [get_ports {CPUvga[2]}]
set_property package_pin H8 [get_ports {CPUvga[4]}]
set_property package_pin C19 [get_ports {CPUrom_a[15]}]
set_property package_pin A9 [get_ports {CPUout[7]}]
set_property package_pin B11 [get_ports {CPUram_a[7]}]
set_property package_pin A5 [get_ports {CPUram_wy[4]}]
set_property package_pin C9 [get_ports {CPUrom_db[5]}]
set_property package_pin G14 [get_ports {CPUrom_a[3]}]
set_property package_pin F13 [get_ports {CPUrom_a[10]}]
set_property package_pin D13 [get_ports {CPUram_wy[0]}]
set_property package_pin G12 [get_ports {CPUram_a[1]}]
set_property package_pin D5 [get_ports {CPUvga[5]}]
set_property package_pin A8 [get_ports {CPUin[0]}]
set_property package_pin A12 [get_ports {CPUram_wy[7]}]
set_property package_pin E7 [get_ports {CPUvga[0]}]
set_property package_pin B17 [get_ports {CPUrom_ir[2]}]
set_property package_pin B3 [get_ports {CPUrom_db[6]}]
set_property package_pin B15 [get_ports {CPUrom_a[4]}]
set_property package_pin G13 [get_ports {CPUrom_a[11]}]
set_property package_pin A17 [get_ports {CPUram_we[4]}]
set_property package_pin G8 [get_ports {CPUin[6]}]
set_property package_pin E12 [get_ports {CPUram_a[2]}]
set_property package_pin C15 [get_ports {CPUout[3]}]
set_property package_pin B6 [get_ports {CPUvga[7]}]
set_property package_pin F7 [get_ports {CPUin[1]}]
set_property package_pin D16 [get_ports {CPUram_we[0]}]
set_property package_pin A4 [get_ports {CPUram_wy[1]}]
set_property package_pin A13 [get_ports CPUclk]
set_property package_pin A2 [get_ports {CPUrom_db[0]}]
set_property package_pin A15 [get_ports {CPUrom_a[0]}]
set_property package_pin J13 [get_ports {CPUrom_a[5]}]
set_property package_pin H14 [get_ports {CPUrom_a[12]}]
set_property package_pin F15 [get_ports {CPUout[1]}]
set_property package_pin F16 [get_ports {CPUram_we[5]}]
set_property package_pin C12 [get_ports {CPUram_a[3]}]
set_property package_pin H15 [get_ports {CPUout[4]}]
set_property package_pin C14 [get_ports {CPUout[0]}]
set_property package_pin C17 [get_ports {CPUin[2]}]
set_property package_pin A16 [get_ports {CPUram_we[2]}]
set_property package_pin E15 [get_ports {CPUram_wy[2]}]
set_property package_pin C13 [get_ports {CPUrom_db[1]}]
set_property package_pin A10 [get_ports {CPUrom_a[1]}]
set_property package_pin F10 [get_ports {CPUrom_db[7]}]
set_property package_pin J11 [get_ports {CPUrom_a[6]}]
set_property package_pin H13 [get_ports {CPUrom_a[13]}]
set_property package_pin C16 [get_ports {CPUram_we[6]}]
set_property package_pin E14 [get_ports {CPUout[2]}]
set_property package_pin D11 [get_ports {CPUram_a[5]}]
set_property package_pin F8 [get_ports {CPUin[7]}]
set_property package_pin D14 [get_ports {CPUout[5]}]
set_property package_pin D17 [get_ports {CPUin[3]}]
set_property package_pin A18 [get_ports {CPUram_we[3]}]
set_property package_pin B19 [get_ports CPUreset]
set_property package_pin C7 [get_ports {CPUram_wy[3]}]
set_property package_pin G9 [get_ports {CPUrom_db[2]}]
set_property package_pin A3 [get_ports {CPUrom_ir[4]}]
set_property package_pin G10 [get_ports {CPUrom_ir[0]}]
set_property package_pin D10 [get_ports {CPUrom_a[7]}]
endgroup
save_constraints
