

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Wed Apr 21 09:51:59 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cvtcolor_bgr2hsv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.092 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem = alloca i32"   --->   Operation 7 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 8 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%rows_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 9 'read' 'rows_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 10 'read' 'cols_bound_per_npc_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%last_blk_width_1 = read i4 @_ssdm_op_Read.ap_fifo.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 11 'read' 'last_blk_width_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%store_ln1038 = store i512, i512 %p_Val2_s" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 12 'store' 'store_ln1038' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%store_ln1038 = store i32, i32 %rem" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 13 'store' 'store_ln1038' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata1, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast1_cast_i_cast_cast_cast = sext i4 %last_blk_width_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 19 'sext' 'last_blk_width_cast1_cast_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%last_blk_width_cast1_cast_i_cast_cast_cast_cast = zext i5 %last_blk_width_cast1_cast_i_cast_cast_cast" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 20 'zext' 'last_blk_width_cast1_cast_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata1, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_413, void @empty_14, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.42ns)   --->   "%bound = mul i32 %cols_bound_per_npc_2, i32 %rows_2" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1036->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_2, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 24 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%sub2_i = sub i10, i10 %last_blk_width_cast1_cast_i_cast_cast_cast_cast" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 25 'sub' 'sub2_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln1057 = add i10 %last_blk_width_cast1_cast_i_cast_cast_cast_cast, i10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 26 'add' 'add_ln1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.65ns)   --->   "%br_ln1038 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 27 'br' 'br_ln1038' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 5.09>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i32, void %entry, i32 %j_2, void"   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i31, void %entry, i31 %add_ln1038, void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i31 %i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1027->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 30 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln1038 = icmp_slt  i32 %zext_ln1027, i32 %bound" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 31 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%add_ln1038 = add i31 %i, i31" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 32 'add' 'add_ln1038' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.exit, void %.split.i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 33 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem, void %store_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 34 'load' 'rem_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 35 'icmp' 'bLast' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_1, i4" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 36 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1038)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1044 = sext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 37 'sext' 'sext_ln1044' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i5 %sext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 38 'zext' 'zext_ln1044' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.40ns)   --->   "%ptr_width_minus = select i1 %bLast, i10 %sub2_i, i10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 39 'select' 'ptr_width_minus' <Predicate = (icmp_ln1038)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1045 = zext i10 %ptr_width_minus" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 40 'zext' 'zext_ln1045' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%icmp_ln1049 = icmp_slt  i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void, void %_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'br' 'br_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.01ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 43 'sub' 'rem_2' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln1058 = store i32 %rem_2, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 44 'store' 'store_ln1058' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 45 [1/1] (1.01ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1045" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1055->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 45 'add' 'rem_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln1056 = store i32 %rem_1, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 46 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 47 [1/1] (1.01ns)   --->   "%add_ln1061 = add i32 %j, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'add' 'add_ln1061' <Predicate = (icmp_ln1038)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.44ns)   --->   "%j_2 = select i1 %bLast, i32, i32 %add_ln1061" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'select' 'j_2' <Predicate = (icmp_ln1038)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln1032 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 49 'specpipeline' 'specpipeline_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1032 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln1032 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 51 'specloopname' 'specloopname_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i5 %sext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 52 'zext' 'zext_ln1044_1' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_load = load i512 %p_Val2_s, void %store_ln1038"   --->   Operation 53 'load' 'p_Val2_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%select_ln1057 = select i1 %bLast, i10 %add_ln1057, i10" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'select' 'select_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%zext_ln1057 = zext i10 %select_ln1057" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 55 'zext' 'zext_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1057 = sub i32 %zext_ln1057, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 56 'sub' 'sub_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.01ns)   --->   "%sub_ln1057_1 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 57 'sub' 'sub_ln1057_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.99ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1057_1, i32 %sub_ln1057"   --->   Operation 58 'icmp' 'icmp_ln674_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1057_1"   --->   Operation 59 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1057"   --->   Operation 60 'trunc' 'trunc_ln674_2' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_3 = partselect i512 @llvm.part.select.i512, i512 %p_Val2_load, i32, i32"   --->   Operation 61 'partselect' 'tmp_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.78ns)   --->   "%sub_ln674_4 = sub i10 %trunc_ln674_1, i10 %trunc_ln674_2"   --->   Operation 62 'sub' 'sub_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.78ns)   --->   "%sub_ln674_5 = sub i10, i10 %trunc_ln674_1"   --->   Operation 63 'sub' 'sub_ln674_5' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.78ns)   --->   "%sub_ln674_6 = sub i10 %trunc_ln674_2, i10 %trunc_ln674_1"   --->   Operation 64 'sub' 'sub_ln674_6' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i10 %sub_ln674_4, i10 %sub_ln674_6"   --->   Operation 65 'select' 'select_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i512 %tmp_3, i512 %p_Val2_load"   --->   Operation 66 'select' 'select_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i10 %sub_ln674_5, i10 %trunc_ln674_1"   --->   Operation 67 'select' 'select_ln674_5' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i10, i10 %select_ln674_3"   --->   Operation 68 'sub' 'sub_ln674_7' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i10 %select_ln674_5"   --->   Operation 69 'zext' 'zext_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.88ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i512 %select_ln674_4, i512 %zext_ln674_3"   --->   Operation 70 'lshr' 'lshr_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.88> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln1050 = icmp_eq  i32 %rem_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 71 'icmp' 'icmp_ln1050' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.01ns)   --->   "%sub_ln1051 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 72 'sub' 'sub_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1051 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 73 'trunc' 'trunc_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %sub_ln1051, i32, i32"   --->   Operation 74 'partselect' 'tmp' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.05ns)   --->   "%icmp_ln674 = icmp_ne  i23 %tmp, i23"   --->   Operation 75 'icmp' 'icmp_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1051"   --->   Operation 76 'trunc' 'trunc_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_1 = partselect i512 @llvm.part.select.i512, i512 %p_Val2_load, i32, i32"   --->   Operation 77 'partselect' 'tmp_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln674 = add i10, i10 %trunc_ln674"   --->   Operation 78 'add' 'add_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.78ns)   --->   "%sub_ln674 = sub i10, i10 %trunc_ln674"   --->   Operation 79 'sub' 'sub_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.78ns)   --->   "%sub_ln674_1 = sub i10, i10 %trunc_ln674"   --->   Operation 80 'sub' 'sub_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i10 %add_ln674, i10 %sub_ln674_1"   --->   Operation 81 'select' 'select_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i512 %tmp_1, i512 %p_Val2_load"   --->   Operation 82 'select' 'select_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i10 %sub_ln674, i10 %trunc_ln674"   --->   Operation 83 'select' 'select_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i10, i10 %select_ln674"   --->   Operation 84 'sub' 'sub_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i10 %select_ln674_2"   --->   Operation 85 'zext' 'zext_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.88ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i512 %select_ln674_1, i512 %zext_ln674"   --->   Operation 86 'lshr' 'lshr_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.88> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.83ns)   --->   "%val = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %ldata1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'val' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln1054 = add i6, i6 %zext_ln1044_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 88 'add' 'add_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1054 = sext i6 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 89 'sext' 'sext_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1054_1 = sext i6 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 90 'sext' 'sext_ln1054_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1054 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 91 'trunc' 'trunc_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i10 %trunc_ln1054, i10 %sext_ln1054_1"   --->   Operation 92 'sub' 'sub_ln674_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 93 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i10, i10 %sub_ln674_3"   --->   Operation 93 'add' 'add_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i10 %add_ln674_1"   --->   Operation 94 'zext' 'zext_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i512, i512 %zext_ln674_2"   --->   Operation 95 'lshr' 'lshr_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_2 = and i512 %val, i512 %lshr_ln674_2"   --->   Operation 96 'and' 'p_Result_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Repl2_1 = trunc i512 %p_Result_2"   --->   Operation 97 'trunc' 'p_Repl2_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.99ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1054"   --->   Operation 98 'icmp' 'icmp_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 99 'trunc' 'trunc_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i6 %add_ln1054"   --->   Operation 100 'trunc' 'trunc_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.78ns)   --->   "%sub_ln414_1 = sub i5, i5 %trunc_ln414"   --->   Operation 101 'sub' 'sub_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i5 %trunc_ln414, i5 %trunc_ln414_1"   --->   Operation 102 'select' 'select_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i5 %sub_ln414_1, i5 %trunc_ln414"   --->   Operation 103 'select' 'select_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i5, i5 %select_ln414"   --->   Operation 104 'sub' 'sub_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i5 %select_ln414_2"   --->   Operation 105 'zext' 'zext_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.15ns) (out node of the LUT)   --->   "%shl_ln414 = shl i24 %p_Repl2_1, i24 %zext_ln414_1"   --->   Operation 106 'shl' 'shl_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.15> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.65ns)   --->   "%store_ln1056 = store i512 %val, i512 %p_Val2_s, void %store_ln1038, i512 %p_Val2_load" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 107 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln674_4 = zext i10 %sub_ln674_7"   --->   Operation 108 'zext' 'zext_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%lshr_ln674_4 = lshr i512, i512 %zext_ln674_4"   --->   Operation 109 'lshr' 'lshr_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_Result_4 = and i512 %lshr_ln674_3, i512 %lshr_ln674_4"   --->   Operation 110 'and' 'p_Result_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.86> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i512 %p_Result_4"   --->   Operation 111 'trunc' 'trunc_ln358' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i10 %sub_ln674_2"   --->   Operation 113 'zext' 'zext_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i512, i512 %zext_ln674_1"   --->   Operation 114 'lshr' 'lshr_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i512 %lshr_ln674, i512 %lshr_ln674_1"   --->   Operation 115 'and' 'p_Result_s' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Repl2_s = trunc i512 %p_Result_s"   --->   Operation 116 'trunc' 'p_Repl2_s' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.78ns)   --->   "%sub_ln414 = sub i5, i5 %trunc_ln1051"   --->   Operation 117 'sub' 'sub_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i5 %sub_ln414"   --->   Operation 118 'zext' 'zext_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i24, i24 %zext_ln414"   --->   Operation 119 'lshr' 'lshr_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_1 = and i24 %p_Repl2_s, i24 %lshr_ln414"   --->   Operation 120 'and' 'p_Result_1' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Val2_2 = select i1 %icmp_ln1050, i24, i24 %p_Result_1" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 121 'select' 'p_Val2_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i5 %trunc_ln414_1, i5 %trunc_ln414"   --->   Operation 122 'select' 'select_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i5 %select_ln414_1"   --->   Operation 123 'zext' 'zext_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i5 %sub_ln414_2"   --->   Operation 124 'zext' 'zext_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_2 = partselect i24 @llvm.part.select.i24, i24 %shl_ln414, i32, i32"   --->   Operation 125 'partselect' 'tmp_2' <Predicate = (icmp_ln1038 & icmp_ln1049 & icmp_ln414)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i24 %tmp_2, i24 %shl_ln414"   --->   Operation 126 'select' 'select_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i24, i24 %zext_ln414_2"   --->   Operation 127 'shl' 'shl_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i24, i24 %zext_ln414_3"   --->   Operation 128 'lshr' 'lshr_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.68ns) (out node of the LUT)   --->   "%and_ln414 = and i24 %shl_ln414_1, i24 %lshr_ln414_1"   --->   Operation 129 'and' 'and_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.68> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i24 %and_ln414, i24"   --->   Operation 130 'xor' 'xor_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.86ns) (out node of the LUT)   --->   "%and_ln414_1 = and i24 %p_Val2_2, i24 %xor_ln414"   --->   Operation 131 'and' 'and_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.86> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln414_2 = and i24 %select_ln414_3, i24 %and_ln414"   --->   Operation 132 'and' 'and_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.35ns) (out node of the LUT)   --->   "%p_Result_3 = or i24 %and_ln414_1, i24 %and_ln414_2"   --->   Operation 133 'or' 'p_Result_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.65ns)   --->   "%br_ln1056 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 134 'br' 'br_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%empty = phi i24 %p_Result_3, void %_ifconv, i24 %trunc_ln358, void"   --->   Operation 135 'phi' 'empty' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %imgInput0_413, i24 %empty" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 136 'write' 'write_ln167' <Predicate = (icmp_ln1038)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln1038)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 138 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput0_413]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                                             (alloca           ) [ 0111110]
p_Val2_s                                        (alloca           ) [ 0111110]
rows_2                                          (read             ) [ 0010000]
cols_bound_per_npc_2                            (read             ) [ 0010000]
last_blk_width_1                                (read             ) [ 0011110]
store_ln1038                                    (store            ) [ 0000000]
store_ln1038                                    (store            ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
last_blk_width_cast1_cast_i_cast_cast_cast      (sext             ) [ 0000000]
last_blk_width_cast1_cast_i_cast_cast_cast_cast (zext             ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
specinterface_ln0                               (specinterface    ) [ 0000000]
bound                                           (mul              ) [ 0001110]
sub_i                                           (add              ) [ 0001110]
sub2_i                                          (sub              ) [ 0001110]
add_ln1057                                      (add              ) [ 0001110]
br_ln1038                                       (br               ) [ 0011110]
j                                               (phi              ) [ 0001000]
i                                               (phi              ) [ 0001000]
zext_ln1027                                     (zext             ) [ 0000000]
icmp_ln1038                                     (icmp             ) [ 0001110]
add_ln1038                                      (add              ) [ 0011110]
br_ln1038                                       (br               ) [ 0000000]
rem_load                                        (load             ) [ 0001100]
bLast                                           (icmp             ) [ 0001100]
xf_bits_per_clock                               (select           ) [ 0000000]
sext_ln1044                                     (sext             ) [ 0001100]
zext_ln1044                                     (zext             ) [ 0000000]
ptr_width_minus                                 (select           ) [ 0000000]
zext_ln1045                                     (zext             ) [ 0000000]
icmp_ln1049                                     (icmp             ) [ 0001110]
br_ln1049                                       (br               ) [ 0000000]
rem_2                                           (sub              ) [ 0000000]
store_ln1058                                    (store            ) [ 0000000]
rem_1                                           (add              ) [ 0000000]
store_ln1056                                    (store            ) [ 0000000]
add_ln1061                                      (add              ) [ 0000000]
j_2                                             (select           ) [ 0011110]
specpipeline_ln1032                             (specpipeline     ) [ 0000000]
speclooptripcount_ln1032                        (speclooptripcount) [ 0000000]
specloopname_ln1032                             (specloopname     ) [ 0000000]
zext_ln1044_1                                   (zext             ) [ 0000000]
p_Val2_load                                     (load             ) [ 0000000]
select_ln1057                                   (select           ) [ 0000000]
zext_ln1057                                     (zext             ) [ 0000000]
sub_ln1057                                      (sub              ) [ 0000000]
sub_ln1057_1                                    (sub              ) [ 0000000]
icmp_ln674_1                                    (icmp             ) [ 0000000]
trunc_ln674_1                                   (trunc            ) [ 0000000]
trunc_ln674_2                                   (trunc            ) [ 0000000]
tmp_3                                           (partselect       ) [ 0000000]
sub_ln674_4                                     (sub              ) [ 0000000]
sub_ln674_5                                     (sub              ) [ 0000000]
sub_ln674_6                                     (sub              ) [ 0000000]
select_ln674_3                                  (select           ) [ 0000000]
select_ln674_4                                  (select           ) [ 0000000]
select_ln674_5                                  (select           ) [ 0000000]
sub_ln674_7                                     (sub              ) [ 0001010]
zext_ln674_3                                    (zext             ) [ 0000000]
lshr_ln674_3                                    (lshr             ) [ 0001010]
icmp_ln1050                                     (icmp             ) [ 0001010]
sub_ln1051                                      (sub              ) [ 0000000]
trunc_ln1051                                    (trunc            ) [ 0001010]
tmp                                             (partselect       ) [ 0000000]
icmp_ln674                                      (icmp             ) [ 0000000]
trunc_ln674                                     (trunc            ) [ 0000000]
tmp_1                                           (partselect       ) [ 0000000]
add_ln674                                       (add              ) [ 0000000]
sub_ln674                                       (sub              ) [ 0000000]
sub_ln674_1                                     (sub              ) [ 0000000]
select_ln674                                    (select           ) [ 0000000]
select_ln674_1                                  (select           ) [ 0000000]
select_ln674_2                                  (select           ) [ 0000000]
sub_ln674_2                                     (sub              ) [ 0001010]
zext_ln674                                      (zext             ) [ 0000000]
lshr_ln674                                      (lshr             ) [ 0001010]
val                                             (read             ) [ 0000000]
add_ln1054                                      (add              ) [ 0000000]
sext_ln1054                                     (sext             ) [ 0000000]
sext_ln1054_1                                   (sext             ) [ 0000000]
trunc_ln1054                                    (trunc            ) [ 0000000]
sub_ln674_3                                     (sub              ) [ 0000000]
add_ln674_1                                     (add              ) [ 0000000]
zext_ln674_2                                    (zext             ) [ 0000000]
lshr_ln674_2                                    (lshr             ) [ 0000000]
p_Result_2                                      (and              ) [ 0000000]
p_Repl2_1                                       (trunc            ) [ 0000000]
icmp_ln414                                      (icmp             ) [ 0001010]
trunc_ln414                                     (trunc            ) [ 0001010]
trunc_ln414_1                                   (trunc            ) [ 0001010]
sub_ln414_1                                     (sub              ) [ 0000000]
select_ln414                                    (select           ) [ 0000000]
select_ln414_2                                  (select           ) [ 0000000]
sub_ln414_2                                     (sub              ) [ 0001010]
zext_ln414_1                                    (zext             ) [ 0000000]
shl_ln414                                       (shl              ) [ 0001010]
store_ln1056                                    (store            ) [ 0000000]
zext_ln674_4                                    (zext             ) [ 0000000]
lshr_ln674_4                                    (lshr             ) [ 0000000]
p_Result_4                                      (and              ) [ 0000000]
trunc_ln358                                     (trunc            ) [ 0000000]
br_ln0                                          (br               ) [ 0000000]
zext_ln674_1                                    (zext             ) [ 0000000]
lshr_ln674_1                                    (lshr             ) [ 0000000]
p_Result_s                                      (and              ) [ 0000000]
p_Repl2_s                                       (trunc            ) [ 0000000]
sub_ln414                                       (sub              ) [ 0000000]
zext_ln414                                      (zext             ) [ 0000000]
lshr_ln414                                      (lshr             ) [ 0000000]
p_Result_1                                      (and              ) [ 0000000]
p_Val2_2                                        (select           ) [ 0000000]
select_ln414_1                                  (select           ) [ 0000000]
zext_ln414_2                                    (zext             ) [ 0000000]
zext_ln414_3                                    (zext             ) [ 0000000]
tmp_2                                           (partselect       ) [ 0000000]
select_ln414_3                                  (select           ) [ 0000000]
shl_ln414_1                                     (shl              ) [ 0000000]
lshr_ln414_1                                    (lshr             ) [ 0000000]
and_ln414                                       (and              ) [ 0000000]
xor_ln414                                       (xor              ) [ 0000000]
and_ln414_1                                     (and              ) [ 0000000]
and_ln414_2                                     (and              ) [ 0000000]
p_Result_3                                      (or               ) [ 0000000]
br_ln1056                                       (br               ) [ 0000000]
empty                                           (phi              ) [ 0000000]
write_ln167                                     (write            ) [ 0000000]
br_ln0                                          (br               ) [ 0011110]
ret_ln1115                                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput0_413">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_413"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="rem_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_Val2_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rows_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cols_bound_per_npc_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="last_blk_width_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="val_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="512" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln167_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="24" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="j_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="1"/>
<pin id="154" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="empty_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057_1/4 sub_ln1051/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln1038_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln1038_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="last_blk_width_cast1_cast_i_cast_cast_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="last_blk_width_cast1_cast_i_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="last_blk_width_cast1_cast_i_cast_cast_cast_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast1_cast_i_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bound_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sub_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub2_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub2_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln1057_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln1027_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1038_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln1038_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1038/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rem_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_load/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bLast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xf_bits_per_clock_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="2"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln1044_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1044/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1044_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ptr_width_minus_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="1"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln1045_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1045/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln1049_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="rem_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln1058_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1058/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="rem_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln1056_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln1061_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1061/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln1044_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="512" slack="3"/>
<pin id="312" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln1057_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="10" slack="2"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln1057_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln1057_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln674_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln674_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln674_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="512" slack="0"/>
<pin id="344" dir="0" index="1" bw="512" slack="0"/>
<pin id="345" dir="0" index="2" bw="10" slack="0"/>
<pin id="346" dir="0" index="3" bw="1" slack="0"/>
<pin id="347" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln674_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_4/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln674_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_5/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln674_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_6/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln674_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_3/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln674_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="512" slack="0"/>
<pin id="381" dir="0" index="2" bw="512" slack="0"/>
<pin id="382" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_4/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln674_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="0" index="2" bw="10" slack="0"/>
<pin id="390" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_5/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln674_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_7/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln674_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="lshr_ln674_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="512" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="0"/>
<pin id="407" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_3/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln1050_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln1051_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1051/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="23" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln674_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln674_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="512" slack="0"/>
<pin id="440" dir="0" index="1" bw="512" slack="0"/>
<pin id="441" dir="0" index="2" bw="10" slack="0"/>
<pin id="442" dir="0" index="3" bw="1" slack="0"/>
<pin id="443" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln674_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln674_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln674_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln674_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln674_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="512" slack="0"/>
<pin id="477" dir="0" index="2" bw="512" slack="0"/>
<pin id="478" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln674_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="0"/>
<pin id="485" dir="0" index="2" bw="10" slack="0"/>
<pin id="486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln674_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln674_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="lshr_ln674_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln1054_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln1054_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln1054_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054_1/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln1054_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1054/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln674_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln674_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="0"/>
<pin id="532" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674_1/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln674_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lshr_ln674_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_2/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Result_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="512" slack="0"/>
<pin id="547" dir="0" index="1" bw="512" slack="0"/>
<pin id="548" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Repl2_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="512" slack="0"/>
<pin id="553" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_1/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln414_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="6" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln414_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln414_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="0"/>
<pin id="565" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sub_ln414_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln414_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="5" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln414_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln414_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln414_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="shl_ln414_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="24" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="0"/>
<pin id="602" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln1056_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="512" slack="0"/>
<pin id="607" dir="0" index="1" bw="512" slack="3"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln674_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_4/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lshr_ln674_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="512" slack="1"/>
<pin id="621" dir="0" index="1" bw="512" slack="0"/>
<pin id="622" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln358_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="512" slack="0"/>
<pin id="626" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln674_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="lshr_ln674_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_1/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_s_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="512" slack="1"/>
<pin id="640" dir="0" index="1" bw="512" slack="0"/>
<pin id="641" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_Repl2_s_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="512" slack="0"/>
<pin id="645" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sub_ln414_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="5" slack="1"/>
<pin id="650" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln414_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="lshr_ln414_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_Result_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="24" slack="0"/>
<pin id="664" dir="0" index="1" bw="24" slack="0"/>
<pin id="665" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_Val2_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="24" slack="0"/>
<pin id="672" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln414_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="5" slack="1"/>
<pin id="678" dir="0" index="2" bw="5" slack="1"/>
<pin id="679" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln414_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln414_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="24" slack="0"/>
<pin id="689" dir="0" index="1" bw="24" slack="1"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="0" index="3" bw="1" slack="0"/>
<pin id="692" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln414_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="24" slack="0"/>
<pin id="699" dir="0" index="2" bw="24" slack="1"/>
<pin id="700" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln414_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="5" slack="0"/>
<pin id="705" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="lshr_ln414_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="5" slack="0"/>
<pin id="711" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_1/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln414_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="24" slack="0"/>
<pin id="716" dir="0" index="1" bw="24" slack="0"/>
<pin id="717" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="xor_ln414_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="24" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="and_ln414_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="24" slack="0"/>
<pin id="728" dir="0" index="1" bw="24" slack="0"/>
<pin id="729" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln414_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="24" slack="0"/>
<pin id="734" dir="0" index="1" bw="24" slack="0"/>
<pin id="735" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_Result_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="24" slack="0"/>
<pin id="740" dir="0" index="1" bw="24" slack="0"/>
<pin id="741" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="745" class="1005" name="rem_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="753" class="1005" name="p_Val2_s_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="512" slack="0"/>
<pin id="755" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="760" class="1005" name="rows_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="cols_bound_per_npc_2_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="last_blk_width_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="1"/>
<pin id="773" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="bound_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="782" class="1005" name="sub_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub2_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="1"/>
<pin id="789" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub2_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln1057_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="2"/>
<pin id="794" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1057 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln1038_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1038 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln1038_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="0"/>
<pin id="803" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1038 "/>
</bind>
</comp>

<comp id="806" class="1005" name="rem_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_load "/>
</bind>
</comp>

<comp id="817" class="1005" name="bLast_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="822" class="1005" name="sext_ln1044_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1044 "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln1049_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="831" class="1005" name="j_2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sub_ln674_7_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="1"/>
<pin id="838" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_7 "/>
</bind>
</comp>

<comp id="841" class="1005" name="lshr_ln674_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="512" slack="1"/>
<pin id="843" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674_3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln1050_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1050 "/>
</bind>
</comp>

<comp id="851" class="1005" name="trunc_ln1051_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1051 "/>
</bind>
</comp>

<comp id="856" class="1005" name="sub_ln674_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="1"/>
<pin id="858" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="lshr_ln674_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="512" slack="1"/>
<pin id="863" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674 "/>
</bind>
</comp>

<comp id="866" class="1005" name="icmp_ln414_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="872" class="1005" name="trunc_ln414_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln414_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="1"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub_ln414_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="shl_ln414_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="24" slack="1"/>
<pin id="889" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="191" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="156" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="156" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="238"><net_src comp="145" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="234" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="231" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="250" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="231" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="250" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="231" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="261" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="145" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="234" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="313" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="173" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="173" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="323" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="310" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="334" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="338" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="334" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="338" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="334" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="328" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="352" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="328" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="342" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="310" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="328" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="358" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="334" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="370" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="386" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="378" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="173" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="173" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="310" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="18" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="434" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="434" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="434" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="428" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="448" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="428" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="438" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="310" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="428" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="454" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="434" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="466" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="482" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="474" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="307" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="40" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="128" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="512" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="506" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="560" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="555" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="560" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="563" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="555" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="567" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="560" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="573" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="581" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="551" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="128" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="617"><net_src comp="86" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="638" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="90" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="92" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="643" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="94" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="683"><net_src comp="675" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="695"><net_src comp="18" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="701"><net_src comp="687" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="680" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="92" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="684" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="702" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="92" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="668" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="696" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="714" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="726" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="738" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="748"><net_src comp="102" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="756"><net_src comp="106" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="763"><net_src comp="110" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="768"><net_src comp="116" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="774"><net_src comp="122" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="780"><net_src comp="195" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="785"><net_src comp="199" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="790"><net_src comp="204" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="795"><net_src comp="210" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="800"><net_src comp="220" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="225" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="809"><net_src comp="231" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="820"><net_src comp="234" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="825"><net_src comp="246" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="830"><net_src comp="265" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="299" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="839"><net_src comp="394" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="844"><net_src comp="404" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="849"><net_src comp="410" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="854"><net_src comp="415" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="859"><net_src comp="490" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="864"><net_src comp="500" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="869"><net_src comp="555" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="875"><net_src comp="560" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="880"><net_src comp="563" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="885"><net_src comp="589" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="890"><net_src comp="599" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="696" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput0_413 | {5 }
 - Input state : 
	Port: AxiStream2MatStream : ldata1 | {4 }
	Port: AxiStream2MatStream : rows | {1 }
	Port: AxiStream2MatStream : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream : last_blk_width | {1 }
  - Chain level:
	State 1
		store_ln1038 : 1
		store_ln1038 : 1
	State 2
		last_blk_width_cast1_cast_i_cast_cast_cast_cast : 1
		sub2_i : 2
		add_ln1057 : 2
	State 3
		zext_ln1027 : 1
		icmp_ln1038 : 2
		add_ln1038 : 1
		br_ln1038 : 3
		bLast : 1
		xf_bits_per_clock : 2
		sext_ln1044 : 3
		zext_ln1044 : 4
		ptr_width_minus : 2
		zext_ln1045 : 3
		icmp_ln1049 : 5
		br_ln1049 : 6
		rem_2 : 5
		store_ln1058 : 6
		rem_1 : 4
		store_ln1056 : 5
		add_ln1061 : 1
		j_2 : 2
	State 4
		zext_ln1057 : 1
		sub_ln1057 : 2
		icmp_ln674_1 : 3
		trunc_ln674_1 : 1
		trunc_ln674_2 : 3
		tmp_3 : 1
		sub_ln674_4 : 4
		sub_ln674_5 : 2
		sub_ln674_6 : 4
		select_ln674_3 : 5
		select_ln674_4 : 4
		select_ln674_5 : 4
		sub_ln674_7 : 6
		zext_ln674_3 : 5
		lshr_ln674_3 : 6
		tmp : 1
		icmp_ln674 : 2
		trunc_ln674 : 1
		tmp_1 : 1
		add_ln674 : 2
		sub_ln674 : 2
		sub_ln674_1 : 2
		select_ln674 : 3
		select_ln674_1 : 3
		select_ln674_2 : 3
		sub_ln674_2 : 4
		zext_ln674 : 4
		lshr_ln674 : 5
		add_ln1054 : 1
		sext_ln1054 : 2
		sext_ln1054_1 : 2
		sub_ln674_3 : 3
		add_ln674_1 : 4
		zext_ln674_2 : 5
		lshr_ln674_2 : 6
		p_Result_2 : 7
		p_Repl2_1 : 7
		icmp_ln414 : 3
		trunc_ln414_1 : 2
		sub_ln414_1 : 1
		select_ln414 : 4
		select_ln414_2 : 4
		sub_ln414_2 : 5
		zext_ln414_1 : 5
		shl_ln414 : 8
	State 5
		lshr_ln674_4 : 1
		p_Result_4 : 2
		trunc_ln358 : 2
		lshr_ln674_1 : 1
		p_Result_s : 2
		p_Repl2_s : 2
		zext_ln414 : 1
		lshr_ln414 : 2
		p_Result_1 : 3
		p_Val2_2 : 3
		zext_ln414_2 : 1
		select_ln414_3 : 1
		shl_ln414_1 : 2
		lshr_ln414_1 : 1
		and_ln414 : 3
		xor_ln414 : 3
		and_ln414_1 : 4
		and_ln414_2 : 3
		p_Result_3 : 4
		empty : 4
		write_ln167 : 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   lshr_ln674_3_fu_404                  |    0    |    0    |   2171  |
|          |                    lshr_ln674_fu_500                   |    0    |    0    |   2171  |
|          |                   lshr_ln674_2_fu_539                  |    0    |    0    |    22   |
|   lshr   |                   lshr_ln674_4_fu_613                  |    0    |    0    |    22   |
|          |                   lshr_ln674_1_fu_632                  |    0    |    0    |    22   |
|          |                    lshr_ln414_fu_656                   |    0    |    0    |    11   |
|          |                   lshr_ln414_1_fu_708                  |    0    |    0    |    11   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                    p_Result_2_fu_545                   |    0    |    0    |   512   |
|          |                    p_Result_4_fu_619                   |    0    |    0    |   512   |
|          |                    p_Result_s_fu_638                   |    0    |    0    |   512   |
|    and   |                    p_Result_1_fu_662                   |    0    |    0    |    24   |
|          |                    and_ln414_fu_714                    |    0    |    0    |    24   |
|          |                   and_ln414_1_fu_726                   |    0    |    0    |    24   |
|          |                   and_ln414_2_fu_732                   |    0    |    0    |    24   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                xf_bits_per_clock_fu_239                |    0    |    0    |    4    |
|          |                 ptr_width_minus_fu_254                 |    0    |    0    |    10   |
|          |                       j_2_fu_299                       |    0    |    0    |    32   |
|          |                  select_ln1057_fu_313                  |    0    |    0    |    10   |
|          |                  select_ln674_3_fu_370                 |    0    |    0    |    10   |
|          |                  select_ln674_4_fu_378                 |    0    |    0    |   505   |
|          |                  select_ln674_5_fu_386                 |    0    |    0    |    10   |
|  select  |                   select_ln674_fu_466                  |    0    |    0    |    10   |
|          |                  select_ln674_1_fu_474                 |    0    |    0    |   505   |
|          |                  select_ln674_2_fu_482                 |    0    |    0    |    10   |
|          |                   select_ln414_fu_573                  |    0    |    0    |    5    |
|          |                  select_ln414_2_fu_581                 |    0    |    0    |    5    |
|          |                     p_Val2_2_fu_668                    |    0    |    0    |    24   |
|          |                  select_ln414_1_fu_675                 |    0    |    0    |    5    |
|          |                  select_ln414_3_fu_696                 |    0    |    0    |    24   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                       grp_fu_173                       |    0    |    0    |    39   |
|          |                      sub2_i_fu_204                     |    0    |    0    |    17   |
|          |                      rem_2_fu_271                      |    0    |    0    |    39   |
|          |                    sub_ln1057_fu_323                   |    0    |    0    |    39   |
|          |                   sub_ln674_4_fu_352                   |    0    |    0    |    17   |
|          |                   sub_ln674_5_fu_358                   |    0    |    0    |    17   |
|          |                   sub_ln674_6_fu_364                   |    0    |    0    |    17   |
|    sub   |                   sub_ln674_7_fu_394                   |    0    |    0    |    17   |
|          |                    sub_ln674_fu_454                    |    0    |    0    |    17   |
|          |                   sub_ln674_1_fu_460                   |    0    |    0    |    17   |
|          |                   sub_ln674_2_fu_490                   |    0    |    0    |    17   |
|          |                   sub_ln674_3_fu_523                   |    0    |    0    |    22   |
|          |                   sub_ln414_1_fu_567                   |    0    |    0    |    15   |
|          |                   sub_ln414_2_fu_589                   |    0    |    0    |    15   |
|          |                    sub_ln414_fu_647                    |    0    |    0    |    15   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                      sub_i_fu_199                      |    0    |    0    |    39   |
|          |                    add_ln1057_fu_210                   |    0    |    0    |    17   |
|          |                    add_ln1038_fu_225                   |    0    |    0    |    38   |
|    add   |                      rem_1_fu_282                      |    0    |    0    |    39   |
|          |                    add_ln1061_fu_293                   |    0    |    0    |    39   |
|          |                    add_ln674_fu_448                    |    0    |    0    |    17   |
|          |                    add_ln1054_fu_506                   |    0    |    0    |    15   |
|          |                   add_ln674_1_fu_529                   |    0    |    0    |    22   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln1038_fu_220                   |    0    |    0    |    20   |
|          |                      bLast_fu_234                      |    0    |    0    |    20   |
|          |                   icmp_ln1049_fu_265                   |    0    |    0    |    20   |
|   icmp   |                   icmp_ln674_1_fu_328                  |    0    |    0    |    20   |
|          |                   icmp_ln1050_fu_410                   |    0    |    0    |    20   |
|          |                    icmp_ln674_fu_428                   |    0    |    0    |    20   |
|          |                    icmp_ln414_fu_555                   |    0    |    0    |    20   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    shl   |                    shl_ln414_fu_599                    |    0    |    0    |    64   |
|          |                   shl_ln414_1_fu_702                   |    0    |    0    |    11   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    xor   |                    xor_ln414_fu_720                    |    0    |    0    |    24   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    or    |                    p_Result_3_fu_738                   |    0    |    0    |    24   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    mul   |                      bound_fu_195                      |    3    |    0    |    20   |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                   rows_2_read_fu_110                   |    0    |    0    |    0    |
|   read   |            cols_bound_per_npc_2_read_fu_116            |    0    |    0    |    0    |
|          |              last_blk_width_1_read_fu_122              |    0    |    0    |    0    |
|          |                     val_read_fu_128                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   write  |                write_ln167_write_fu_134                |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |    last_blk_width_cast1_cast_i_cast_cast_cast_fu_188   |    0    |    0    |    0    |
|   sext   |                   sext_ln1044_fu_246                   |    0    |    0    |    0    |
|          |                   sext_ln1054_fu_512                   |    0    |    0    |    0    |
|          |                  sext_ln1054_1_fu_516                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          | last_blk_width_cast1_cast_i_cast_cast_cast_cast_fu_191 |    0    |    0    |    0    |
|          |                   zext_ln1027_fu_216                   |    0    |    0    |    0    |
|          |                   zext_ln1044_fu_250                   |    0    |    0    |    0    |
|          |                   zext_ln1045_fu_261                   |    0    |    0    |    0    |
|          |                  zext_ln1044_1_fu_307                  |    0    |    0    |    0    |
|          |                   zext_ln1057_fu_319                   |    0    |    0    |    0    |
|          |                   zext_ln674_3_fu_400                  |    0    |    0    |    0    |
|   zext   |                    zext_ln674_fu_496                   |    0    |    0    |    0    |
|          |                   zext_ln674_2_fu_535                  |    0    |    0    |    0    |
|          |                   zext_ln414_1_fu_595                  |    0    |    0    |    0    |
|          |                   zext_ln674_4_fu_610                  |    0    |    0    |    0    |
|          |                   zext_ln674_1_fu_629                  |    0    |    0    |    0    |
|          |                    zext_ln414_fu_652                   |    0    |    0    |    0    |
|          |                   zext_ln414_2_fu_680                  |    0    |    0    |    0    |
|          |                   zext_ln414_3_fu_684                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                  trunc_ln674_1_fu_334                  |    0    |    0    |    0    |
|          |                  trunc_ln674_2_fu_338                  |    0    |    0    |    0    |
|          |                   trunc_ln1051_fu_415                  |    0    |    0    |    0    |
|          |                   trunc_ln674_fu_434                   |    0    |    0    |    0    |
|   trunc  |                   trunc_ln1054_fu_520                  |    0    |    0    |    0    |
|          |                    p_Repl2_1_fu_551                    |    0    |    0    |    0    |
|          |                   trunc_ln414_fu_560                   |    0    |    0    |    0    |
|          |                  trunc_ln414_1_fu_563                  |    0    |    0    |    0    |
|          |                   trunc_ln358_fu_624                   |    0    |    0    |    0    |
|          |                    p_Repl2_s_fu_643                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                      tmp_3_fu_342                      |    0    |    0    |    0    |
|partselect|                       tmp_fu_418                       |    0    |    0    |    0    |
|          |                      tmp_1_fu_438                      |    0    |    0    |    0    |
|          |                      tmp_2_fu_687                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |    3    |    0    |   8060  |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1038_reg_801     |   31   |
|     add_ln1057_reg_792     |   10   |
|        bLast_reg_817       |    1   |
|        bound_reg_777       |   32   |
|cols_bound_per_npc_2_reg_765|   32   |
|        empty_reg_163       |   24   |
|          i_reg_152         |   31   |
|     icmp_ln1038_reg_797    |    1   |
|     icmp_ln1049_reg_827    |    1   |
|     icmp_ln1050_reg_846    |    1   |
|     icmp_ln414_reg_866     |    1   |
|         j_2_reg_831        |   32   |
|          j_reg_141         |   32   |
|  last_blk_width_1_reg_771  |    4   |
|    lshr_ln674_3_reg_841    |   512  |
|     lshr_ln674_reg_861     |   512  |
|      p_Val2_s_reg_753      |   512  |
|      rem_load_reg_806      |   32   |
|         rem_reg_745        |   32   |
|       rows_2_reg_760       |   32   |
|     sext_ln1044_reg_822    |    5   |
|      shl_ln414_reg_887     |   24   |
|       sub2_i_reg_787       |   10   |
|        sub_i_reg_782       |   32   |
|     sub_ln414_2_reg_882    |    5   |
|     sub_ln674_2_reg_856    |   10   |
|     sub_ln674_7_reg_836    |   10   |
|    trunc_ln1051_reg_851    |    5   |
|    trunc_ln414_1_reg_877   |    5   |
|     trunc_ln414_reg_872    |    5   |
+----------------------------+--------+
|            Total           |  1976  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |  8060  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1976  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1976  |  8060  |
+-----------+--------+--------+--------+
