
---------- Begin Simulation Statistics ----------
final_tick                               255248994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220752                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   252760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.53                       # Real time elapsed on the host
host_tick_rate                               94609640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000019                       # Number of instructions simulated
sim_ops                                       1145033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000429                       # Number of seconds simulated
sim_ticks                                   428593200                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          19                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    9                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    22                       # Number of integer alu accesses
system.cpu.num_int_insts                           22                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 23                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     64.00%     64.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      4.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%     96.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      4.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            533973                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           530844                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1145008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.071458                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.071458                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        23913                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           295550                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4235                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.540211                       # Inst execution rate
system.switch_cpus.iew.exec_refs               569559                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             215223                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          359632                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        613098                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           59                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       394647                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2642235                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        354336                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29890                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1650271                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19003                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8656                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1965237                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1631030                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.528058                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1037759                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.522253                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1642639                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1824323                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1180586                       # number of integer regfile writes
system.switch_cpus.ipc                       0.933308                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.933308                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          196      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1071633     63.78%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10180      0.61%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             6      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       371888     22.13%     86.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       226258     13.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1680161                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              828939                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.493369                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          486356     58.67%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     58.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         213580     25.77%     84.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        129003     15.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2508904                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5450574                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1631030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      4131103                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2637941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1680161                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           59                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1492979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       197218                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1536958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1064095                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.578958                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.554605                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       479702     45.08%     45.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        42424      3.99%     49.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       109868     10.33%     59.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       311358     29.26%     88.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       119788     11.26%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          955      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1064095                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.568107                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       292172                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       220281                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       613098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       394647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3913956                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1071458                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              7                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       395365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           395369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       395365                       # number of overall hits
system.cpu.dcache.overall_hits::total          395369                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         1069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1069                       # number of overall misses
system.cpu.dcache.overall_misses::total          1073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     62424800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62424800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     62424800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62424800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       396434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       396442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       396434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       396442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.002697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.002697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002707                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58395.509822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58177.819199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58395.509822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58177.819199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          936                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          759                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     20192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     20192000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20192000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65135.483871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65135.483871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65135.483871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65135.483871                       # average overall mshr miss latency
system.cpu.dcache.replacements                     59                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       221145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          221149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          935                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     56470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       222080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       222087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60396.577540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60203.411514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     18455200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18455200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68100.369004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68100.369004                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       174220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5954000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5954000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       174354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44432.835821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44103.703704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1736800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1736800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           168.680965                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               30791                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            521.881356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      254820402000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.795248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.885717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.014825                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.644085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.658910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3171850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3171850                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       454899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           454917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       454899                       # number of overall hits
system.cpu.icache.overall_hits::total          454917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          104                       # number of overall misses
system.cpu.icache.overall_misses::total           105                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6810799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6810799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6810799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6810799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       455003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       455022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       455003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       455022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052632                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052632                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65488.451923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64864.752381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65488.451923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64864.752381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3718                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6187999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6187999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6187999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6187999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68755.544444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68755.544444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68755.544444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68755.544444                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       454899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          454917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6810799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6810799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       455003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       455022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65488.451923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64864.752381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6187999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6187999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68755.544444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68755.544444                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            83.436951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      254820401200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    82.436952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.161010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.162963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3640267                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3640267                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 254820410800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    428583200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           37                       # number of demand (read+write) hits
system.l2.demand_hits::total                       37                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           37                       # number of overall hits
system.l2.overall_hits::total                      37                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          273                       # number of demand (read+write) misses
system.l2.demand_misses::total                    368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          273                       # number of overall misses
system.l2.overall_misses::total                   368                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6115600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     19627200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         25742800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6115600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     19627200                       # number of overall miss cycles
system.l2.overall_miss_latency::total        25742800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.880645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908642                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.880645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908642                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 67951.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 71894.505495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69953.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 67951.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 71894.505495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69953.260870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        37                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              416                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5675800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     18287400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     23963200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      2992745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5675800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     18287400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26955945                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.880645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.896296                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.880645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.027160                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63064.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66986.813187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66014.325069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 56466.886792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63064.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66986.813187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64797.944712                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           57                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               57                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           53                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             53                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      2992745                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2992745                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 56466.886792                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56466.886792                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  23                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1601600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1601600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.564103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        72800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69634.782609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1494600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1494600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.564103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67936.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67936.363636                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6115600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6115600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 67951.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67204.395604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5675800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5675800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63064.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63064.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     18025600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18025600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.926199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 71815.139442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70966.929134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     16792800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16792800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.926199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66903.585657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66903.585657                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     108                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 108                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    24                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    14.601568                       # Cycle average of tags in use
system.l2.tags.total_refs                          74                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        37                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              254822343000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.860217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.741351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001099                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.007202                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7529                       # Number of tag accesses
system.l2.tags.data_accesses                     7529                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000505864                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       818                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   818                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   52352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    122.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     427464400                       # Total gap between requests
system.mem_ctrls.avgGap                    1045145.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         5888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        34944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 13737968.777852751315                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 26878634.565364077687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 81531858.181604370475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           92                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          546                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      2814308                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4507504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     15805620                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30590.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25041.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28948.02                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         5888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        34944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           46                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          273                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       298651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1194606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     13737969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     26878635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     81531858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123641719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       298651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     26878635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     27177286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       298651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1194606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     13737969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     26878635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     81531858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       123641719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  818                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9350676                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3069136                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           23127432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11431.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28273.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 694                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   422.193548                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   326.235908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.573727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           40     32.26%     32.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           19     15.32%     47.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      8.06%     55.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           16     12.90%     68.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           17     13.71%     82.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           11      8.87%     91.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.61%     92.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            9      7.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 52352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              122.148462                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    421424.640000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    208010.880000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1641394.944000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 35453473.440000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 55821700.704000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 143331754.104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  236877758.712000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.686694                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    321905846                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     92377354                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    884991.744000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    436822.848000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   3772560.960000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 35453473.440000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 184120830.432000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 35373882.264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  260042561.688000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   606.735155                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     78460508                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    335822692                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                391                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            391                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 414                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              568366                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3818430                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          589035                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       331195                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        18796                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       227572                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          227095                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.790396                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           80826                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           72                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        76472                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        73965                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         2507                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1421807                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        18900                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       685460                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.672980                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.684186                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       260537     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       139618     20.37%     58.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        48421      7.06%     65.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        37235      5.43%     70.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       199649     29.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       685460                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001753                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1146761                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              444454                       # Number of memory references committed
system.switch_cpus.commit.loads                270097                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             188584                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1017973                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         23314                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       694390     60.55%     60.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         7911      0.69%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            6      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       270097     23.55%     84.80% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       174357     15.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1146761                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       199649                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            80193                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        459773                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            453145                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         51979                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          19003                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       198711                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            51                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2877561                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        131639                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        18206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2910490                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              589035                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       381886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1023408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           38102                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          735                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         2450                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            455008                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1064095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.093837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.057812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           378162     35.54%     35.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            45118      4.24%     39.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           158356     14.88%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            51034      4.80%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            78178      7.35%     66.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            75675      7.11%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            53273      5.01%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            27913      2.62%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           196386     18.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1064095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.549751                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.716383                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              134186                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          343001                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         220285                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         1770                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    428593200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          19003                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           139113                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          397662                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1970                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            444029                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles         62310                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2713494                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         70862                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.IQFullEvents          17212                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            354                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        37695                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2802554                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3985932                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          3066622                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1174291                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1628250                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             230                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           10                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            192807                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3054379                       # The number of ROB reads
system.switch_cpus.rob.writes                 5518357                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1145008                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           57                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              40                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            91                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          687                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   869                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        47744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  59392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              73                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    471     98.54%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      1.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                478                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 255248994000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             278000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            180000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            620000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               259509300800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240791                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   275370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.68                       # Real time elapsed on the host
host_tick_rate                               93258092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000021                       # Number of instructions simulated
sim_ops                                      12579730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004260                       # Number of seconds simulated
sim_ticks                                  4260306800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           5599155                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5582142                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11434697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.065076                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.065076                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       228948                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3052326                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 32177                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.569819                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5767977                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2213622                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3659043                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6243214                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          132                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3958965                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     26693152                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3554355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       304125                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16719777                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         179430                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       140177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        88771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          20129932                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16523880                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.519262                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10452710                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.551426                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16641082                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18489499                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11828294                       # number of integer regfile writes
system.switch_cpus.ipc                       0.938900                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.938900                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10871143     63.86%     63.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        90952      0.53%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            62      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3728585     21.90%     86.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2333163     13.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17023905                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8419004                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.494540                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4981034     59.16%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2095952     24.90%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1342013     15.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25442909                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55098664                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16523880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41888069                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           26660843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17023905                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     15226231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1981086                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     15575154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     10650767                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.598374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.563916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4787331     44.95%     44.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       372058      3.49%     48.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1102736     10.35%     58.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3116518     29.26%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1263799     11.87%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8325      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10650767                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.598374                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      3107326                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2325070                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6243214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3958965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        40011323                       # number of misc regfile reads
system.switch_cpus.numCycles                 10650767                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3891181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3891181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3891181                       # number of overall hits
system.cpu.dcache.overall_hits::total         3891181                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        18517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18517                       # number of overall misses
system.cpu.dcache.overall_misses::total         18517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    539226749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    539226749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    539226749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    539226749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3909698                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3909698                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3909698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3909698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004736                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29120.632338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29120.632338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29120.632338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29120.632338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        16134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             850                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.981176                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4952                       # number of writebacks
system.cpu.dcache.writebacks::total              4952                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13564                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4953                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    167894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    167894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    167894000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    167894000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001267                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33897.435897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33897.435897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33897.435897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33897.435897                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4952                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2132656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2132656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        11889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    433518800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    433518800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2144545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2144545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.005544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36463.857347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36463.857347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         8334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    143641600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    143641600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40405.513361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40405.513361                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1758525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1758525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    105707949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105707949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1765153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1765153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15948.694780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15948.694780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         5230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     24252400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24252400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17347.925608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17347.925608                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4261026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5208                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            818.169355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.316329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.683574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.005142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31282537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31282537                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      4656722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4656722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4656722                       # number of overall hits
system.cpu.icache.overall_hits::total         4656722                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              2                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total             2                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst         4800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total         4800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst         4800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total         4800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      4656724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4656724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4656724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4656724                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst         2400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total         2400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst         2400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total         2400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst         4000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total         4000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst         4000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total         4000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst         2000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst         2000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4656722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4656722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst         4800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total         4800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4656724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4656724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst         2400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total         2400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst         4000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst         2000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            92.433519                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5111732                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54964.860215                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    91.433519                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.178581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.180534                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.181641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37253794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37253794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4260306800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data         2875                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2875                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2875                       # number of overall hits
system.l2.overall_hits::total                    2875                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data         2078                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2078                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data         2078                       # number of overall misses
system.l2.overall_misses::total                  2078                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data    144694800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        144694800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    144694800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       144694800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data         4953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4953                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4953                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.419544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.419544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.419544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.419544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 69631.761309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69631.761309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 69631.761309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69631.761309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       257                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.data         2078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data    134487200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    134487200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     17591001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    134487200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    152078201                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.419544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.419544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.419544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.495255                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64719.538017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64719.538017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 46909.336000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64719.538017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61996.820628                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4921                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4921                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          375                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            375                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     17591001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     17591001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 46909.336000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 46909.336000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1180                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     15204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.155937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.155937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 69743.119266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69743.119266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     14132000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14132000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.155937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.155937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64825.688073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64825.688073                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         1695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    129490800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    129490800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.523207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.523207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 69618.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69618.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    120355200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    120355200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.523207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.523207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64707.096774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64707.096774                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    5869                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5871                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   769                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1225.526204                       # Cycle average of tags in use
system.l2.tags.total_refs                        8155                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5280                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.544508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1212.520861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.005343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.148013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.149600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1820                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.292114                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    163692                       # Number of tag accesses
system.l2.tags.data_accesses                   163692                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571524                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4676                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  299264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     70.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4250060800                       # Total gap between requests
system.mem_ctrls.avgGap                    1817818.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       265984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 7811643.987705299631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 62433062.332506202161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     17602104                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    111439640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33850.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     26814.16                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       265984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        299264                       # Number of bytes read from this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          260                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2078                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher      7811644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     62433062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         70244706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      7811644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     62433062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        70244706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4676                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                50288552                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17544352                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          129041744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10754.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27596.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4039                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   469.802198                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   389.179994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   250.443817                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          135     21.19%     21.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           69     10.83%     32.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           70     10.99%     43.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          130     20.41%     63.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          133     20.88%     84.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           60      9.42%     93.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      1.57%     95.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           30      4.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                299264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               70.244706                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4298531.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2121710.976000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   19180494.144000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 352600908.575999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 967534873.535995                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1077967388.231996                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  2423703906.791991                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   568.903607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2417096846                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    142220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1700989954                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    2412656.064000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1190862.288000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   11767742.784000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 352600908.575999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 753130630.559996                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1258261865.279999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  2379364665.551996                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.496084                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2824306452                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    142220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1293780348                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2120                       # Transaction distribution
system.membus.trans_dist::ReadExReq               218                       # Transaction distribution
system.membus.trans_dist::ReadExResp              218                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2120                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4676                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4676                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       299264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  299264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2338                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3261893                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21913129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5998634                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3376698                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       178720                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2360707                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2359020                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.928538                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          842252                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           93                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       796812                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       782933                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        13879                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     14525260                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       178720                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6812294                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.680933                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.678852                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2539018     37.27%     37.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1436427     21.09%     58.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       476404      6.99%     65.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       380003      5.58%     70.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1980442     29.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6812294                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10016317                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       11451012                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4459361                       # Number of memory references committed
system.switch_cpus.commit.loads               2694210                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1914099                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10139625                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        242454                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6919887     60.43%     60.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        71704      0.63%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           60      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2694210     23.53%     84.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1765151     15.41%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     11451012                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1980442                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           741760                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4605386                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4614054                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        510137                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         179430                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2074868                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       28949901                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1247341                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       153894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               29304158                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5998634                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3984205                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10317427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          358860                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines           4656724                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     10650767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.083632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.018226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3724954     34.97%     34.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           421243      3.96%     38.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1648835     15.48%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           529201      4.97%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           826995      7.76%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           789372      7.41%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           549724      5.16%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           300201      2.82%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1860242     17.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     10650767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.563211                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.751366                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1418716                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3548989                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        2193810                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        17374                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            825                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4260306800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         179430                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1324164                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4004543                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         7534                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4523263                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        611833                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       27394299                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        684320                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            26                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         181111                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           5793                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       353714                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     28552325                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            40548565                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         30881709                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11775731                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16776528                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             546                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1904492                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 30808033                       # The number of ROB reads
system.switch_cpus.rob.writes                55812803                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           11434697                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              3557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3555                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14858                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 14860                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1267840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1267840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             454                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5407                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5290     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    117      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5407                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4260306800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           11886000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9906000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
