// Seed: 261899285
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4 = -1 | -1;
  assign id_4 = 1;
  logic id_5;
  localparam id_6 = -1;
  wire id_7;
  assign id_7 = id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd65
) (
    output tri1 id_0,
    output tri id_1
    , id_11,
    output tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 _id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  parameter id_13 = 1;
  parameter id_14 = id_2++;
  assign id_3 = id_11[id_6 : 1];
endmodule
