
Mod_Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064ec  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080066cc  080066cc  000076cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006754  08006754  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006754  08006754  00007754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800675c  0800675c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800675c  0800675c  0000775c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006760  08006760  00007760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006764  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002468  20000060  080067c0  00008060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200024c8  080067c0  000084c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001790a  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000281c  00000000  00000000  0001f996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  000221b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010db  00000000  00000000  00023710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002881d  00000000  00000000  000247eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001769c  00000000  00000000  0004d008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b653  00000000  00000000  000646a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fcf7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062ac  00000000  00000000  0017fd3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00185fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	080066b4 	.word	0x080066b4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	080066b4 	.word	0x080066b4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b096      	sub	sp, #88	@ 0x58
 80005f0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	char msg[64];
	uint32_t last_print = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 feb2 	bl	800135e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f855 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 fa5d 	bl	8000abc <MX_GPIO_Init>
  MX_DMA_Init();
 8000602:	f000 fa31 	bl	8000a68 <MX_DMA_Init>
  MX_HRTIM1_Init();
 8000606:	f000 f89b 	bl	8000740 <MX_HRTIM1_Init>
  MX_TIM3_Init();
 800060a:	f000 f985 	bl	8000918 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800060e:	f000 f9df 	bl	80009d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 8000612:	f000 fc3f 	bl	8000e94 <DWT_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000616:	2100      	movs	r1, #0
 8000618:	481b      	ldr	r0, [pc, #108]	@ (8000688 <main+0x9c>)
 800061a:	f003 fddb 	bl	80041d4 <HAL_TIM_PWM_Start>

  HAL_HRTIM_WaveformCountStart(&hhrtim1, HRTIM_TIMERID_TIMER_A);
 800061e:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000622:	481a      	ldr	r0, [pc, #104]	@ (800068c <main+0xa0>)
 8000624:	f001 ff9b 	bl	800255e <HAL_HRTIM_WaveformCountStart>

  start_capture();
 8000628:	f000 fa94 	bl	8000b54 <start_capture>
		uart_dump_capture();

		while(1);
	}
#else
	generate_fsk_test();
 800062c:	f000 fc06 	bl	8000e3c <generate_fsk_test>
    static uint32_t last_print = 0;

    if (HAL_GetTick() - last_print > 1000)  // every 1 second
 8000630:	f000 fefa 	bl	8001428 <HAL_GetTick>
 8000634:	4602      	mov	r2, r0
 8000636:	4b16      	ldr	r3, [pc, #88]	@ (8000690 <main+0xa4>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	1ad3      	subs	r3, r2, r3
 800063c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000640:	d9f4      	bls.n	800062c <main+0x40>
    {
        last_print = HAL_GetTick();
 8000642:	f000 fef1 	bl	8001428 <HAL_GetTick>
 8000646:	4603      	mov	r3, r0
 8000648:	4a11      	ldr	r2, [pc, #68]	@ (8000690 <main+0xa4>)
 800064a:	6013      	str	r3, [r2, #0]

        uint32_t cycles = max_cycles;
 800064c:	4b11      	ldr	r3, [pc, #68]	@ (8000694 <main+0xa8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	64bb      	str	r3, [r7, #72]	@ 0x48

        uint32_t time = (cycles * 1000000UL) / 170000000UL;
 8000652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000654:	4a10      	ldr	r2, [pc, #64]	@ (8000698 <main+0xac>)
 8000656:	fb02 f303 	mul.w	r3, r2, r3
 800065a:	4a10      	ldr	r2, [pc, #64]	@ (800069c <main+0xb0>)
 800065c:	fba2 2303 	umull	r2, r3, r2, r3
 8000660:	0e9b      	lsrs	r3, r3, #26
 8000662:	647b      	str	r3, [r7, #68]	@ 0x44

        int len = snprintf(msg, sizeof(msg),
 8000664:	4638      	mov	r0, r7
 8000666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800066c:	4a0c      	ldr	r2, [pc, #48]	@ (80006a0 <main+0xb4>)
 800066e:	2140      	movs	r1, #64	@ 0x40
 8000670:	f005 fb6c 	bl	8005d4c <sniprintf>
 8000674:	6438      	str	r0, [r7, #64]	@ 0x40
                           "MH %lu T: %lu us\r\n",
                           cycles, time);

        HAL_UART_Transmit(&huart1,
 8000676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000678:	b29a      	uxth	r2, r3
 800067a:	4639      	mov	r1, r7
 800067c:	f04f 33ff 	mov.w	r3, #4294967295
 8000680:	4808      	ldr	r0, [pc, #32]	@ (80006a4 <main+0xb8>)
 8000682:	f004 fcb7 	bl	8004ff4 <HAL_UART_Transmit>
  {
 8000686:	e7d1      	b.n	800062c <main+0x40>
 8000688:	200001d8 	.word	0x200001d8
 800068c:	2000007c 	.word	0x2000007c
 8000690:	20002370 	.word	0x20002370
 8000694:	20002368 	.word	0x20002368
 8000698:	000f4240 	.word	0x000f4240
 800069c:	650edca1 	.word	0x650edca1
 80006a0:	080066cc 	.word	0x080066cc
 80006a4:	20000224 	.word	0x20000224

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0318 	add.w	r3, r7, #24
 80006b2:	2238      	movs	r2, #56	@ 0x38
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f005 fb7e 	bl	8005db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ca:	2000      	movs	r0, #0
 80006cc:	f002 fcfa 	bl	80030c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d0:	2302      	movs	r3, #2
 80006d2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006da:	2340      	movs	r3, #64	@ 0x40
 80006dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e2:	2302      	movs	r3, #2
 80006e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80006e6:	2304      	movs	r3, #4
 80006e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006ea:	2355      	movs	r3, #85	@ 0x55
 80006ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ee:	2302      	movs	r3, #2
 80006f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006f2:	2302      	movs	r3, #2
 80006f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f6:	2302      	movs	r3, #2
 80006f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	f107 0318 	add.w	r3, r7, #24
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 fd94 	bl	800322c <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800070a:	f000 fc31 	bl	8000f70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	230f      	movs	r3, #15
 8000710:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2303      	movs	r3, #3
 8000714:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2104      	movs	r1, #4
 8000726:	4618      	mov	r0, r3
 8000728:	f003 f892 	bl	8003850 <HAL_RCC_ClockConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000732:	f000 fc1d 	bl	8000f70 <Error_Handler>
  }
}
 8000736:	bf00      	nop
 8000738:	3750      	adds	r7, #80	@ 0x50
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b0aa      	sub	sp, #168	@ 0xa8
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_EventCfgTypeDef pEventCfg = {0};
 8000746:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000756:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000764:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]
 8000774:	615a      	str	r2, [r3, #20]
 8000776:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2260      	movs	r2, #96	@ 0x60
 800077e:	2100      	movs	r1, #0
 8000780:	4618      	mov	r0, r3
 8000782:	f005 fb19 	bl	8005db8 <memset>
  HRTIM_CaptureCfgTypeDef pCaptureCfg = {0};
 8000786:	f04f 0200 	mov.w	r2, #0
 800078a:	f04f 0300 	mov.w	r3, #0
 800078e:	e9c7 2300 	strd	r2, r3, [r7]

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000792:	4b5f      	ldr	r3, [pc, #380]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 8000794:	4a5f      	ldr	r2, [pc, #380]	@ (8000914 <MX_HRTIM1_Init+0x1d4>)
 8000796:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000798:	4b5d      	ldr	r3, [pc, #372]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 800079a:	2200      	movs	r2, #0
 800079c:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800079e:	4b5c      	ldr	r3, [pc, #368]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80007a4:	485a      	ldr	r0, [pc, #360]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80007a6:	f001 fb81 	bl	8001eac <HAL_HRTIM_Init>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_HRTIM1_Init+0x74>
  {
    Error_Handler();
 80007b0:	f000 fbde 	bl	8000f70 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 80007b4:	210c      	movs	r1, #12
 80007b6:	4856      	ldr	r0, [pc, #344]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80007b8:	f001 fc48 	bl	800204c <HAL_HRTIM_DLLCalibrationStart>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_HRTIM1_Init+0x86>
  {
    Error_Handler();
 80007c2:	f000 fbd5 	bl	8000f70 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80007c6:	210a      	movs	r1, #10
 80007c8:	4851      	ldr	r0, [pc, #324]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80007ca:	f001 fc97 	bl	80020fc <HAL_HRTIM_PollForDLLCalibration>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_HRTIM1_Init+0x98>
  {
    Error_Handler();
 80007d4:	f000 fbcc 	bl	8000f70 <Error_Handler>
  }
  if (HAL_HRTIM_EventPrescalerConfig(&hhrtim1, HRTIM_EVENTPRESCALER_DIV1) != HAL_OK)
 80007d8:	2100      	movs	r1, #0
 80007da:	484d      	ldr	r0, [pc, #308]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80007dc:	f001 fd19 	bl	8002212 <HAL_HRTIM_EventPrescalerConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_HRTIM1_Init+0xaa>
  {
    Error_Handler();
 80007e6:	f000 fbc3 	bl	8000f70 <Error_Handler>
  }
  pEventCfg.Source = HRTIM_EEV7SRC_GPIO;
 80007ea:	2300      	movs	r3, #0
 80007ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pEventCfg.Polarity = HRTIM_EVENTPOLARITY_HIGH;
 80007f0:	2300      	movs	r3, #0
 80007f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pEventCfg.Sensitivity = HRTIM_EVENTSENSITIVITY_RISINGEDGE;
 80007f6:	2308      	movs	r3, #8
 80007f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pEventCfg.Filter = HRTIM_EVENTFILTER_NONE;
 80007fc:	2300      	movs	r3, #0
 80007fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_HRTIM_EventConfig(&hhrtim1, HRTIM_EVENT_7, &pEventCfg) != HAL_OK)
 8000802:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000806:	461a      	mov	r2, r3
 8000808:	2107      	movs	r1, #7
 800080a:	4841      	ldr	r0, [pc, #260]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 800080c:	f001 fcd2 	bl	80021b4 <HAL_HRTIM_EventConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_HRTIM1_Init+0xda>
  {
    Error_Handler();
 8000816:	f000 fbab 	bl	8000f70 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 800081a:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 800081e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000822:	2300      	movs	r3, #0
 8000824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000828:	2300      	movs	r3, #0
 800082a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800082e:	2308      	movs	r3, #8
 8000830:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000834:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000838:	461a      	mov	r2, r3
 800083a:	2100      	movs	r1, #0
 800083c:	4834      	ldr	r0, [pc, #208]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 800083e:	f001 fc91 	bl	8002164 <HAL_HRTIM_TimeBaseConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_HRTIM1_Init+0x10c>
  {
    Error_Handler();
 8000848:	f000 fb92 	bl	8000f70 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 800084c:	2300      	movs	r3, #0
 800084e:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000850:	2300      	movs	r3, #0
 8000852:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000856:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800085a:	461a      	mov	r2, r3
 800085c:	2100      	movs	r1, #0
 800085e:	482c      	ldr	r0, [pc, #176]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 8000860:	f001 fd9d 	bl	800239e <HAL_HRTIM_WaveformTimerControl>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_HRTIM1_Init+0x12e>
  {
    Error_Handler();
 800086a:	f000 fb81 	bl	8000f70 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_CPT1;
 8000872:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000876:	60fb      	str	r3, [r7, #12]
  pTimerCfg.DMASrcAddress = 0x0000;
 8000878:	2300      	movs	r3, #0
 800087a:	613b      	str	r3, [r7, #16]
  pTimerCfg.DMADstAddress = 0x0000;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  pTimerCfg.DMASize = 0x1;
 8000880:	2301      	movs	r3, #1
 8000882:	61bb      	str	r3, [r7, #24]
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000888:	2300      	movs	r3, #0
 800088a:	623b      	str	r3, [r7, #32]
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 800088c:	2300      	movs	r3, #0
 800088e:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000890:	2300      	movs	r3, #0
 8000892:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000894:	2300      	movs	r3, #0
 8000896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000898:	2300      	movs	r3, #0
 800089a:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 800089c:	2300      	movs	r3, #0
 800089e:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80008a0:	2300      	movs	r3, #0
 80008a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80008a4:	2300      	movs	r3, #0
 80008a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80008a8:	2300      	movs	r3, #0
 80008aa:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80008ac:	2300      	movs	r3, #0
 80008ae:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80008b4:	2300      	movs	r3, #0
 80008b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80008b8:	2300      	movs	r3, #0
 80008ba:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80008bc:	2300      	movs	r3, #0
 80008be:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80008c0:	2300      	movs	r3, #0
 80008c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80008c4:	2300      	movs	r3, #0
 80008c6:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80008cc:	f107 0308 	add.w	r3, r7, #8
 80008d0:	461a      	mov	r2, r3
 80008d2:	2100      	movs	r1, #0
 80008d4:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80008d6:	f001 fcd5 	bl	8002284 <HAL_HRTIM_WaveformTimerConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_HRTIM1_Init+0x1a4>
  {
    Error_Handler();
 80008e0:	f000 fb46 	bl	8000f70 <Error_Handler>
  }
  pCaptureCfg.Trigger = HRTIM_CAPTURETRIGGER_EEV_7;
 80008e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e8:	f04f 0300 	mov.w	r3, #0
 80008ec:	e9c7 2300 	strd	r2, r3, [r7]
  if (HAL_HRTIM_WaveformCaptureConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_CAPTUREUNIT_1, &pCaptureCfg) != HAL_OK)
 80008f0:	463b      	mov	r3, r7
 80008f2:	2201      	movs	r2, #1
 80008f4:	2100      	movs	r1, #0
 80008f6:	4806      	ldr	r0, [pc, #24]	@ (8000910 <MX_HRTIM1_Init+0x1d0>)
 80008f8:	f001 fd84 	bl	8002404 <HAL_HRTIM_WaveformCaptureConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_HRTIM1_Init+0x1c6>
  {
    Error_Handler();
 8000902:	f000 fb35 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	37a8      	adds	r7, #168	@ 0xa8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	2000007c 	.word	0x2000007c
 8000914:	40016800 	.word	0x40016800

08000918 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092a:	463b      	mov	r3, r7
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
 8000938:	615a      	str	r2, [r3, #20]
 800093a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800093c:	4b22      	ldr	r3, [pc, #136]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 800093e:	4a23      	ldr	r2, [pc, #140]	@ (80009cc <MX_TIM3_Init+0xb4>)
 8000940:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000942:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 8000944:	2200      	movs	r2, #0
 8000946:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b1f      	ldr	r3, [pc, #124]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1699;
 800094e:	4b1e      	ldr	r3, [pc, #120]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 8000950:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8000954:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000956:	4b1c      	ldr	r3, [pc, #112]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800095c:	4b1a      	ldr	r3, [pc, #104]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000962:	4819      	ldr	r0, [pc, #100]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 8000964:	f003 fbde 	bl	8004124 <HAL_TIM_PWM_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800096e:	f000 faff 	bl	8000f70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	4811      	ldr	r0, [pc, #68]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 8000982:	f004 fa51 	bl	8004e28 <HAL_TIMEx_MasterConfigSynchronization>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800098c:	f000 faf0 	bl	8000f70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000990:	2360      	movs	r3, #96	@ 0x60
 8000992:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 850;
 8000994:	f240 3352 	movw	r3, #850	@ 0x352
 8000998:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800099e:	2300      	movs	r3, #0
 80009a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009a2:	463b      	mov	r3, r7
 80009a4:	2200      	movs	r2, #0
 80009a6:	4619      	mov	r1, r3
 80009a8:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 80009aa:	f003 fd25 	bl	80043f8 <HAL_TIM_PWM_ConfigChannel>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80009b4:	f000 fadc 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009b8:	4803      	ldr	r0, [pc, #12]	@ (80009c8 <MX_TIM3_Init+0xb0>)
 80009ba:	f000 fb97 	bl	80010ec <HAL_TIM_MspPostInit>

}
 80009be:	bf00      	nop
 80009c0:	3728      	adds	r7, #40	@ 0x28
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200001d8 	.word	0x200001d8
 80009cc:	40000400 	.word	0x40000400

080009d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d4:	4b22      	ldr	r3, [pc, #136]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009d6:	4a23      	ldr	r2, [pc, #140]	@ (8000a64 <MX_USART1_UART_Init+0x94>)
 80009d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009da:	4b21      	ldr	r3, [pc, #132]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009f6:	220c      	movs	r2, #12
 80009f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a00:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a06:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a12:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a18:	4811      	ldr	r0, [pc, #68]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a1a:	f004 fa9b 	bl	8004f54 <HAL_UART_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a24:	f000 faa4 	bl	8000f70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	480d      	ldr	r0, [pc, #52]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a2c:	f005 f8c4 	bl	8005bb8 <HAL_UARTEx_SetTxFifoThreshold>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a36:	f000 fa9b 	bl	8000f70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4808      	ldr	r0, [pc, #32]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a3e:	f005 f8f9 	bl	8005c34 <HAL_UARTEx_SetRxFifoThreshold>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a48:	f000 fa92 	bl	8000f70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a4c:	4804      	ldr	r0, [pc, #16]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a4e:	f005 f87a 	bl	8005b46 <HAL_UARTEx_DisableFifoMode>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a58:	f000 fa8a 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000224 	.word	0x20000224
 8000a64:	40013800 	.word	0x40013800

08000a68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000a6e:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a72:	4a11      	ldr	r2, [pc, #68]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a74:	f043 0304 	orr.w	r3, r3, #4
 8000a78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a7e:	f003 0304 	and.w	r3, r3, #4
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a86:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_DMA_Init+0x50>)
 8000a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	200b      	movs	r0, #11
 8000aa4:	f000 fda7 	bl	80015f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aa8:	200b      	movs	r0, #11
 8000aaa:	f000 fdbe 	bl	800162a <HAL_NVIC_EnableIRQ>

}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40021000 	.word	0x40021000

08000abc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
 8000ad0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aea:	4b19      	ldr	r3, [pc, #100]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aee:	4a18      	ldr	r2, [pc, #96]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000af0:	f043 0304 	orr.w	r3, r3, #4
 8000af4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af6:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	f003 0304 	and.w	r3, r3, #4
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b06:	4a12      	ldr	r2, [pc, #72]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0e:	4b10      	ldr	r3, [pc, #64]	@ (8000b50 <MX_GPIO_Init+0x94>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b24:	f001 f990 	bl	8001e48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3a:	f107 030c 	add.w	r3, r7, #12
 8000b3e:	4619      	mov	r1, r3
 8000b40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b44:	f000 fffe 	bl	8001b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b48:	bf00      	nop
 8000b4a:	3720      	adds	r7, #32
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40021000 	.word	0x40021000

08000b54 <start_capture>:

/* USER CODE BEGIN 4 */

void start_capture(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
    HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].CNTxR = 0;
 8000b58:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <start_capture+0x4c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].TIMxDIER |=
 8000b60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <start_capture+0x4c>)
 8000b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba0 <start_capture+0x4c>)
 8000b68:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b6c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
        HRTIM_TIMDIER_CPT1DE;

    hdma_hrtim1_a.XferHalfCpltCallback = HAL_DMA_XferHalfCpltCallback;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <start_capture+0x50>)
 8000b72:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <start_capture+0x54>)
 8000b74:	631a      	str	r2, [r3, #48]	@ 0x30
    hdma_hrtim1_a.XferCpltCallback     = HAL_DMA_XferCpltCallback;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <start_capture+0x50>)
 8000b78:	4a0c      	ldr	r2, [pc, #48]	@ (8000bac <start_capture+0x58>)
 8000b7a:	62da      	str	r2, [r3, #44]	@ 0x2c

//    hdma_hrtim1_a.Init.Mode = DMA_CIRCULAR;
//    HAL_DMA_Init(&hdma_hrtim1_a);

    /* Enable Half Transfer interrupt */
    __HAL_DMA_ENABLE_IT(&hdma_hrtim1_a, DMA_IT_HT);
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <start_capture+0x50>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <start_capture+0x50>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f042 0204 	orr.w	r2, r2, #4
 8000b8a:	601a      	str	r2, [r3, #0]
//		(uint32_t)&HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].CPT1xR,
//        (uint32_t )hrtim_capture_buf,
//        CAPTURE_SAMPLES
//    );

    HAL_DMA_Start_IT(&hdma_hrtim1_a,
 8000b8c:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <start_capture+0x5c>)
 8000b8e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000b92:	4908      	ldr	r1, [pc, #32]	@ (8000bb4 <start_capture+0x60>)
 8000b94:	4803      	ldr	r0, [pc, #12]	@ (8000ba4 <start_capture+0x50>)
 8000b96:	f000 fe0b 	bl	80017b0 <HAL_DMA_Start_IT>
  		  (uint32_t)&HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].CPT1xR,
  		  (uint32_t)hrtim_capture_buf, CAPTURE_SAMPLES
  		  );

#endif
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40016800 	.word	0x40016800
 8000ba4:	20000178 	.word	0x20000178
 8000ba8:	08000ec9 	.word	0x08000ec9
 8000bac:	08000f1d 	.word	0x08000f1d
 8000bb0:	200002b8 	.word	0x200002b8
 8000bb4:	400168b0 	.word	0x400168b0

08000bb8 <process_block>:
#if !OFFLINE_CAPTURE_MODE



void process_block(uint32_t start, uint32_t length)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < length; i++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
 8000bc6:	e035      	b.n	8000c34 <process_block+0x7c>
    {
        uint32_t curr = hrtim_capture_buf[start + i];
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	4413      	add	r3, r2
 8000bce:	4a1e      	ldr	r2, [pc, #120]	@ (8000c48 <process_block+0x90>)
 8000bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd4:	617b      	str	r3, [r7, #20]
        uint32_t period;

        if (curr >= prev_timestamp)
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <process_block+0x94>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	697a      	ldr	r2, [r7, #20]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d305      	bcc.n	8000bec <process_block+0x34>
            period = curr - prev_timestamp;
 8000be0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c4c <process_block+0x94>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	697a      	ldr	r2, [r7, #20]
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	61bb      	str	r3, [r7, #24]
 8000bea:	e006      	b.n	8000bfa <process_block+0x42>
        else
            period = (HRTIM_TIMER_MAX - prev_timestamp) + curr + 1;
 8000bec:	4b17      	ldr	r3, [pc, #92]	@ (8000c4c <process_block+0x94>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000bf8:	61bb      	str	r3, [r7, #24]

        period = (period) / 32;	//(period * RES) / 32, TO avoid floating point multiplication, removed *RES. So 1unit = 5.8823ns ,
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	095b      	lsrs	r3, r3, #5
 8000bfe:	61bb      	str	r3, [r7, #24]
        						// All calculations are done based on SYSCLK cycles, instead of time or HRTIM cycles
        prev_timestamp = curr;
 8000c00:	4a12      	ldr	r2, [pc, #72]	@ (8000c4c <process_block+0x94>)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	6013      	str	r3, [r2, #0]

        uint32_t ma = moving_average_16(period);
 8000c06:	69b8      	ldr	r0, [r7, #24]
 8000c08:	f000 f822 	bl	8000c50 <moving_average_16>
 8000c0c:	6138      	str	r0, [r7, #16]

        uint32_t delta = delayed_abs_diff(ma);
 8000c0e:	6938      	ldr	r0, [r7, #16]
 8000c10:	f000 f8b8 	bl	8000d84 <delayed_abs_diff>
 8000c14:	60f8      	str	r0, [r7, #12]

        if (delta > DELTA_MIN && delta < DELTA_MAX)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	2b05      	cmp	r3, #5
 8000c1a:	d908      	bls.n	8000c2e <process_block+0x76>
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	2b3c      	cmp	r3, #60	@ 0x3c
 8000c20:	d805      	bhi.n	8000c2e <process_block+0x76>
        {
            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c2a:	f001 f925 	bl	8001e78 <HAL_GPIO_TogglePin>
    for (uint32_t i = 0; i < length; i++)
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3301      	adds	r3, #1
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	69fa      	ldr	r2, [r7, #28]
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d3c5      	bcc.n	8000bc8 <process_block+0x10>
//        else
//        {
//            // bit = 0
//        }
    }
}
 8000c3c:	bf00      	nop
 8000c3e:	bf00      	nop
 8000c40:	3720      	adds	r7, #32
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200002b8 	.word	0x200002b8
 8000c4c:	2000236c 	.word	0x2000236c

08000c50 <moving_average_16>:
}

#endif

static inline uint32_t moving_average_16(uint32_t new_value)
{
 8000c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c54:	b08a      	sub	sp, #40	@ 0x28
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6278      	str	r0, [r7, #36]	@ 0x24
    if (ma_filled < MA_WINDOW)
 8000c5a:	4b46      	ldr	r3, [pc, #280]	@ (8000d74 <moving_average_16+0x124>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b0f      	cmp	r3, #15
 8000c60:	d83a      	bhi.n	8000cd8 <moving_average_16+0x88>
    {
        ma_buffer[ma_index++] = new_value;
 8000c62:	4b45      	ldr	r3, [pc, #276]	@ (8000d78 <moving_average_16+0x128>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	b2d1      	uxtb	r1, r2
 8000c6a:	4a43      	ldr	r2, [pc, #268]	@ (8000d78 <moving_average_16+0x128>)
 8000c6c:	7011      	strb	r1, [r2, #0]
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4a42      	ldr	r2, [pc, #264]	@ (8000d7c <moving_average_16+0x12c>)
 8000c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c74:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        ma_sum += new_value;
 8000c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	469a      	mov	sl, r3
 8000c7e:	4693      	mov	fp, r2
 8000c80:	4b3f      	ldr	r3, [pc, #252]	@ (8000d80 <moving_average_16+0x130>)
 8000c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c86:	eb1a 0102 	adds.w	r1, sl, r2
 8000c8a:	61b9      	str	r1, [r7, #24]
 8000c8c:	eb4b 0303 	adc.w	r3, fp, r3
 8000c90:	61fb      	str	r3, [r7, #28]
 8000c92:	4b3b      	ldr	r3, [pc, #236]	@ (8000d80 <moving_average_16+0x130>)
 8000c94:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8000c98:	e9c3 1200 	strd	r1, r2, [r3]
        ma_filled++;
 8000c9c:	4b35      	ldr	r3, [pc, #212]	@ (8000d74 <moving_average_16+0x124>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b33      	ldr	r3, [pc, #204]	@ (8000d74 <moving_average_16+0x124>)
 8000ca6:	701a      	strb	r2, [r3, #0]

        if (ma_index >= MA_WINDOW)
 8000ca8:	4b33      	ldr	r3, [pc, #204]	@ (8000d78 <moving_average_16+0x128>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d902      	bls.n	8000cb6 <moving_average_16+0x66>
            ma_index = 0;
 8000cb0:	4b31      	ldr	r3, [pc, #196]	@ (8000d78 <moving_average_16+0x128>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]

        return ma_sum / ma_filled;   // ramp-up phase
 8000cb6:	4b32      	ldr	r3, [pc, #200]	@ (8000d80 <moving_average_16+0x130>)
 8000cb8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8000d74 <moving_average_16+0x124>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	613b      	str	r3, [r7, #16]
 8000cc6:	617a      	str	r2, [r7, #20]
 8000cc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ccc:	f7ff faf8 	bl	80002c0 <__aeabi_uldivmod>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	e047      	b.n	8000d68 <moving_average_16+0x118>
    }

    /* subtract oldest */
    ma_sum -= ma_buffer[ma_index];
 8000cd8:	4b29      	ldr	r3, [pc, #164]	@ (8000d80 <moving_average_16+0x130>)
 8000cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cde:	4926      	ldr	r1, [pc, #152]	@ (8000d78 <moving_average_16+0x128>)
 8000ce0:	7809      	ldrb	r1, [r1, #0]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	4925      	ldr	r1, [pc, #148]	@ (8000d7c <moving_average_16+0x12c>)
 8000ce6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8000cea:	2000      	movs	r0, #0
 8000cec:	4688      	mov	r8, r1
 8000cee:	4681      	mov	r9, r0
 8000cf0:	ebb2 0108 	subs.w	r1, r2, r8
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	eb63 0309 	sbc.w	r3, r3, r9
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	4b20      	ldr	r3, [pc, #128]	@ (8000d80 <moving_average_16+0x130>)
 8000cfe:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000d02:	e9c3 1200 	strd	r1, r2, [r3]

    /* insert newest */
    ma_buffer[ma_index] = new_value;
 8000d06:	4b1c      	ldr	r3, [pc, #112]	@ (8000d78 <moving_average_16+0x128>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000d7c <moving_average_16+0x12c>)
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    ma_sum += new_value;
 8000d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d16:	2200      	movs	r2, #0
 8000d18:	461c      	mov	r4, r3
 8000d1a:	4615      	mov	r5, r2
 8000d1c:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <moving_average_16+0x130>)
 8000d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d22:	18a1      	adds	r1, r4, r2
 8000d24:	6039      	str	r1, [r7, #0]
 8000d26:	eb45 0303 	adc.w	r3, r5, r3
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <moving_average_16+0x130>)
 8000d2e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000d32:	e9c3 1200 	strd	r1, r2, [r3]

    ma_index++;
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <moving_average_16+0x128>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <moving_average_16+0x128>)
 8000d40:	701a      	strb	r2, [r3, #0]
    if (ma_index >= MA_WINDOW)
 8000d42:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <moving_average_16+0x128>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b0f      	cmp	r3, #15
 8000d48:	d902      	bls.n	8000d50 <moving_average_16+0x100>
        ma_index = 0;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <moving_average_16+0x128>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]

    return (uint32_t)(ma_sum >> 4);   // divide by 16
 8000d50:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <moving_average_16+0x130>)
 8000d52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d56:	f04f 0200 	mov.w	r2, #0
 8000d5a:	f04f 0300 	mov.w	r3, #0
 8000d5e:	0902      	lsrs	r2, r0, #4
 8000d60:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8000d64:	090b      	lsrs	r3, r1, #4
 8000d66:	4613      	mov	r3, r2
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3728      	adds	r7, #40	@ 0x28
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000d72:	bf00      	nop
 8000d74:	20002301 	.word	0x20002301
 8000d78:	20002300 	.word	0x20002300
 8000d7c:	200022b8 	.word	0x200022b8
 8000d80:	200022f8 	.word	0x200022f8

08000d84 <delayed_abs_diff>:

static inline uint32_t delayed_abs_diff(uint32_t new_ma)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
    uint32_t old_ma = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
    uint32_t diff = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]

    if (delay_filled < DELAY)
 8000d94:	4b26      	ldr	r3, [pc, #152]	@ (8000e30 <delayed_abs_diff+0xac>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b17      	cmp	r3, #23
 8000d9a:	d819      	bhi.n	8000dd0 <delayed_abs_diff+0x4c>
    {
        ma_delay_buffer[delay_index++] = new_ma;
 8000d9c:	4b25      	ldr	r3, [pc, #148]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	1c5a      	adds	r2, r3, #1
 8000da2:	b2d1      	uxtb	r1, r2
 8000da4:	4a23      	ldr	r2, [pc, #140]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000da6:	7011      	strb	r1, [r2, #0]
 8000da8:	4619      	mov	r1, r3
 8000daa:	4a23      	ldr	r2, [pc, #140]	@ (8000e38 <delayed_abs_diff+0xb4>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        delay_filled++;
 8000db2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <delayed_abs_diff+0xac>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	3301      	adds	r3, #1
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <delayed_abs_diff+0xac>)
 8000dbc:	701a      	strb	r2, [r3, #0]

        if (delay_index >= DELAY)
 8000dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b17      	cmp	r3, #23
 8000dc4:	d902      	bls.n	8000dcc <delayed_abs_diff+0x48>
            delay_index = 0;
 8000dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	701a      	strb	r2, [r3, #0]

        return 0;   // not enough data yet
 8000dcc:	2300      	movs	r3, #0
 8000dce:	e028      	b.n	8000e22 <delayed_abs_diff+0x9e>
    }

    old_ma = ma_delay_buffer[delay_index];
 8000dd0:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <delayed_abs_diff+0xb4>)
 8000dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ddc:	60bb      	str	r3, [r7, #8]

    ma_delay_buffer[delay_index] = new_ma;
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4a14      	ldr	r2, [pc, #80]	@ (8000e38 <delayed_abs_diff+0xb4>)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    delay_index++;
 8000dec:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	3301      	adds	r3, #1
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000df6:	701a      	strb	r2, [r3, #0]
    if (delay_index >= DELAY)
 8000df8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b17      	cmp	r3, #23
 8000dfe:	d902      	bls.n	8000e06 <delayed_abs_diff+0x82>
        delay_index = 0;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	@ (8000e34 <delayed_abs_diff+0xb0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]

    if (new_ma > old_ma)
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d904      	bls.n	8000e18 <delayed_abs_diff+0x94>
        diff = new_ma - old_ma;
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	e003      	b.n	8000e20 <delayed_abs_diff+0x9c>
    else
        diff = old_ma - new_ma;
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	60fb      	str	r3, [r7, #12]

    return diff;
 8000e20:	68fb      	ldr	r3, [r7, #12]
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20002365 	.word	0x20002365
 8000e34:	20002364 	.word	0x20002364
 8000e38:	20002304 	.word	0x20002304

08000e3c <generate_fsk_test>:


void generate_fsk_test(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
    static uint8_t bit = 0;

    if (bit)
 8000e40:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <generate_fsk_test+0x50>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <generate_fsk_test+0x2a>
    {
        __HAL_TIM_SET_AUTORELOAD(&htim3, 894);   // 190 kHz
 8000e48:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f240 327e 	movw	r2, #894	@ 0x37e
 8000e50:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e52:	4b0f      	ldr	r3, [pc, #60]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e54:	f240 327e 	movw	r2, #894	@ 0x37e
 8000e58:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 447);
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f240 12bf 	movw	r2, #447	@ 0x1bf
 8000e62:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_AUTORELOAD(&htim3, 339);  // 120 kHz
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 170);
    }

//    bit ^= 1;
}
 8000e64:	e00c      	b.n	8000e80 <generate_fsk_test+0x44>
        __HAL_TIM_SET_AUTORELOAD(&htim3, 339);  // 120 kHz
 8000e66:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f240 1253 	movw	r2, #339	@ 0x153
 8000e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e70:	4b07      	ldr	r3, [pc, #28]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e72:	f240 1253 	movw	r2, #339	@ 0x153
 8000e76:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 170);
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <generate_fsk_test+0x54>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	22aa      	movs	r2, #170	@ 0xaa
 8000e7e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	20002374 	.word	0x20002374
 8000e90:	200001d8 	.word	0x200001d8

08000e94 <DWT_Init>:

void DWT_Init(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
    /* Enable TRC (Trace) */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e98:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <DWT_Init+0x2c>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	4a08      	ldr	r2, [pc, #32]	@ (8000ec0 <DWT_Init+0x2c>)
 8000e9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ea2:	60d3      	str	r3, [r2, #12]

    /* Reset cycle counter */
    DWT->CYCCNT = 0;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <DWT_Init+0x30>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	605a      	str	r2, [r3, #4]

    /* Enable cycle counter */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <DWT_Init+0x30>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <DWT_Init+0x30>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6013      	str	r3, [r2, #0]
}
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000edf0 	.word	0xe000edf0
 8000ec4:	e0001000 	.word	0xe0001000

08000ec8 <HAL_DMA_XferHalfCpltCallback>:

void HAL_DMA_XferHalfCpltCallback(DMA_HandleTypeDef *hdma)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	uint32_t start = DWT->CYCCNT;
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <HAL_DMA_XferHalfCpltCallback+0x48>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	617b      	str	r3, [r7, #20]
    if (hdma == &hdma_hrtim1_a)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8000f14 <HAL_DMA_XferHalfCpltCallback+0x4c>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d104      	bne.n	8000ee8 <HAL_DMA_XferHalfCpltCallback+0x20>
    {
        process_block(0, CAPTURE_SAMPLES / 2);
 8000ede:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff fe68 	bl	8000bb8 <process_block>
    }
    uint32_t end = DWT->CYCCNT;
 8000ee8:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <HAL_DMA_XferHalfCpltCallback+0x48>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	613b      	str	r3, [r7, #16]

    uint32_t cycles = end - start;
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	60fb      	str	r3, [r7, #12]


    if (cycles > max_cycles)
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <HAL_DMA_XferHalfCpltCallback+0x50>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d902      	bls.n	8000f06 <HAL_DMA_XferHalfCpltCallback+0x3e>
    	max_cycles = cycles;
 8000f00:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <HAL_DMA_XferHalfCpltCallback+0x50>)
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	6013      	str	r3, [r2, #0]
}
 8000f06:	bf00      	nop
 8000f08:	3718      	adds	r7, #24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	e0001000 	.word	0xe0001000
 8000f14:	20000178 	.word	0x20000178
 8000f18:	20002368 	.word	0x20002368

08000f1c <HAL_DMA_XferCpltCallback>:

void HAL_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
        HAL_DMA_Abort(&hdma_hrtim1_a);

        capture_done = 1;
    }
#else
	uint32_t start = DWT->CYCCNT;
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <HAL_DMA_XferCpltCallback+0x48>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	617b      	str	r3, [r7, #20]
    if (hdma == &hdma_hrtim1_a)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f68 <HAL_DMA_XferCpltCallback+0x4c>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d105      	bne.n	8000f3e <HAL_DMA_XferCpltCallback+0x22>
    {
        process_block(CAPTURE_SAMPLES / 2, CAPTURE_SAMPLES / 2);
 8000f32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f36:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f3a:	f7ff fe3d 	bl	8000bb8 <process_block>
    }
    uint32_t end = DWT->CYCCNT;
 8000f3e:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <HAL_DMA_XferCpltCallback+0x48>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	613b      	str	r3, [r7, #16]

    uint32_t cycles = end - start;
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	60fb      	str	r3, [r7, #12]

    if (cycles > max_cycles)
 8000f4c:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <HAL_DMA_XferCpltCallback+0x50>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d902      	bls.n	8000f5c <HAL_DMA_XferCpltCallback+0x40>
    	max_cycles = cycles;
 8000f56:	4a05      	ldr	r2, [pc, #20]	@ (8000f6c <HAL_DMA_XferCpltCallback+0x50>)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6013      	str	r3, [r2, #0]
#endif
}
 8000f5c:	bf00      	nop
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	e0001000 	.word	0xe0001000
 8000f68:	20000178 	.word	0x20000178
 8000f6c:	20002368 	.word	0x20002368

08000f70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f74:	b672      	cpsid	i
}
 8000f76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <Error_Handler+0x8>

08000f7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f86:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9e:	4a08      	ldr	r2, [pc, #32]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000fb2:	f002 f92b 	bl	800320c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <HAL_HRTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhrtim: HRTIM handle pointer
  * @retval None
  */
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	@ 0x28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8001098 <HAL_HRTIM_MspInit+0xd4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d154      	bne.n	8001090 <HAL_HRTIM_MspInit+0xcc>
  {
    /* USER CODE BEGIN HRTIM1_MspInit 0 */

    /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fea:	4a2c      	ldr	r2, [pc, #176]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 8000fec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ff0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 8000ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	4b27      	ldr	r3, [pc, #156]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001002:	4a26      	ldr	r2, [pc, #152]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 8001004:	f043 0302 	orr.w	r3, r3, #2
 8001008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100a:	4b24      	ldr	r3, [pc, #144]	@ (800109c <HAL_HRTIM_MspInit+0xd8>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
    /**HRTIM1 GPIO Configuration
    PB4     ------> HRTIM1_EEV7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001016:	2310      	movs	r3, #16
 8001018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001026:	230d      	movs	r3, #13
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	481b      	ldr	r0, [pc, #108]	@ (80010a0 <HAL_HRTIM_MspInit+0xdc>)
 8001032:	f000 fd87 	bl	8001b44 <HAL_GPIO_Init>

    /* HRTIM1 DMA Init */
    /* HRTIM1_A Init */
    hdma_hrtim1_a.Instance = DMA1_Channel1;
 8001036:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001038:	4a1b      	ldr	r2, [pc, #108]	@ (80010a8 <HAL_HRTIM_MspInit+0xe4>)
 800103a:	601a      	str	r2, [r3, #0]
    hdma_hrtim1_a.Init.Request = DMA_REQUEST_HRTIM1_A;
 800103c:	4b19      	ldr	r3, [pc, #100]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 800103e:	2260      	movs	r2, #96	@ 0x60
 8001040:	605a      	str	r2, [r3, #4]
    hdma_hrtim1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001042:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
    hdma_hrtim1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001048:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
    hdma_hrtim1_a.Init.MemInc = DMA_MINC_ENABLE;
 800104e:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001050:	2280      	movs	r2, #128	@ 0x80
 8001052:	611a      	str	r2, [r3, #16]
    hdma_hrtim1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001054:	4b13      	ldr	r3, [pc, #76]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800105a:	615a      	str	r2, [r3, #20]
    hdma_hrtim1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 800105e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001062:	619a      	str	r2, [r3, #24]
    hdma_hrtim1_a.Init.Mode = DMA_CIRCULAR;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001066:	2220      	movs	r2, #32
 8001068:	61da      	str	r2, [r3, #28]
    hdma_hrtim1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800106a:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 800106c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001070:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_hrtim1_a) != HAL_OK)
 8001072:	480c      	ldr	r0, [pc, #48]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001074:	f000 faf4 	bl	8001660 <HAL_DMA_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_HRTIM_MspInit+0xbe>
    {
      Error_Handler();
 800107e:	f7ff ff77 	bl	8000f70 <Error_Handler>
    }

    __HAL_LINKDMA(hhrtim,hdmaTimerA,hdma_hrtim1_a);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a07      	ldr	r2, [pc, #28]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 8001086:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800108a:	4a06      	ldr	r2, [pc, #24]	@ (80010a4 <HAL_HRTIM_MspInit+0xe0>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001090:	bf00      	nop
 8001092:	3728      	adds	r7, #40	@ 0x28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40016800 	.word	0x40016800
 800109c:	40021000 	.word	0x40021000
 80010a0:	48000400 	.word	0x48000400
 80010a4:	20000178 	.word	0x20000178
 80010a8:	40020008 	.word	0x40020008

080010ac <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0a      	ldr	r2, [pc, #40]	@ (80010e4 <HAL_TIM_PWM_MspInit+0x38>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d10b      	bne.n	80010d6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010be:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80010c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c2:	4a09      	ldr	r2, [pc, #36]	@ (80010e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40000400 	.word	0x40000400
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 030c 	add.w	r3, r7, #12
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
 8001102:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a11      	ldr	r2, [pc, #68]	@ (8001150 <HAL_TIM_MspPostInit+0x64>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d11c      	bne.n	8001148 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <HAL_TIM_MspPostInit+0x68>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	4a10      	ldr	r2, [pc, #64]	@ (8001154 <HAL_TIM_MspPostInit+0x68>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <HAL_TIM_MspPostInit+0x68>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001126:	2340      	movs	r3, #64	@ 0x40
 8001128:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001136:	2302      	movs	r3, #2
 8001138:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	4619      	mov	r1, r3
 8001140:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001144:	f000 fcfe 	bl	8001b44 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40000400 	.word	0x40000400
 8001154:	40021000 	.word	0x40021000

08001158 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b09e      	sub	sp, #120	@ 0x78
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	2254      	movs	r2, #84	@ 0x54
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f004 fe1d 	bl	8005db8 <memset>
  if(huart->Instance==USART1)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a1e      	ldr	r2, [pc, #120]	@ (80011fc <HAL_UART_MspInit+0xa4>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d135      	bne.n	80011f4 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001188:	2301      	movs	r3, #1
 800118a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4618      	mov	r0, r3
 8001196:	f002 fd77 	bl	8003c88 <HAL_RCCEx_PeriphCLKConfig>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011a0:	f7ff fee6 	bl	8000f70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011a8:	4a15      	ldr	r2, [pc, #84]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011c2:	f043 0304 	orr.w	r3, r3, #4
 80011c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001200 <HAL_UART_MspInit+0xa8>)
 80011ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80011d4:	2330      	movs	r3, #48	@ 0x30
 80011d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e0:	2300      	movs	r3, #0
 80011e2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011e4:	2307      	movs	r3, #7
 80011e6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011ec:	4619      	mov	r1, r3
 80011ee:	4805      	ldr	r0, [pc, #20]	@ (8001204 <HAL_UART_MspInit+0xac>)
 80011f0:	f000 fca8 	bl	8001b44 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80011f4:	bf00      	nop
 80011f6:	3778      	adds	r7, #120	@ 0x78
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40013800 	.word	0x40013800
 8001200:	40021000 	.word	0x40021000
 8001204:	48000800 	.word	0x48000800

08001208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <NMI_Handler+0x4>

08001210 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <HardFault_Handler+0x4>

08001218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <MemManage_Handler+0x4>

08001220 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <BusFault_Handler+0x4>

08001228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <UsageFault_Handler+0x4>

08001230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800125e:	f000 f8d1 	bl	8001404 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
    }

#endif
#endif
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_hrtim1_a);
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <DMA1_Channel1_IRQHandler+0x10>)
 800126e:	f000 fb1a 	bl	80018a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000178 	.word	0x20000178

0800127c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001284:	4a14      	ldr	r2, [pc, #80]	@ (80012d8 <_sbrk+0x5c>)
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <_sbrk+0x60>)
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001290:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <_sbrk+0x64>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d102      	bne.n	800129e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <_sbrk+0x64>)
 800129a:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <_sbrk+0x68>)
 800129c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129e:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <_sbrk+0x64>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d207      	bcs.n	80012bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012ac:	f004 fd8c 	bl	8005dc8 <__errno>
 80012b0:	4603      	mov	r3, r0
 80012b2:	220c      	movs	r2, #12
 80012b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	e009      	b.n	80012d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012bc:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <_sbrk+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012c2:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	4a05      	ldr	r2, [pc, #20]	@ (80012e0 <_sbrk+0x64>)
 80012cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ce:	68fb      	ldr	r3, [r7, #12]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20020000 	.word	0x20020000
 80012dc:	00000400 	.word	0x00000400
 80012e0:	20002378 	.word	0x20002378
 80012e4:	200024c8 	.word	0x200024c8

080012e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <SystemInit+0x20>)
 80012ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f2:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <SystemInit+0x20>)
 80012f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800130c:	480d      	ldr	r0, [pc, #52]	@ (8001344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800130e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001310:	f7ff ffea 	bl	80012e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001314:	480c      	ldr	r0, [pc, #48]	@ (8001348 <LoopForever+0x6>)
  ldr r1, =_edata
 8001316:	490d      	ldr	r1, [pc, #52]	@ (800134c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001318:	4a0d      	ldr	r2, [pc, #52]	@ (8001350 <LoopForever+0xe>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800131c:	e002      	b.n	8001324 <LoopCopyDataInit>

0800131e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800131e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001322:	3304      	adds	r3, #4

08001324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001328:	d3f9      	bcc.n	800131e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132a:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800132c:	4c0a      	ldr	r4, [pc, #40]	@ (8001358 <LoopForever+0x16>)
  movs r3, #0
 800132e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001330:	e001      	b.n	8001336 <LoopFillZerobss>

08001332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001334:	3204      	adds	r2, #4

08001336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001338:	d3fb      	bcc.n	8001332 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800133a:	f004 fd4b 	bl	8005dd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800133e:	f7ff f955 	bl	80005ec <main>

08001342 <LoopForever>:

LoopForever:
    b LoopForever
 8001342:	e7fe      	b.n	8001342 <LoopForever>
  ldr   r0, =_estack
 8001344:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800134c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001350:	08006764 	.word	0x08006764
  ldr r2, =_sbss
 8001354:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001358:	200024c8 	.word	0x200024c8

0800135c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC1_2_IRQHandler>

0800135e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001368:	2003      	movs	r0, #3
 800136a:	f000 f939 	bl	80015e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800136e:	200f      	movs	r0, #15
 8001370:	f000 f80e 	bl	8001390 <HAL_InitTick>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d002      	beq.n	8001380 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	71fb      	strb	r3, [r7, #7]
 800137e:	e001      	b.n	8001384 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001380:	f7ff fdfc 	bl	8000f7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001384:	79fb      	ldrb	r3, [r7, #7]

}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001398:	2300      	movs	r3, #0
 800139a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <HAL_InitTick+0x68>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d022      	beq.n	80013ea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80013a4:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <HAL_InitTick+0x6c>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <HAL_InitTick+0x68>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80013b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80013b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 f944 	bl	8001646 <HAL_SYSTICK_Config>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d10f      	bne.n	80013e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b0f      	cmp	r3, #15
 80013c8:	d809      	bhi.n	80013de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ca:	2200      	movs	r2, #0
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	f04f 30ff 	mov.w	r0, #4294967295
 80013d2:	f000 f910 	bl	80015f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_InitTick+0x70>)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	e007      	b.n	80013ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	73fb      	strb	r3, [r7, #15]
 80013e2:	e004      	b.n	80013ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	e001      	b.n	80013ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000008 	.word	0x20000008
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000004 	.word	0x20000004

08001404 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001408:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <HAL_IncTick+0x1c>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <HAL_IncTick+0x20>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4413      	add	r3, r2
 8001412:	4a03      	ldr	r2, [pc, #12]	@ (8001420 <HAL_IncTick+0x1c>)
 8001414:	6013      	str	r3, [r2, #0]
}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	2000237c 	.word	0x2000237c
 8001424:	20000008 	.word	0x20000008

08001428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return uwTick;
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <HAL_GetTick+0x14>)
 800142e:	681b      	ldr	r3, [r3, #0]
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	2000237c 	.word	0x2000237c

08001440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <__NVIC_SetPriorityGrouping+0x44>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800145c:	4013      	ands	r3, r2
 800145e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001468:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800146c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001472:	4a04      	ldr	r2, [pc, #16]	@ (8001484 <__NVIC_SetPriorityGrouping+0x44>)
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	60d3      	str	r3, [r2, #12]
}
 8001478:	bf00      	nop
 800147a:	3714      	adds	r7, #20
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800148c:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <__NVIC_GetPriorityGrouping+0x18>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	0a1b      	lsrs	r3, r3, #8
 8001492:	f003 0307 	and.w	r3, r3, #7
}
 8001496:	4618      	mov	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000ed00 	.word	0xe000ed00

080014a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	db0b      	blt.n	80014ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	f003 021f 	and.w	r2, r3, #31
 80014bc:	4907      	ldr	r1, [pc, #28]	@ (80014dc <__NVIC_EnableIRQ+0x38>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	095b      	lsrs	r3, r3, #5
 80014c4:	2001      	movs	r0, #1
 80014c6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000e100 	.word	0xe000e100

080014e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db0a      	blt.n	800150a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	490c      	ldr	r1, [pc, #48]	@ (800152c <__NVIC_SetPriority+0x4c>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	0112      	lsls	r2, r2, #4
 8001500:	b2d2      	uxtb	r2, r2
 8001502:	440b      	add	r3, r1
 8001504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001508:	e00a      	b.n	8001520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4908      	ldr	r1, [pc, #32]	@ (8001530 <__NVIC_SetPriority+0x50>)
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	f003 030f 	and.w	r3, r3, #15
 8001516:	3b04      	subs	r3, #4
 8001518:	0112      	lsls	r2, r2, #4
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	440b      	add	r3, r1
 800151e:	761a      	strb	r2, [r3, #24]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	e000e100 	.word	0xe000e100
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001534:	b480      	push	{r7}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	f1c3 0307 	rsb	r3, r3, #7
 800154e:	2b04      	cmp	r3, #4
 8001550:	bf28      	it	cs
 8001552:	2304      	movcs	r3, #4
 8001554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3304      	adds	r3, #4
 800155a:	2b06      	cmp	r3, #6
 800155c:	d902      	bls.n	8001564 <NVIC_EncodePriority+0x30>
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3b03      	subs	r3, #3
 8001562:	e000      	b.n	8001566 <NVIC_EncodePriority+0x32>
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	f04f 32ff 	mov.w	r2, #4294967295
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43da      	mvns	r2, r3
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	401a      	ands	r2, r3
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800157c:	f04f 31ff 	mov.w	r1, #4294967295
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	43d9      	mvns	r1, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	4313      	orrs	r3, r2
         );
}
 800158e:	4618      	mov	r0, r3
 8001590:	3724      	adds	r7, #36	@ 0x24
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
	...

0800159c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015ac:	d301      	bcc.n	80015b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00f      	b.n	80015d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015b2:	4a0a      	ldr	r2, [pc, #40]	@ (80015dc <SysTick_Config+0x40>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ba:	210f      	movs	r1, #15
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295
 80015c0:	f7ff ff8e 	bl	80014e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c4:	4b05      	ldr	r3, [pc, #20]	@ (80015dc <SysTick_Config+0x40>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ca:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <SysTick_Config+0x40>)
 80015cc:	2207      	movs	r2, #7
 80015ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	e000e010 	.word	0xe000e010

080015e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ff29 	bl	8001440 <__NVIC_SetPriorityGrouping>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b086      	sub	sp, #24
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	4603      	mov	r3, r0
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001604:	f7ff ff40 	bl	8001488 <__NVIC_GetPriorityGrouping>
 8001608:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	6978      	ldr	r0, [r7, #20]
 8001610:	f7ff ff90 	bl	8001534 <NVIC_EncodePriority>
 8001614:	4602      	mov	r2, r0
 8001616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161a:	4611      	mov	r1, r2
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff5f 	bl	80014e0 <__NVIC_SetPriority>
}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	4603      	mov	r3, r0
 8001632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff ff33 	bl	80014a4 <__NVIC_EnableIRQ>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ffa4 	bl	800159c <SysTick_Config>
 8001654:	4603      	mov	r3, r0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e08d      	b.n	800178e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	4b47      	ldr	r3, [pc, #284]	@ (8001798 <HAL_DMA_Init+0x138>)
 800167a:	429a      	cmp	r2, r3
 800167c:	d80f      	bhi.n	800169e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	461a      	mov	r2, r3
 8001684:	4b45      	ldr	r3, [pc, #276]	@ (800179c <HAL_DMA_Init+0x13c>)
 8001686:	4413      	add	r3, r2
 8001688:	4a45      	ldr	r2, [pc, #276]	@ (80017a0 <HAL_DMA_Init+0x140>)
 800168a:	fba2 2303 	umull	r2, r3, r2, r3
 800168e:	091b      	lsrs	r3, r3, #4
 8001690:	009a      	lsls	r2, r3, #2
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a42      	ldr	r2, [pc, #264]	@ (80017a4 <HAL_DMA_Init+0x144>)
 800169a:	641a      	str	r2, [r3, #64]	@ 0x40
 800169c:	e00e      	b.n	80016bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b40      	ldr	r3, [pc, #256]	@ (80017a8 <HAL_DMA_Init+0x148>)
 80016a6:	4413      	add	r3, r2
 80016a8:	4a3d      	ldr	r2, [pc, #244]	@ (80017a0 <HAL_DMA_Init+0x140>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	091b      	lsrs	r3, r3, #4
 80016b0:	009a      	lsls	r2, r3, #2
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a3c      	ldr	r2, [pc, #240]	@ (80017ac <HAL_DMA_Init+0x14c>)
 80016ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2202      	movs	r2, #2
 80016c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80016d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80016d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80016e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	4313      	orrs	r3, r2
 8001704:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f9b6 	bl	8001a80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800171c:	d102      	bne.n	8001724 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001738:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d010      	beq.n	8001764 <HAL_DMA_Init+0x104>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b04      	cmp	r3, #4
 8001748:	d80c      	bhi.n	8001764 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f9d6 	bl	8001afc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	e008      	b.n	8001776 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40020407 	.word	0x40020407
 800179c:	bffdfff8 	.word	0xbffdfff8
 80017a0:	cccccccd 	.word	0xcccccccd
 80017a4:	40020000 	.word	0x40020000
 80017a8:	bffdfbf8 	.word	0xbffdfbf8
 80017ac:	40020400 	.word	0x40020400

080017b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
 80017bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <HAL_DMA_Start_IT+0x20>
 80017cc:	2302      	movs	r3, #2
 80017ce:	e066      	b.n	800189e <HAL_DMA_Start_IT+0xee>
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d155      	bne.n	8001890 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2202      	movs	r2, #2
 80017e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2200      	movs	r2, #0
 80017f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 0201 	bic.w	r2, r2, #1
 8001800:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f000 f8fb 	bl	8001a04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	2b00      	cmp	r3, #0
 8001814:	d008      	beq.n	8001828 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f042 020e 	orr.w	r2, r2, #14
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e00f      	b.n	8001848 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 020a 	orr.w	r2, r2, #10
 8001846:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d007      	beq.n	8001866 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001860:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001864:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800186a:	2b00      	cmp	r3, #0
 800186c:	d007      	beq.n	800187e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800187c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f042 0201 	orr.w	r2, r2, #1
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	e005      	b.n	800189c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2200      	movs	r2, #0
 8001894:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001898:	2302      	movs	r3, #2
 800189a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800189c:	7dfb      	ldrb	r3, [r7, #23]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b084      	sub	sp, #16
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	f003 031f 	and.w	r3, r3, #31
 80018c6:	2204      	movs	r2, #4
 80018c8:	409a      	lsls	r2, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4013      	ands	r3, r2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d026      	beq.n	8001920 <HAL_DMA_IRQHandler+0x7a>
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d021      	beq.n	8001920 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0320 	and.w	r3, r3, #32
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0204 	bic.w	r2, r2, #4
 80018f8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	f003 021f 	and.w	r2, r3, #31
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	2104      	movs	r1, #4
 8001908:	fa01 f202 	lsl.w	r2, r1, r2
 800190c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	2b00      	cmp	r3, #0
 8001914:	d071      	beq.n	80019fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800191e:	e06c      	b.n	80019fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	2202      	movs	r2, #2
 800192a:	409a      	lsls	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4013      	ands	r3, r2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d02e      	beq.n	8001992 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d029      	beq.n	8001992 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0320 	and.w	r3, r3, #32
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10b      	bne.n	8001964 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f022 020a 	bic.w	r2, r2, #10
 800195a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001968:	f003 021f 	and.w	r2, r3, #31
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001970:	2102      	movs	r1, #2
 8001972:	fa01 f202 	lsl.w	r2, r1, r2
 8001976:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001984:	2b00      	cmp	r3, #0
 8001986:	d038      	beq.n	80019fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001990:	e033      	b.n	80019fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f003 031f 	and.w	r3, r3, #31
 800199a:	2208      	movs	r2, #8
 800199c:	409a      	lsls	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d02a      	beq.n	80019fc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d025      	beq.n	80019fc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 020e 	bic.w	r2, r2, #14
 80019be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c4:	f003 021f 	and.w	r2, r3, #31
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	2101      	movs	r1, #1
 80019ce:	fa01 f202 	lsl.w	r2, r1, r2
 80019d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2201      	movs	r2, #1
 80019de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d004      	beq.n	80019fc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80019fa:	bf00      	nop
 80019fc:	bf00      	nop
}
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d004      	beq.n	8001a2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	f003 021f 	and.w	r2, r3, #31
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	683a      	ldr	r2, [r7, #0]
 8001a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b10      	cmp	r3, #16
 8001a50:	d108      	bne.n	8001a64 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a62:	e007      	b.n	8001a74 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	60da      	str	r2, [r3, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d802      	bhi.n	8001a9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001a94:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e001      	b.n	8001a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001a9a:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001a9c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	3b08      	subs	r3, #8
 8001aaa:	4a12      	ldr	r2, [pc, #72]	@ (8001af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001aac:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab8:	089b      	lsrs	r3, r3, #2
 8001aba:	009a      	lsls	r2, r3, #2
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4413      	add	r3, r2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8001af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001aca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 031f 	and.w	r3, r3, #31
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001ada:	bf00      	nop
 8001adc:	371c      	adds	r7, #28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40020407 	.word	0x40020407
 8001aec:	40020800 	.word	0x40020800
 8001af0:	40020820 	.word	0x40020820
 8001af4:	cccccccd 	.word	0xcccccccd
 8001af8:	40020880 	.word	0x40020880

08001afc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001b10:	4413      	add	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	461a      	mov	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a08      	ldr	r2, [pc, #32]	@ (8001b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001b1e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f003 031f 	and.w	r3, r3, #31
 8001b28:	2201      	movs	r2, #1
 8001b2a:	409a      	lsls	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	1000823f 	.word	0x1000823f
 8001b40:	40020940 	.word	0x40020940

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b52:	e15a      	b.n	8001e0a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 814c 	beq.w	8001e04 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d005      	beq.n	8001b84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d130      	bne.n	8001be6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bba:	2201      	movs	r2, #1
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	f003 0201 	and.w	r2, r3, #1
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d017      	beq.n	8001c22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	2203      	movs	r2, #3
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	689a      	ldr	r2, [r3, #8]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d123      	bne.n	8001c76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	08da      	lsrs	r2, r3, #3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3208      	adds	r2, #8
 8001c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	220f      	movs	r2, #15
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	691a      	ldr	r2, [r3, #16]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	f003 0307 	and.w	r3, r3, #7
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	08da      	lsrs	r2, r3, #3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3208      	adds	r2, #8
 8001c70:	6939      	ldr	r1, [r7, #16]
 8001c72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	2203      	movs	r2, #3
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 0203 	and.w	r2, r3, #3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 80a6 	beq.w	8001e04 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb8:	4b5b      	ldr	r3, [pc, #364]	@ (8001e28 <HAL_GPIO_Init+0x2e4>)
 8001cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cbc:	4a5a      	ldr	r2, [pc, #360]	@ (8001e28 <HAL_GPIO_Init+0x2e4>)
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cc4:	4b58      	ldr	r3, [pc, #352]	@ (8001e28 <HAL_GPIO_Init+0x2e4>)
 8001cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cd0:	4a56      	ldr	r2, [pc, #344]	@ (8001e2c <HAL_GPIO_Init+0x2e8>)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	220f      	movs	r2, #15
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cfa:	d01f      	beq.n	8001d3c <HAL_GPIO_Init+0x1f8>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a4c      	ldr	r2, [pc, #304]	@ (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d019      	beq.n	8001d38 <HAL_GPIO_Init+0x1f4>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a4b      	ldr	r2, [pc, #300]	@ (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d013      	beq.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a4a      	ldr	r2, [pc, #296]	@ (8001e38 <HAL_GPIO_Init+0x2f4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00d      	beq.n	8001d30 <HAL_GPIO_Init+0x1ec>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a49      	ldr	r2, [pc, #292]	@ (8001e3c <HAL_GPIO_Init+0x2f8>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d007      	beq.n	8001d2c <HAL_GPIO_Init+0x1e8>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a48      	ldr	r2, [pc, #288]	@ (8001e40 <HAL_GPIO_Init+0x2fc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d101      	bne.n	8001d28 <HAL_GPIO_Init+0x1e4>
 8001d24:	2305      	movs	r3, #5
 8001d26:	e00a      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d28:	2306      	movs	r3, #6
 8001d2a:	e008      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	e006      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d30:	2303      	movs	r3, #3
 8001d32:	e004      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d34:	2302      	movs	r3, #2
 8001d36:	e002      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e000      	b.n	8001d3e <HAL_GPIO_Init+0x1fa>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	f002 0203 	and.w	r2, r2, #3
 8001d44:	0092      	lsls	r2, r2, #2
 8001d46:	4093      	lsls	r3, r2
 8001d48:	693a      	ldr	r2, [r7, #16]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d4e:	4937      	ldr	r1, [pc, #220]	@ (8001e2c <HAL_GPIO_Init+0x2e8>)
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	089b      	lsrs	r3, r3, #2
 8001d54:	3302      	adds	r3, #2
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d5c:	4b39      	ldr	r3, [pc, #228]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d80:	4a30      	ldr	r2, [pc, #192]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d86:	4b2f      	ldr	r3, [pc, #188]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001daa:	4a26      	ldr	r2, [pc, #152]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001db0:	4b24      	ldr	r3, [pc, #144]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001dda:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dfe:	4a11      	ldr	r2, [pc, #68]	@ (8001e44 <HAL_GPIO_Init+0x300>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3301      	adds	r3, #1
 8001e08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	fa22 f303 	lsr.w	r3, r2, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f47f ae9d 	bne.w	8001b54 <HAL_GPIO_Init+0x10>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	bf00      	nop
 8001e1e:	371c      	adds	r7, #28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40010000 	.word	0x40010000
 8001e30:	48000400 	.word	0x48000400
 8001e34:	48000800 	.word	0x48000800
 8001e38:	48000c00 	.word	0x48000c00
 8001e3c:	48001000 	.word	0x48001000
 8001e40:	48001400 	.word	0x48001400
 8001e44:	40010400 	.word	0x40010400

08001e48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	807b      	strh	r3, [r7, #2]
 8001e54:	4613      	mov	r3, r2
 8001e56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e58:	787b      	ldrb	r3, [r7, #1]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e64:	e002      	b.n	8001e6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	695b      	ldr	r3, [r3, #20]
 8001e88:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	041a      	lsls	r2, r3, #16
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	43d9      	mvns	r1, r3
 8001e96:	887b      	ldrh	r3, [r7, #2]
 8001e98:	400b      	ands	r3, r1
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	619a      	str	r2, [r3, #24]
}
 8001ea0:	bf00      	nop
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e0be      	b.n	800203c <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d02e      	beq.n	8001f68 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a4d      	ldr	r2, [pc, #308]	@ (8002044 <HAL_HRTIM_Init+0x198>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d10b      	bne.n	8001f2c <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001f14:	4b4c      	ldr	r3, [pc, #304]	@ (8002048 <HAL_HRTIM_Init+0x19c>)
 8001f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f18:	4a4b      	ldr	r2, [pc, #300]	@ (8002048 <HAL_HRTIM_Init+0x19c>)
 8001f1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f20:	4b49      	ldr	r3, [pc, #292]	@ (8002048 <HAL_HRTIM_Init+0x19c>)
 8001f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001f3a:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f50:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff f82b 	bl	8000fc4 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d012      	beq.n	8001fa0 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f88:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	75fb      	strb	r3, [r7, #23]
 8001fb4:	e03e      	b.n	8002034 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8001fb6:	7dfa      	ldrb	r2, [r7, #23]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3318      	adds	r3, #24
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8001fca:	7dfa      	ldrb	r2, [r7, #23]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	1a9b      	subs	r3, r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	331c      	adds	r3, #28
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8001fde:	7dfa      	ldrb	r2, [r7, #23]
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	1a9b      	subs	r3, r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	3320      	adds	r3, #32
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8001ff2:	7dfa      	ldrb	r2, [r7, #23]
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	1a9b      	subs	r3, r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	3324      	adds	r3, #36	@ 0x24
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8002006:	7dfa      	ldrb	r2, [r7, #23]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	1a9b      	subs	r3, r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	3328      	adds	r3, #40	@ 0x28
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800201a:	7dfa      	ldrb	r2, [r7, #23]
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	1a9b      	subs	r3, r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	440b      	add	r3, r1
 8002028:	3330      	adds	r3, #48	@ 0x30
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800202e:	7dfb      	ldrb	r3, [r7, #23]
 8002030:	3301      	adds	r3, #1
 8002032:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	2b06      	cmp	r3, #6
 8002038:	d9bd      	bls.n	8001fb6 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40016800 	.word	0x40016800
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800205c:	2b01      	cmp	r3, #1
 800205e:	d101      	bne.n	8002064 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8002060:	2302      	movs	r3, #2
 8002062:	e045      	b.n	80020f0 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2202      	movs	r2, #2
 8002070:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800207a:	d114      	bne.n	80020a6 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0202 	bic.w	r2, r2, #2
 800208c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80020a4:	e01f      	b.n	80020e6 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0202 	orr.w	r2, r2, #2
 80020b6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80020c2:	f023 010c 	bic.w	r1, r3, #12
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8002106:	f7ff f98f 	bl	8001428 <HAL_GetTick>
 800210a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 800210c:	e014      	b.n	8002138 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002114:	d010      	beq.n	8002138 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002116:	f7ff f987 	bl	8001428 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d302      	bcc.n	800212c <HAL_HRTIM_PollForDLLCalibration+0x30>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d105      	bne.n	8002138 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2207      	movs	r2, #7
 8002130:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e011      	b.n	800215c <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002148:	d1e1      	bne.n	800210e <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d101      	bne.n	8002180 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 800217c:	2302      	movs	r3, #2
 800217e:	e015      	b.n	80021ac <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2202      	movs	r2, #2
 8002184:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b06      	cmp	r3, #6
 800218c:	d104      	bne.n	8002198 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 fa0f 	bl	80025b4 <HRTIM_MasterBase_Config>
 8002196:	e004      	b.n	80021a2 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 fa38 	bl	8002612 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_HRTIM_EventConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventConfig(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t Event,
                                        const HRTIM_EventCfgTypeDef *pEventCfg)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_EVENTPOLARITY(pEventCfg->Sensitivity, pEventCfg->Polarity));
  assert_param(IS_HRTIM_EVENTSENSITIVITY(pEventCfg->Sensitivity));
  assert_param(IS_HRTIM_EVENTFASTMODE(Event, pEventCfg->FastMode));
  assert_param(IS_HRTIM_EVENTFILTER(Event, pEventCfg->Filter));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d101      	bne.n	80021d0 <HAL_HRTIM_EventConfig+0x1c>
  {
    return HAL_BUSY;
 80021cc:	2302      	movs	r3, #2
 80021ce:	e01c      	b.n	800220a <HAL_HRTIM_EventConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d101      	bne.n	80021de <HAL_HRTIM_EventConfig+0x2a>
 80021da:	2302      	movs	r3, #2
 80021dc:	e015      	b.n	800220a <HAL_HRTIM_EventConfig+0x56>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2201      	movs	r2, #1
 80021e2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2202      	movs	r2, #2
 80021ea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the event channel */
  HRTIM_EventConfig(hhrtim, Event, pEventCfg);
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68b9      	ldr	r1, [r7, #8]
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f000 fcd0 	bl	8002b98 <HRTIM_EventConfig>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_HRTIM_EventPrescalerConfig>:
  * @note This function must be called before starting the timer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventPrescalerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t Prescaler)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_EVENTPRESCALER(Prescaler));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d101      	bne.n	800222c <HAL_HRTIM_EventPrescalerConfig+0x1a>
  {
    return HAL_BUSY;
 8002228:	2302      	movs	r3, #2
 800222a:	e025      	b.n	8002278 <HAL_HRTIM_EventPrescalerConfig+0x66>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_HRTIM_EventPrescalerConfig+0x28>
 8002236:	2302      	movs	r3, #2
 8002238:	e01e      	b.n	8002278 <HAL_HRTIM_EventPrescalerConfig+0x66>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2202      	movs	r2, #2
 8002246:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set the external event prescaler */
  MODIFY_REG(hhrtim->Instance->sCommonRegs.EECR3, HRTIM_EECR3_EEVSD, (Prescaler & HRTIM_EECR3_EEVSD));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
 8002252:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d101      	bne.n	80022a0 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 800229c:	2302      	movs	r3, #2
 800229e:	e07a      	b.n	8002396 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_HRTIM_WaveformTimerConfig+0x2a>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e073      	b.n	8002396 <HAL_HRTIM_WaveformTimerConfig+0x112>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2202      	movs	r2, #2
 80022ba:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b06      	cmp	r3, #6
 80022c2:	d104      	bne.n	80022ce <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 80022c4:	6879      	ldr	r1, [r7, #4]
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 f9e3 	bl	8002692 <HRTIM_MasterWaveform_Config>
 80022cc:	e004      	b.n	80022d8 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 fa7a 	bl	80027cc <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6819      	ldr	r1, [r3, #0]
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	4613      	mov	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4403      	add	r3, r0
 80022ea:	3320      	adds	r3, #32
 80022ec:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6859      	ldr	r1, [r3, #4]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	4613      	mov	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4403      	add	r3, r0
 8002300:	3324      	adds	r3, #36	@ 0x24
 8002302:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6899      	ldr	r1, [r3, #8]
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	4613      	mov	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	1a9b      	subs	r3, r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4403      	add	r3, r0
 8002316:	3328      	adds	r3, #40	@ 0x28
 8002318:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	68d9      	ldr	r1, [r3, #12]
 800231e:	68f8      	ldr	r0, [r7, #12]
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4403      	add	r3, r0
 800232c:	332c      	adds	r3, #44	@ 0x2c
 800232e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6919      	ldr	r1, [r3, #16]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	4613      	mov	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	1a9b      	subs	r3, r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4403      	add	r3, r0
 8002342:	3330      	adds	r3, #48	@ 0x30
 8002344:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8002346:	68b9      	ldr	r1, [r7, #8]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f000 fe4d 	bl	8002fe8 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	2b06      	cmp	r3, #6
 8002352:	d017      	beq.n	8002384 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002358:	2b00      	cmp	r3, #0
 800235a:	d113      	bne.n	8002384 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	3301      	adds	r3, #1
 8002364:	01db      	lsls	r3, r3, #7
 8002366:	4413      	add	r3, r2
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002372:	025b      	lsls	r3, r3, #9
 8002374:	68f9      	ldr	r1, [r7, #12]
 8002376:	6809      	ldr	r1, [r1, #0]
 8002378:	431a      	orrs	r2, r3
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	3301      	adds	r3, #1
 800237e:	01db      	lsls	r3, r3, #7
 8002380:	440b      	add	r3, r1
 8002382:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b084      	sub	sp, #16
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d101      	bne.n	80023ba <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 80023b6:	2302      	movs	r3, #2
 80023b8:	e020      	b.n	80023fc <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_HRTIM_WaveformTimerControl+0x2a>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e019      	b.n	80023fc <HAL_HRTIM_WaveformTimerControl+0x5e>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	68b9      	ldr	r1, [r7, #8]
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 fb7b 	bl	8002ad8 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fdff 	bl	8002fe8 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_HRTIM_WaveformCaptureConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCaptureConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CaptureUnit,
                                                  const HRTIM_CaptureCfgTypeDef *pCaptureCfg)
{
 8002404:	b480      	push	{r7}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
 8002410:	603b      	str	r3, [r7, #0]
  uint32_t Trigger;
  uint32_t TimerF_Trigger = (uint32_t)(pCaptureCfg->Trigger >> 32);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	000a      	movs	r2, r1
 8002422:	2300      	movs	r3, #0
 8002424:	4613      	mov	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMER_CAPTURETRIGGER(TimerIdx, (uint32_t)(pCaptureCfg->Trigger)));
  assert_param(IS_HRTIM_TIMER_CAPTUREFTRIGGER(TimerIdx, TimerF_Trigger));
  assert_param(IS_HRTIM_TIMING_UNIT(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d101      	bne.n	8002438 <HAL_HRTIM_WaveformCaptureConfig+0x34>
  {
    return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
 8002436:	e08c      	b.n	8002552 <HAL_HRTIM_WaveformCaptureConfig+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_HRTIM_WaveformCaptureConfig+0x42>
 8002442:	2302      	movs	r3, #2
 8002444:	e085      	b.n	8002552 <HAL_HRTIM_WaveformCaptureConfig+0x14e>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2202      	movs	r2, #2
 8002452:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* TimerF_Trigger is valid for setting other Timers than Timer F */
  if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A)
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10a      	bne.n	8002472 <HAL_HRTIM_WaveformCaptureConfig+0x6e>
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0xFFFF0FFFU) | ((TimerF_Trigger) << HRTIM_CPT1CR_TA1SET_Pos); }
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002462:	4613      	mov	r3, r2
 8002464:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	031b      	lsls	r3, r3, #12
 800246c:	4313      	orrs	r3, r2
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	e03c      	b.n	80024ec <HAL_HRTIM_WaveformCaptureConfig+0xe8>
  else if (TimerIdx == HRTIM_TIMERINDEX_TIMER_B)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d10a      	bne.n	800248e <HAL_HRTIM_WaveformCaptureConfig+0x8a>
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0xFFF0FFFFU) | ((TimerF_Trigger) << HRTIM_CPT1CR_TB1SET_Pos); }
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247e:	4613      	mov	r3, r2
 8002480:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	041b      	lsls	r3, r3, #16
 8002488:	4313      	orrs	r3, r2
 800248a:	617b      	str	r3, [r7, #20]
 800248c:	e02e      	b.n	80024ec <HAL_HRTIM_WaveformCaptureConfig+0xe8>
  else if (TimerIdx == HRTIM_TIMERINDEX_TIMER_C)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b02      	cmp	r3, #2
 8002492:	d10a      	bne.n	80024aa <HAL_HRTIM_WaveformCaptureConfig+0xa6>
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0xFF0FFFFFU) | ((TimerF_Trigger) << HRTIM_CPT1CR_TC1SET_Pos); }
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249a:	4613      	mov	r3, r2
 800249c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	051b      	lsls	r3, r3, #20
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
 80024a8:	e020      	b.n	80024ec <HAL_HRTIM_WaveformCaptureConfig+0xe8>
  else if (TimerIdx == HRTIM_TIMERINDEX_TIMER_D)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	2b03      	cmp	r3, #3
 80024ae:	d10a      	bne.n	80024c6 <HAL_HRTIM_WaveformCaptureConfig+0xc2>
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0xF0FFFFFFU) | ((TimerF_Trigger) << HRTIM_CPT1CR_TD1SET_Pos); }
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b6:	4613      	mov	r3, r2
 80024b8:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	061b      	lsls	r3, r3, #24
 80024c0:	4313      	orrs	r3, r2
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	e012      	b.n	80024ec <HAL_HRTIM_WaveformCaptureConfig+0xe8>
  else if (TimerIdx == HRTIM_TIMERINDEX_TIMER_E)
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d10a      	bne.n	80024e2 <HAL_HRTIM_WaveformCaptureConfig+0xde>
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0x0FFFFFFFU) | ((TimerF_Trigger) << HRTIM_CPT1CR_TE1SET_Pos); }
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d2:	4613      	mov	r3, r2
 80024d4:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	071b      	lsls	r3, r3, #28
 80024dc:	4313      	orrs	r3, r2
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	e004      	b.n	80024ec <HAL_HRTIM_WaveformCaptureConfig+0xe8>
  else
  { Trigger = ((uint32_t)(pCaptureCfg->Trigger) & 0xFFFFFFFFU); }
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e8:	4613      	mov	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]
  /* for setting source capture on Timer F, use Trigger only (all bits are valid then) */

  /* Configure the capture unit */

  switch (CaptureUnit)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d003      	beq.n	80024fa <HAL_HRTIM_WaveformCaptureConfig+0xf6>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d009      	beq.n	800250c <HAL_HRTIM_WaveformCaptureConfig+0x108>
 80024f8:	e011      	b.n	800251e <HAL_HRTIM_WaveformCaptureConfig+0x11a>
  {
    case HRTIM_CAPTUREUNIT_1:
    {
      WRITE_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].CPT1xCR, Trigger);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	01db      	lsls	r3, r3, #7
 8002502:	4413      	add	r3, r2
 8002504:	33dc      	adds	r3, #220	@ 0xdc
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	601a      	str	r2, [r3, #0]
      break;
 800250a:	e011      	b.n	8002530 <HAL_HRTIM_WaveformCaptureConfig+0x12c>
    }

    case HRTIM_CAPTUREUNIT_2:
    {
      WRITE_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].CPT2xCR, Trigger);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	01db      	lsls	r3, r3, #7
 8002514:	4413      	add	r3, r2
 8002516:	33e0      	adds	r3, #224	@ 0xe0
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	601a      	str	r2, [r3, #0]
      break;
 800251c:	e008      	b.n	8002530 <HAL_HRTIM_WaveformCaptureConfig+0x12c>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2207      	movs	r2, #7
 8002522:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800252e:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b07      	cmp	r3, #7
 800253a:	d101      	bne.n	8002540 <HAL_HRTIM_WaveformCaptureConfig+0x13c>
  {
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e008      	b.n	8002552 <HAL_HRTIM_WaveformCaptureConfig+0x14e>
  }


  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	371c      	adds	r7, #28
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800256e:	2b01      	cmp	r3, #1
 8002570:	d101      	bne.n	8002576 <HAL_HRTIM_WaveformCountStart+0x18>
 8002572:	2302      	movs	r3, #2
 8002574:	e018      	b.n	80025a8 <HAL_HRTIM_WaveformCountStart+0x4a>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2202      	movs	r2, #2
 8002582:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6819      	ldr	r1, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f023 0307 	bic.w	r3, r3, #7
 80025cc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f023 0318 	bic.w	r3, r3, #24
 80025de:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	683a      	ldr	r2, [r7, #0]
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	6852      	ldr	r2, [r2, #4]
 8002604:	619a      	str	r2, [r3, #24]
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8002612:	b480      	push	{r7}
 8002614:	b087      	sub	sp, #28
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	3301      	adds	r3, #1
 8002626:	01db      	lsls	r3, r3, #7
 8002628:	4413      	add	r3, r2
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f023 0307 	bic.w	r3, r3, #7
 8002634:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	f023 0318 	bic.w	r3, r3, #24
 8002646:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	3301      	adds	r3, #1
 800265a:	01db      	lsls	r3, r3, #7
 800265c:	4413      	add	r3, r2
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6819      	ldr	r1, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	01db      	lsls	r3, r3, #7
 800266e:	440b      	add	r3, r1
 8002670:	3394      	adds	r3, #148	@ 0x94
 8002672:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6819      	ldr	r1, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	01db      	lsls	r3, r3, #7
 8002680:	440b      	add	r3, r1
 8002682:	3398      	adds	r3, #152	@ 0x98
 8002684:	601a      	str	r2, [r3, #0]
}
 8002686:	bf00      	nop
 8002688:	371c      	adds	r7, #28
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80026ac:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f023 0320 	bic.w	r3, r3, #32
 80026b4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	4313      	orrs	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80026c6:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d003      	beq.n	80026d8 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d108      	bne.n	80026ea <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80026de:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f043 0320 	orr.w	r3, r3, #32
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	e021      	b.n	800272e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d108      	bne.n	8002704 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026f8:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	e014      	b.n	800272e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	2b04      	cmp	r3, #4
 800270a:	d108      	bne.n	800271e <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002712:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	e007      	b.n	800272e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f023 0320 	bic.w	r3, r3, #32
 8002724:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800272c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002734:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4313      	orrs	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002746:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	4313      	orrs	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002758:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	4313      	orrs	r3, r2
 8002762:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800276a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800277c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002790:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4313      	orrs	r3, r2
 800279a:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027a2:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80027c0:	bf00      	nop
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b08b      	sub	sp, #44	@ 0x2c
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	3301      	adds	r3, #1
 80027e0:	01db      	lsls	r3, r3, #7
 80027e2:	4413      	add	r3, r2
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	6811      	ldr	r1, [r2, #0]
 80027ea:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3301      	adds	r3, #1
 80027f2:	01db      	lsls	r3, r3, #7
 80027f4:	440b      	add	r3, r1
 80027f6:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3301      	adds	r3, #1
 8002800:	01db      	lsls	r3, r3, #7
 8002802:	4413      	add	r3, r2
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	01db      	lsls	r3, r3, #7
 8002810:	4413      	add	r3, r2
 8002812:	33e8      	adds	r3, #232	@ 0xe8
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	01db      	lsls	r3, r3, #7
 8002820:	4413      	add	r3, r2
 8002822:	33e4      	adds	r3, #228	@ 0xe4
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8002830:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	f023 0320 	bic.w	r3, r3, #32
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002840:	4313      	orrs	r3, r2
 8002842:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	2b20      	cmp	r3, #32
 800284a:	d003      	beq.n	8002854 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	2b02      	cmp	r3, #2
 8002852:	d108      	bne.n	8002866 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800285a:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	f043 0320 	orr.w	r3, r3, #32
 8002862:	627b      	str	r3, [r7, #36]	@ 0x24
 8002864:	e021      	b.n	80028aa <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b03      	cmp	r3, #3
 800286c:	d108      	bne.n	8002880 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 800286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8002876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800287c:	627b      	str	r3, [r7, #36]	@ 0x24
 800287e:	e014      	b.n	80028aa <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b04      	cmp	r3, #4
 8002886:	d108      	bne.n	800289a <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8002890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002892:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
 8002898:	e007      	b.n	80028aa <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	f023 0320 	bic.w	r3, r3, #32
 80028a0:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b8:	4313      	orrs	r3, r2
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ca:	4313      	orrs	r3, r2
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028dc:	4313      	orrs	r3, r2
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80028e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e2:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80028e6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ee:	4313      	orrs	r3, r2
 80028f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80028f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002900:	4313      	orrs	r3, r2
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800290a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002910:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002914:	d103      	bne.n	800291e <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800292a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800292c:	4313      	orrs	r3, r2
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8002930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002936:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800293e:	4313      	orrs	r3, r2
 8002940:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8002948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002954:	4313      	orrs	r3, r2
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800295e:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002974:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8002980:	6a3b      	ldr	r3, [r7, #32]
 8002982:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002986:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298c:	6a3a      	ldr	r2, [r7, #32]
 800298e:	4313      	orrs	r3, r2
 8002990:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002996:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800299a:	d004      	beq.n	80029a6 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029a0:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80029a4:	d103      	bne.n	80029ae <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029aa:	2b40      	cmp	r3, #64	@ 0x40
 80029ac:	d108      	bne.n	80029c0 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80029b4:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ba:	6a3a      	ldr	r2, [r7, #32]
 80029bc:	4313      	orrs	r3, r2
 80029be:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029c6:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029cc:	6a3a      	ldr	r2, [r7, #32]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d6:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b05      	cmp	r3, #5
 80029dc:	d850      	bhi.n	8002a80 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 80029de:	a201      	add	r2, pc, #4	@ (adr r2, 80029e4 <HRTIM_TimingUnitWaveform_Config+0x218>)
 80029e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e4:	080029fd 	.word	0x080029fd
 80029e8:	08002a13 	.word	0x08002a13
 80029ec:	08002a29 	.word	0x08002a29
 80029f0:	08002a3f 	.word	0x08002a3f
 80029f4:	08002a55 	.word	0x08002a55
 80029f8:	08002a6b 	.word	0x08002a6b
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002a02:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	69fa      	ldr	r2, [r7, #28]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	61fb      	str	r3, [r7, #28]
      break;
 8002a10:	e037      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a18:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61fb      	str	r3, [r7, #28]
      break;
 8002a26:	e02c      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002a2e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61fb      	str	r3, [r7, #28]
      break;
 8002a3c:	e021      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002a44:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4a:	011b      	lsls	r3, r3, #4
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61fb      	str	r3, [r7, #28]
      break;
 8002a52:	e016      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a5a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	015b      	lsls	r3, r3, #5
 8002a62:	69fa      	ldr	r2, [r7, #28]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61fb      	str	r3, [r7, #28]
      break;
 8002a68:	e00b      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002a70:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a76:	019b      	lsls	r3, r3, #6
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61fb      	str	r3, [r7, #28]
      break;
 8002a7e:	e000      	b.n	8002a82 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8002a80:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	01db      	lsls	r3, r3, #7
 8002a8c:	4413      	add	r3, r2
 8002a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a90:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	01db      	lsls	r3, r3, #7
 8002a9a:	4413      	add	r3, r2
 8002a9c:	33e8      	adds	r3, #232	@ 0xe8
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	01db      	lsls	r3, r3, #7
 8002aaa:	4413      	add	r3, r2
 8002aac:	33e4      	adds	r3, #228	@ 0xe4
 8002aae:	6a3a      	ldr	r2, [r7, #32]
 8002ab0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	4413      	add	r3, r2
 8002abc:	33d4      	adds	r3, #212	@ 0xd4
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	69fa      	ldr	r2, [r7, #28]
 8002ac8:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8002acc:	bf00      	nop
 8002ace:	372c      	adds	r7, #44	@ 0x2c
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	01db      	lsls	r3, r3, #7
 8002aec:	4413      	add	r3, r2
 8002aee:	33ec      	adds	r3, #236	@ 0xec
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f023 0310 	bic.w	r3, r3, #16
 8002afa:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002b0e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b20:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b32:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d11a      	bne.n	8002b7c <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f023 0304 	bic.w	r3, r3, #4
 8002b4c:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f023 0302 	bic.w	r3, r3, #2
 8002b5e:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	01db      	lsls	r3, r3, #7
 8002b84:	4413      	add	r3, r2
 8002b86:	33ec      	adds	r3, #236	@ 0xec
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	601a      	str	r2, [r3, #0]

}
 8002b8c:	bf00      	nop
 8002b8e:	371c      	adds	r7, #28
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HRTIM_EventConfig>:
  * @retval None
  */
static void HRTIM_EventConfig(HRTIM_HandleTypeDef *hhrtim,
                              uint32_t Event,
                              const HRTIM_EventCfgTypeDef *pEventCfg)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b089      	sub	sp, #36	@ 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_eecr1;
  uint32_t hrtim_eecr2;
  uint32_t hrtim_eecr3;

  /* Configure external event channel */
  hrtim_eecr1 = hhrtim->Instance->sCommonRegs.EECR1;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 8002bac:	61fb      	str	r3, [r7, #28]
  hrtim_eecr2 = hhrtim->Instance->sCommonRegs.EECR2;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 8002bb6:	61bb      	str	r3, [r7, #24]
  hrtim_eecr3 = hhrtim->Instance->sCommonRegs.EECR3;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
 8002bc0:	617b      	str	r3, [r7, #20]

  switch (Event)
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2b0a      	cmp	r3, #10
 8002bc6:	f200 8208 	bhi.w	8002fda <HRTIM_EventConfig+0x442>
 8002bca:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd0 <HRTIM_EventConfig+0x38>)
 8002bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd0:	08002bfd 	.word	0x08002bfd
 8002bd4:	08002c1d 	.word	0x08002c1d
 8002bd8:	08002c73 	.word	0x08002c73
 8002bdc:	08002ccf 	.word	0x08002ccf
 8002be0:	08002d2d 	.word	0x08002d2d
 8002be4:	08002d8b 	.word	0x08002d8b
 8002be8:	08002de9 	.word	0x08002de9
 8002bec:	08002e47 	.word	0x08002e47
 8002bf0:	08002eab 	.word	0x08002eab
 8002bf4:	08002f0f 	.word	0x08002f0f
 8002bf8:	08002f75 	.word	0x08002f75
  {
    case HRTIM_EVENT_NONE:
    {
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR1 = 0U;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      hhrtim->Instance->sCommonRegs.EECR2 = 0U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = 0U;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002c1a:	e1df      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_1:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE1SRC | HRTIM_EECR1_EE1POL | HRTIM_EECR1_EE1SNS | HRTIM_EECR1_EE1FAST);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c22:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Source & HRTIM_EECR1_EE1SRC);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	69fa      	ldr	r2, [r7, #28]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Polarity & HRTIM_EECR1_EE1POL);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Sensitivity & HRTIM_EECR1_EE1SNS);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 0318 	and.w	r3, r3, #24
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE1FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE1FAST bit) */
      hrtim_eecr1 |= (pEventCfg->FastMode  & HRTIM_EECR1_EE1FAST);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	f003 0320 	and.w	r3, r3, #32
 8002c60:	69fa      	ldr	r2, [r7, #28]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	69fa      	ldr	r2, [r7, #28]
 8002c6c:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8002c70:	e1b4      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_2:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE2SRC | HRTIM_EECR1_EE2POL | HRTIM_EECR1_EE2SNS | HRTIM_EECR1_EE2FAST);
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8002c78:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 6U) & HRTIM_EECR1_EE2SRC);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	019b      	lsls	r3, r3, #6
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	69fa      	ldr	r2, [r7, #28]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR1_EE2POL);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	019b      	lsls	r3, r3, #6
 8002c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR1_EE2SNS);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	019b      	lsls	r3, r3, #6
 8002c9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ca2:	69fa      	ldr	r2, [r7, #28]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE2FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	69fa      	ldr	r2, [r7, #28]
 8002cae:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE2FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 6U) & HRTIM_EECR1_EE2FAST);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	019b      	lsls	r3, r3, #6
 8002cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8002ccc:	e186      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_3:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE3SRC | HRTIM_EECR1_EE3POL | HRTIM_EECR1_EE3SNS | HRTIM_EECR1_EE3FAST);
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002cd4:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 12U) & HRTIM_EECR1_EE3SRC);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	031b      	lsls	r3, r3, #12
 8002cdc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR1_EE3POL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	031b      	lsls	r3, r3, #12
 8002cec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cf0:	69fa      	ldr	r2, [r7, #28]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR1_EE3SNS);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	031b      	lsls	r3, r3, #12
 8002cfc:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002d00:	69fa      	ldr	r2, [r7, #28]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE3FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE3FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 12U) & HRTIM_EECR1_EE3FAST);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	031b      	lsls	r3, r3, #12
 8002d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1a:	69fa      	ldr	r2, [r7, #28]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	69fa      	ldr	r2, [r7, #28]
 8002d26:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8002d2a:	e157      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_4:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE4SRC | HRTIM_EECR1_EE4POL | HRTIM_EECR1_EE4SNS | HRTIM_EECR1_EE4FAST);
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f423 037c 	bic.w	r3, r3, #16515072	@ 0xfc0000
 8002d32:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 18U) & HRTIM_EECR1_EE4SRC);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	049b      	lsls	r3, r3, #18
 8002d3a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002d3e:	69fa      	ldr	r2, [r7, #28]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR1_EE4POL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	049b      	lsls	r3, r3, #18
 8002d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR1_EE4SNS);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	049b      	lsls	r3, r3, #18
 8002d5a:	f403 03c0 	and.w	r3, r3, #6291456	@ 0x600000
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE4FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69fa      	ldr	r2, [r7, #28]
 8002d6a:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE4FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 18U) & HRTIM_EECR1_EE4FAST);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	049b      	lsls	r3, r3, #18
 8002d74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d78:	69fa      	ldr	r2, [r7, #28]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8002d88:	e128      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_5:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE5SRC | HRTIM_EECR1_EE5POL | HRTIM_EECR1_EE5SNS | HRTIM_EECR1_EE5FAST);
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002d90:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 24U) & HRTIM_EECR1_EE5SRC);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	061b      	lsls	r3, r3, #24
 8002d98:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8002d9c:	69fa      	ldr	r2, [r7, #28]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR1_EE5POL);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	061b      	lsls	r3, r3, #24
 8002da8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dac:	69fa      	ldr	r2, [r7, #28]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR1_EE5SNS);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	061b      	lsls	r3, r3, #24
 8002db8:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8002dbc:	69fa      	ldr	r2, [r7, #28]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE5FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	69fa      	ldr	r2, [r7, #28]
 8002dc8:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE5FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 24U) & HRTIM_EECR1_EE5FAST);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	061b      	lsls	r3, r3, #24
 8002dd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	69fa      	ldr	r2, [r7, #28]
 8002de2:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8002de6:	e0f9      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_6:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE6SRC | HRTIM_EECR2_EE6POL | HRTIM_EECR2_EE6SNS);
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f023 031f 	bic.w	r3, r3, #31
 8002dee:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Source & HRTIM_EECR2_EE6SRC);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0303 	and.w	r3, r3, #3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Polarity & HRTIM_EECR2_EE6POL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Sensitivity & HRTIM_EECR2_EE6SNS);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0318 	and.w	r3, r3, #24
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE6F);
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f023 030f 	bic.w	r3, r3, #15
 8002e20:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= (pEventCfg->Filter & HRTIM_EECR3_EE6F);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002e44:	e0ca      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_7:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE7SRC | HRTIM_EECR2_EE7POL | HRTIM_EECR2_EE7SNS);
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8002e4c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 6U) & HRTIM_EECR2_EE7SRC);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	019b      	lsls	r3, r3, #6
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR2_EE7POL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	019b      	lsls	r3, r3, #6
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR2_EE7SNS);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	019b      	lsls	r3, r3, #6
 8002e72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE7F);
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 8002e82:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 6U) & HRTIM_EECR3_EE7F);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002ea8:	e098      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_8:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE8SRC | HRTIM_EECR2_EE8POL | HRTIM_EECR2_EE8SNS);
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f423 33f8 	bic.w	r3, r3, #126976	@ 0x1f000
 8002eb0:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 12U) & HRTIM_EECR2_EE8SRC);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	031b      	lsls	r3, r3, #12
 8002eb8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR2_EE8POL);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	031b      	lsls	r3, r3, #12
 8002ec8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR2_EE8SNS);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	031b      	lsls	r3, r3, #12
 8002ed8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE8F);
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ee8:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 12U) & HRTIM_EECR3_EE8F);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	031b      	lsls	r3, r3, #12
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002f0c:	e066      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_9:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE9SRC | HRTIM_EECR2_EE9POL | HRTIM_EECR2_EE9SNS);
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	f423 03f8 	bic.w	r3, r3, #8126464	@ 0x7c0000
 8002f14:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 18U) & HRTIM_EECR2_EE9SRC);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	049b      	lsls	r3, r3, #18
 8002f1c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR2_EE9POL);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	049b      	lsls	r3, r3, #18
 8002f2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR2_EE9SNS);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	049b      	lsls	r3, r3, #18
 8002f3c:	f403 03c0 	and.w	r3, r3, #6291456	@ 0x600000
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE9F);
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8002f4c:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 18U) & HRTIM_EECR3_EE9F);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	049b      	lsls	r3, r3, #18
 8002f54:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002f58:	697a      	ldr	r2, [r7, #20]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002f72:	e033      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    case HRTIM_EVENT_10:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE10SRC | HRTIM_EECR2_EE10POL | HRTIM_EECR2_EE10SNS);
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 8002f7a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 24U) & HRTIM_EECR2_EE10SRC);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	061b      	lsls	r3, r3, #24
 8002f82:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR2_EE10POL);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR2_EE10SNS);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	061b      	lsls	r3, r3, #24
 8002fa2:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE10F);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8002fb2:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 24U) & HRTIM_EECR3_EE10F);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	061b      	lsls	r3, r3, #24
 8002fba:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8002fd8:	e000      	b.n	8002fdc <HRTIM_EventConfig+0x444>
    }

    default:
      break;
 8002fda:	bf00      	nop
  }
}
 8002fdc:	bf00      	nop
 8002fde:	3724      	adds	r7, #36	@ 0x24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b06      	cmp	r3, #6
 8002ff6:	d85e      	bhi.n	80030b6 <HRTIM_ForceRegistersUpdate+0xce>
 8002ff8:	a201      	add	r2, pc, #4	@ (adr r2, 8003000 <HRTIM_ForceRegistersUpdate+0x18>)
 8002ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ffe:	bf00      	nop
 8003000:	08003033 	.word	0x08003033
 8003004:	08003049 	.word	0x08003049
 8003008:	0800305f 	.word	0x0800305f
 800300c:	08003075 	.word	0x08003075
 8003010:	0800308b 	.word	0x0800308b
 8003014:	080030a1 	.word	0x080030a1
 8003018:	0800301d 	.word	0x0800301d
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8003030:	e042      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0202 	orr.w	r2, r2, #2
 8003042:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8003046:	e037      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 0204 	orr.w	r2, r2, #4
 8003058:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800305c:	e02c      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0208 	orr.w	r2, r2, #8
 800306e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8003072:	e021      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0210 	orr.w	r2, r2, #16
 8003084:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8003088:	e016      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f042 0220 	orr.w	r2, r2, #32
 800309a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800309e:	e00b      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030b0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80030b4:	e000      	b.n	80030b8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 80030b6:	bf00      	nop
  }
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d141      	bne.n	8003156 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030de:	d131      	bne.n	8003144 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030e0:	4b47      	ldr	r3, [pc, #284]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030e6:	4a46      	ldr	r2, [pc, #280]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030f0:	4b43      	ldr	r3, [pc, #268]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030f8:	4a41      	ldr	r2, [pc, #260]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003100:	4b40      	ldr	r3, [pc, #256]	@ (8003204 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2232      	movs	r2, #50	@ 0x32
 8003106:	fb02 f303 	mul.w	r3, r2, r3
 800310a:	4a3f      	ldr	r2, [pc, #252]	@ (8003208 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800310c:	fba2 2303 	umull	r2, r3, r2, r3
 8003110:	0c9b      	lsrs	r3, r3, #18
 8003112:	3301      	adds	r3, #1
 8003114:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003116:	e002      	b.n	800311e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	3b01      	subs	r3, #1
 800311c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800311e:	4b38      	ldr	r3, [pc, #224]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312a:	d102      	bne.n	8003132 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f2      	bne.n	8003118 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003132:	4b33      	ldr	r3, [pc, #204]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800313a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313e:	d158      	bne.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e057      	b.n	80031f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003144:	4b2e      	ldr	r3, [pc, #184]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800314a:	4a2d      	ldr	r2, [pc, #180]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003150:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003154:	e04d      	b.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315c:	d141      	bne.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800315e:	4b28      	ldr	r3, [pc, #160]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800316a:	d131      	bne.n	80031d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800316c:	4b24      	ldr	r3, [pc, #144]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003172:	4a23      	ldr	r2, [pc, #140]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003178:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800317c:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003184:	4a1e      	ldr	r2, [pc, #120]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003186:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800318a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2232      	movs	r2, #50	@ 0x32
 8003192:	fb02 f303 	mul.w	r3, r2, r3
 8003196:	4a1c      	ldr	r2, [pc, #112]	@ (8003208 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003198:	fba2 2303 	umull	r2, r3, r2, r3
 800319c:	0c9b      	lsrs	r3, r3, #18
 800319e:	3301      	adds	r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031a2:	e002      	b.n	80031aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031aa:	4b15      	ldr	r3, [pc, #84]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b6:	d102      	bne.n	80031be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f2      	bne.n	80031a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031be:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ca:	d112      	bne.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e011      	b.n	80031f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031e0:	e007      	b.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031e2:	4b07      	ldr	r3, [pc, #28]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031ea:	4a05      	ldr	r2, [pc, #20]	@ (8003200 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	40007000 	.word	0x40007000
 8003204:	20000000 	.word	0x20000000
 8003208:	431bde83 	.word	0x431bde83

0800320c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003210:	4b05      	ldr	r3, [pc, #20]	@ (8003228 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800321a:	6093      	str	r3, [r2, #8]
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40007000 	.word	0x40007000

0800322c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e2fe      	b.n	800383c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d075      	beq.n	8003336 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800324a:	4b97      	ldr	r3, [pc, #604]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 030c 	and.w	r3, r3, #12
 8003252:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003254:	4b94      	ldr	r3, [pc, #592]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f003 0303 	and.w	r3, r3, #3
 800325c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	2b0c      	cmp	r3, #12
 8003262:	d102      	bne.n	800326a <HAL_RCC_OscConfig+0x3e>
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b03      	cmp	r3, #3
 8003268:	d002      	beq.n	8003270 <HAL_RCC_OscConfig+0x44>
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	2b08      	cmp	r3, #8
 800326e:	d10b      	bne.n	8003288 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003270:	4b8d      	ldr	r3, [pc, #564]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d05b      	beq.n	8003334 <HAL_RCC_OscConfig+0x108>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d157      	bne.n	8003334 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e2d9      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003290:	d106      	bne.n	80032a0 <HAL_RCC_OscConfig+0x74>
 8003292:	4b85      	ldr	r3, [pc, #532]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a84      	ldr	r2, [pc, #528]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329c:	6013      	str	r3, [r2, #0]
 800329e:	e01d      	b.n	80032dc <HAL_RCC_OscConfig+0xb0>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032a8:	d10c      	bne.n	80032c4 <HAL_RCC_OscConfig+0x98>
 80032aa:	4b7f      	ldr	r3, [pc, #508]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a7e      	ldr	r2, [pc, #504]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	4b7c      	ldr	r3, [pc, #496]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a7b      	ldr	r2, [pc, #492]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	e00b      	b.n	80032dc <HAL_RCC_OscConfig+0xb0>
 80032c4:	4b78      	ldr	r3, [pc, #480]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a77      	ldr	r2, [pc, #476]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ce:	6013      	str	r3, [r2, #0]
 80032d0:	4b75      	ldr	r3, [pc, #468]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a74      	ldr	r2, [pc, #464]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80032d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d013      	beq.n	800330c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fe f8a0 	bl	8001428 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032ec:	f7fe f89c 	bl	8001428 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b64      	cmp	r3, #100	@ 0x64
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e29e      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032fe:	4b6a      	ldr	r3, [pc, #424]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0xc0>
 800330a:	e014      	b.n	8003336 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330c:	f7fe f88c 	bl	8001428 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003314:	f7fe f888 	bl	8001428 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	@ 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e28a      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003326:	4b60      	ldr	r3, [pc, #384]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f0      	bne.n	8003314 <HAL_RCC_OscConfig+0xe8>
 8003332:	e000      	b.n	8003336 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003334:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d075      	beq.n	800342e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003342:	4b59      	ldr	r3, [pc, #356]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800334c:	4b56      	ldr	r3, [pc, #344]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0303 	and.w	r3, r3, #3
 8003354:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	2b0c      	cmp	r3, #12
 800335a:	d102      	bne.n	8003362 <HAL_RCC_OscConfig+0x136>
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d002      	beq.n	8003368 <HAL_RCC_OscConfig+0x13c>
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	2b04      	cmp	r3, #4
 8003366:	d11f      	bne.n	80033a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003368:	4b4f      	ldr	r3, [pc, #316]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_RCC_OscConfig+0x154>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e25d      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003380:	4b49      	ldr	r3, [pc, #292]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	691b      	ldr	r3, [r3, #16]
 800338c:	061b      	lsls	r3, r3, #24
 800338e:	4946      	ldr	r1, [pc, #280]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003390:	4313      	orrs	r3, r2
 8003392:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003394:	4b45      	ldr	r3, [pc, #276]	@ (80034ac <HAL_RCC_OscConfig+0x280>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7fd fff9 	bl	8001390 <HAL_InitTick>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d043      	beq.n	800342c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e249      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d023      	beq.n	80033f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033b0:	4b3d      	ldr	r3, [pc, #244]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a3c      	ldr	r2, [pc, #240]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7fe f834 	bl	8001428 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033c2:	e008      	b.n	80033d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c4:	f7fe f830 	bl	8001428 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e232      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033d6:	4b34      	ldr	r3, [pc, #208]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e2:	4b31      	ldr	r3, [pc, #196]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	061b      	lsls	r3, r3, #24
 80033f0:	492d      	ldr	r1, [pc, #180]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	604b      	str	r3, [r1, #4]
 80033f6:	e01a      	b.n	800342e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f8:	4b2b      	ldr	r3, [pc, #172]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a2a      	ldr	r2, [pc, #168]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 80033fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003402:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003404:	f7fe f810 	bl	8001428 <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800340c:	f7fe f80c 	bl	8001428 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b02      	cmp	r3, #2
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e20e      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800341e:	4b22      	ldr	r3, [pc, #136]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1f0      	bne.n	800340c <HAL_RCC_OscConfig+0x1e0>
 800342a:	e000      	b.n	800342e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800342c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d041      	beq.n	80034be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d01c      	beq.n	800347c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003442:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003444:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003448:	4a17      	ldr	r2, [pc, #92]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003452:	f7fd ffe9 	bl	8001428 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800345a:	f7fd ffe5 	bl	8001428 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e1e7      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800346c:	4b0e      	ldr	r3, [pc, #56]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800346e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0ef      	beq.n	800345a <HAL_RCC_OscConfig+0x22e>
 800347a:	e020      	b.n	80034be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800347c:	4b0a      	ldr	r3, [pc, #40]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 800347e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003482:	4a09      	ldr	r2, [pc, #36]	@ (80034a8 <HAL_RCC_OscConfig+0x27c>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fd ffcc 	bl	8001428 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003492:	e00d      	b.n	80034b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003494:	f7fd ffc8 	bl	8001428 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d906      	bls.n	80034b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e1ca      	b.n	800383c <HAL_RCC_OscConfig+0x610>
 80034a6:	bf00      	nop
 80034a8:	40021000 	.word	0x40021000
 80034ac:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034b0:	4b8c      	ldr	r3, [pc, #560]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80034b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1ea      	bne.n	8003494 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80a6 	beq.w	8003618 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034cc:	2300      	movs	r3, #0
 80034ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034d0:	4b84      	ldr	r3, [pc, #528]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80034d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_RCC_OscConfig+0x2b4>
 80034dc:	2301      	movs	r3, #1
 80034de:	e000      	b.n	80034e2 <HAL_RCC_OscConfig+0x2b6>
 80034e0:	2300      	movs	r3, #0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00d      	beq.n	8003502 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e6:	4b7f      	ldr	r3, [pc, #508]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	4a7e      	ldr	r2, [pc, #504]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80034ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034f2:	4b7c      	ldr	r3, [pc, #496]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034fe:	2301      	movs	r3, #1
 8003500:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003502:	4b79      	ldr	r3, [pc, #484]	@ (80036e8 <HAL_RCC_OscConfig+0x4bc>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	2b00      	cmp	r3, #0
 800350c:	d118      	bne.n	8003540 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800350e:	4b76      	ldr	r3, [pc, #472]	@ (80036e8 <HAL_RCC_OscConfig+0x4bc>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a75      	ldr	r2, [pc, #468]	@ (80036e8 <HAL_RCC_OscConfig+0x4bc>)
 8003514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800351a:	f7fd ff85 	bl	8001428 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003522:	f7fd ff81 	bl	8001428 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e183      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003534:	4b6c      	ldr	r3, [pc, #432]	@ (80036e8 <HAL_RCC_OscConfig+0x4bc>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d108      	bne.n	800355a <HAL_RCC_OscConfig+0x32e>
 8003548:	4b66      	ldr	r3, [pc, #408]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354e:	4a65      	ldr	r2, [pc, #404]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003558:	e024      	b.n	80035a4 <HAL_RCC_OscConfig+0x378>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b05      	cmp	r3, #5
 8003560:	d110      	bne.n	8003584 <HAL_RCC_OscConfig+0x358>
 8003562:	4b60      	ldr	r3, [pc, #384]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003568:	4a5e      	ldr	r2, [pc, #376]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800356a:	f043 0304 	orr.w	r3, r3, #4
 800356e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003572:	4b5c      	ldr	r3, [pc, #368]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003578:	4a5a      	ldr	r2, [pc, #360]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003582:	e00f      	b.n	80035a4 <HAL_RCC_OscConfig+0x378>
 8003584:	4b57      	ldr	r3, [pc, #348]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358a:	4a56      	ldr	r2, [pc, #344]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800358c:	f023 0301 	bic.w	r3, r3, #1
 8003590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003594:	4b53      	ldr	r3, [pc, #332]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359a:	4a52      	ldr	r2, [pc, #328]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800359c:	f023 0304 	bic.w	r3, r3, #4
 80035a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d016      	beq.n	80035da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ac:	f7fd ff3c 	bl	8001428 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b4:	f7fd ff38 	bl	8001428 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e138      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ca:	4b46      	ldr	r3, [pc, #280]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0ed      	beq.n	80035b4 <HAL_RCC_OscConfig+0x388>
 80035d8:	e015      	b.n	8003606 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035da:	f7fd ff25 	bl	8001428 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e0:	e00a      	b.n	80035f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e2:	f7fd ff21 	bl	8001428 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e121      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035f8:	4b3a      	ldr	r3, [pc, #232]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80035fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ed      	bne.n	80035e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003606:	7ffb      	ldrb	r3, [r7, #31]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d105      	bne.n	8003618 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800360c:	4b35      	ldr	r3, [pc, #212]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800360e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003610:	4a34      	ldr	r2, [pc, #208]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003616:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d03c      	beq.n	800369e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01c      	beq.n	8003666 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800362c:	4b2d      	ldr	r3, [pc, #180]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800362e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003632:	4a2c      	ldr	r2, [pc, #176]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fd fef4 	bl	8001428 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003644:	f7fd fef0 	bl	8001428 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e0f2      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003656:	4b23      	ldr	r3, [pc, #140]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003658:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <HAL_RCC_OscConfig+0x418>
 8003664:	e01b      	b.n	800369e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003666:	4b1f      	ldr	r3, [pc, #124]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003668:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800366c:	4a1d      	ldr	r2, [pc, #116]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003676:	f7fd fed7 	bl	8001428 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800367e:	f7fd fed3 	bl	8001428 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e0d5      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003690:	4b14      	ldr	r3, [pc, #80]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 8003692:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1ef      	bne.n	800367e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80c9 	beq.w	800383a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036a8:	4b0e      	ldr	r3, [pc, #56]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 030c 	and.w	r3, r3, #12
 80036b0:	2b0c      	cmp	r3, #12
 80036b2:	f000 8083 	beq.w	80037bc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d15e      	bne.n	800377c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036be:	4b09      	ldr	r3, [pc, #36]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a08      	ldr	r2, [pc, #32]	@ (80036e4 <HAL_RCC_OscConfig+0x4b8>)
 80036c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ca:	f7fd fead 	bl	8001428 <HAL_GetTick>
 80036ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036d0:	e00c      	b.n	80036ec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d2:	f7fd fea9 	bl	8001428 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d905      	bls.n	80036ec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e0ab      	b.n	800383c <HAL_RCC_OscConfig+0x610>
 80036e4:	40021000 	.word	0x40021000
 80036e8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ec:	4b55      	ldr	r3, [pc, #340]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1ec      	bne.n	80036d2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f8:	4b52      	ldr	r3, [pc, #328]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80036fa:	68da      	ldr	r2, [r3, #12]
 80036fc:	4b52      	ldr	r3, [pc, #328]	@ (8003848 <HAL_RCC_OscConfig+0x61c>)
 80036fe:	4013      	ands	r3, r2
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6a11      	ldr	r1, [r2, #32]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003708:	3a01      	subs	r2, #1
 800370a:	0112      	lsls	r2, r2, #4
 800370c:	4311      	orrs	r1, r2
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003712:	0212      	lsls	r2, r2, #8
 8003714:	4311      	orrs	r1, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800371a:	0852      	lsrs	r2, r2, #1
 800371c:	3a01      	subs	r2, #1
 800371e:	0552      	lsls	r2, r2, #21
 8003720:	4311      	orrs	r1, r2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003726:	0852      	lsrs	r2, r2, #1
 8003728:	3a01      	subs	r2, #1
 800372a:	0652      	lsls	r2, r2, #25
 800372c:	4311      	orrs	r1, r2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003732:	06d2      	lsls	r2, r2, #27
 8003734:	430a      	orrs	r2, r1
 8003736:	4943      	ldr	r1, [pc, #268]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 8003738:	4313      	orrs	r3, r2
 800373a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800373c:	4b41      	ldr	r3, [pc, #260]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a40      	ldr	r2, [pc, #256]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 8003742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003746:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003748:	4b3e      	ldr	r3, [pc, #248]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	4a3d      	ldr	r2, [pc, #244]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 800374e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003752:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003754:	f7fd fe68 	bl	8001428 <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375a:	e008      	b.n	800376e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800375c:	f7fd fe64 	bl	8001428 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2b02      	cmp	r3, #2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e066      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800376e:	4b35      	ldr	r3, [pc, #212]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d0f0      	beq.n	800375c <HAL_RCC_OscConfig+0x530>
 800377a:	e05e      	b.n	800383a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800377c:	4b31      	ldr	r3, [pc, #196]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a30      	ldr	r2, [pc, #192]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 8003782:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003788:	f7fd fe4e 	bl	8001428 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003790:	f7fd fe4a 	bl	8001428 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e04c      	b.n	800383c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a2:	4b28      	ldr	r3, [pc, #160]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f0      	bne.n	8003790 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80037ae:	4b25      	ldr	r3, [pc, #148]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	4924      	ldr	r1, [pc, #144]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80037b4:	4b25      	ldr	r3, [pc, #148]	@ (800384c <HAL_RCC_OscConfig+0x620>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	60cb      	str	r3, [r1, #12]
 80037ba:	e03e      	b.n	800383a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e039      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80037c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003844 <HAL_RCC_OscConfig+0x618>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f003 0203 	and.w	r2, r3, #3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d12c      	bne.n	8003836 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	3b01      	subs	r3, #1
 80037e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d123      	bne.n	8003836 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d11b      	bne.n	8003836 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800380a:	429a      	cmp	r2, r3
 800380c:	d113      	bne.n	8003836 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003818:	085b      	lsrs	r3, r3, #1
 800381a:	3b01      	subs	r3, #1
 800381c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d109      	bne.n	8003836 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800382c:	085b      	lsrs	r3, r3, #1
 800382e:	3b01      	subs	r3, #1
 8003830:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003832:	429a      	cmp	r2, r3
 8003834:	d001      	beq.n	800383a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3720      	adds	r7, #32
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40021000 	.word	0x40021000
 8003848:	019f800c 	.word	0x019f800c
 800384c:	feeefffc 	.word	0xfeeefffc

08003850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e11e      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003868:	4b91      	ldr	r3, [pc, #580]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 030f 	and.w	r3, r3, #15
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d910      	bls.n	8003898 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003876:	4b8e      	ldr	r3, [pc, #568]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 020f 	bic.w	r2, r3, #15
 800387e:	498c      	ldr	r1, [pc, #560]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	4313      	orrs	r3, r2
 8003884:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003886:	4b8a      	ldr	r3, [pc, #552]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d001      	beq.n	8003898 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e106      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d073      	beq.n	800398c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d129      	bne.n	8003900 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ac:	4b81      	ldr	r3, [pc, #516]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0f4      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80038bc:	f000 f99e 	bl	8003bfc <RCC_GetSysClockFreqFromPLLSource>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab8 <HAL_RCC_ClockConfig+0x268>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d93f      	bls.n	800394a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038ca:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d009      	beq.n	80038ea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d033      	beq.n	800394a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d12f      	bne.n	800394a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038ea:	4b72      	ldr	r3, [pc, #456]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038f2:	4a70      	ldr	r2, [pc, #448]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80038f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038fa:	2380      	movs	r3, #128	@ 0x80
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	e024      	b.n	800394a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b02      	cmp	r3, #2
 8003906:	d107      	bne.n	8003918 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003908:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d109      	bne.n	8003928 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0c6      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003918:	4b66      	ldr	r3, [pc, #408]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0be      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003928:	f000 f8ce 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 800392c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	4a61      	ldr	r2, [pc, #388]	@ (8003ab8 <HAL_RCC_ClockConfig+0x268>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d909      	bls.n	800394a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003936:	4b5f      	ldr	r3, [pc, #380]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800393e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003944:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003946:	2380      	movs	r3, #128	@ 0x80
 8003948:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800394a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f023 0203 	bic.w	r2, r3, #3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	4957      	ldr	r1, [pc, #348]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003958:	4313      	orrs	r3, r2
 800395a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800395c:	f7fd fd64 	bl	8001428 <HAL_GetTick>
 8003960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003962:	e00a      	b.n	800397a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003964:	f7fd fd60 	bl	8001428 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003972:	4293      	cmp	r3, r2
 8003974:	d901      	bls.n	800397a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e095      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 020c 	and.w	r2, r3, #12
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	429a      	cmp	r2, r3
 800398a:	d1eb      	bne.n	8003964 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d023      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a4:	4b43      	ldr	r3, [pc, #268]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	4a42      	ldr	r2, [pc, #264]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039ae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d007      	beq.n	80039cc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80039bc:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039c4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039cc:	4b39      	ldr	r3, [pc, #228]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4936      	ldr	r1, [pc, #216]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
 80039de:	e008      	b.n	80039f2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b80      	cmp	r3, #128	@ 0x80
 80039e4:	d105      	bne.n	80039f2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039e6:	4b33      	ldr	r3, [pc, #204]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	4a32      	ldr	r2, [pc, #200]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 80039ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039f0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039f2:	4b2f      	ldr	r3, [pc, #188]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d21d      	bcs.n	8003a3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a00:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f023 020f 	bic.w	r2, r3, #15
 8003a08:	4929      	ldr	r1, [pc, #164]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a10:	f7fd fd0a 	bl	8001428 <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a16:	e00a      	b.n	8003a2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a18:	f7fd fd06 	bl	8001428 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e03b      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2e:	4b20      	ldr	r3, [pc, #128]	@ (8003ab0 <HAL_RCC_ClockConfig+0x260>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 030f 	and.w	r3, r3, #15
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d1ed      	bne.n	8003a18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d008      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a48:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	4917      	ldr	r1, [pc, #92]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0308 	and.w	r3, r3, #8
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a66:	4b13      	ldr	r3, [pc, #76]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	490f      	ldr	r1, [pc, #60]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a7a:	f000 f825 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab4 <HAL_RCC_ClockConfig+0x264>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	490c      	ldr	r1, [pc, #48]	@ (8003abc <HAL_RCC_ClockConfig+0x26c>)
 8003a8c:	5ccb      	ldrb	r3, [r1, r3]
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	fa22 f303 	lsr.w	r3, r2, r3
 8003a96:	4a0a      	ldr	r2, [pc, #40]	@ (8003ac0 <HAL_RCC_ClockConfig+0x270>)
 8003a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HAL_RCC_ClockConfig+0x274>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fc76 	bl	8001390 <HAL_InitTick>
 8003aa4:	4603      	mov	r3, r0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40022000 	.word	0x40022000
 8003ab4:	40021000 	.word	0x40021000
 8003ab8:	04c4b400 	.word	0x04c4b400
 8003abc:	080066e0 	.word	0x080066e0
 8003ac0:	20000000 	.word	0x20000000
 8003ac4:	20000004 	.word	0x20000004

08003ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003ace:	4b2c      	ldr	r3, [pc, #176]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d102      	bne.n	8003ae0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ada:	4b2a      	ldr	r3, [pc, #168]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	e047      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003ae0:	4b27      	ldr	r3, [pc, #156]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f003 030c 	and.w	r3, r3, #12
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d102      	bne.n	8003af2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003aec:	4b26      	ldr	r3, [pc, #152]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003aee:	613b      	str	r3, [r7, #16]
 8003af0:	e03e      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003af2:	4b23      	ldr	r3, [pc, #140]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 030c 	and.w	r3, r3, #12
 8003afa:	2b0c      	cmp	r3, #12
 8003afc:	d136      	bne.n	8003b6c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003afe:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b08:	4b1d      	ldr	r3, [pc, #116]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	3301      	adds	r3, #1
 8003b14:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d10c      	bne.n	8003b36 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	4a16      	ldr	r2, [pc, #88]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b26:	68d2      	ldr	r2, [r2, #12]
 8003b28:	0a12      	lsrs	r2, r2, #8
 8003b2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b2e:	fb02 f303 	mul.w	r3, r2, r3
 8003b32:	617b      	str	r3, [r7, #20]
      break;
 8003b34:	e00c      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b36:	4a13      	ldr	r2, [pc, #76]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3e:	4a10      	ldr	r2, [pc, #64]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b40:	68d2      	ldr	r2, [r2, #12]
 8003b42:	0a12      	lsrs	r2, r2, #8
 8003b44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b48:	fb02 f303 	mul.w	r3, r2, r3
 8003b4c:	617b      	str	r3, [r7, #20]
      break;
 8003b4e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b50:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	0e5b      	lsrs	r3, r3, #25
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	e001      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b70:	693b      	ldr	r3, [r7, #16]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000
 8003b84:	00f42400 	.word	0x00f42400
 8003b88:	007a1200 	.word	0x007a1200

08003b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b90:	4b03      	ldr	r3, [pc, #12]	@ (8003ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b92:	681b      	ldr	r3, [r3, #0]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	20000000 	.word	0x20000000

08003ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ba8:	f7ff fff0 	bl	8003b8c <HAL_RCC_GetHCLKFreq>
 8003bac:	4602      	mov	r2, r0
 8003bae:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	0a1b      	lsrs	r3, r3, #8
 8003bb4:	f003 0307 	and.w	r3, r3, #7
 8003bb8:	4904      	ldr	r1, [pc, #16]	@ (8003bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bba:	5ccb      	ldrb	r3, [r1, r3]
 8003bbc:	f003 031f 	and.w	r3, r3, #31
 8003bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	080066f0 	.word	0x080066f0

08003bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bd4:	f7ff ffda 	bl	8003b8c <HAL_RCC_GetHCLKFreq>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	0adb      	lsrs	r3, r3, #11
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	4904      	ldr	r1, [pc, #16]	@ (8003bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003be6:	5ccb      	ldrb	r3, [r1, r3]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	080066f0 	.word	0x080066f0

08003bfc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b087      	sub	sp, #28
 8003c00:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c02:	4b1e      	ldr	r3, [pc, #120]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	091b      	lsrs	r3, r3, #4
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	3301      	adds	r3, #1
 8003c18:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d10c      	bne.n	8003c3a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c20:	4a17      	ldr	r2, [pc, #92]	@ (8003c80 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c28:	4a14      	ldr	r2, [pc, #80]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c2a:	68d2      	ldr	r2, [r2, #12]
 8003c2c:	0a12      	lsrs	r2, r2, #8
 8003c2e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c32:	fb02 f303 	mul.w	r3, r2, r3
 8003c36:	617b      	str	r3, [r7, #20]
    break;
 8003c38:	e00c      	b.n	8003c54 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c3a:	4a12      	ldr	r2, [pc, #72]	@ (8003c84 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c42:	4a0e      	ldr	r2, [pc, #56]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c44:	68d2      	ldr	r2, [r2, #12]
 8003c46:	0a12      	lsrs	r2, r2, #8
 8003c48:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c4c:	fb02 f303 	mul.w	r3, r2, r3
 8003c50:	617b      	str	r3, [r7, #20]
    break;
 8003c52:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	0e5b      	lsrs	r3, r3, #25
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003c6e:	687b      	ldr	r3, [r7, #4]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	371c      	adds	r7, #28
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	007a1200 	.word	0x007a1200
 8003c84:	00f42400 	.word	0x00f42400

08003c88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c90:	2300      	movs	r3, #0
 8003c92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c94:	2300      	movs	r3, #0
 8003c96:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8098 	beq.w	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003caa:	4b43      	ldr	r3, [pc, #268]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10d      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	4b40      	ldr	r3, [pc, #256]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cba:	4a3f      	ldr	r2, [pc, #252]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a39      	ldr	r2, [pc, #228]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cde:	f7fd fba3 	bl	8001428 <HAL_GetTick>
 8003ce2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ce4:	e009      	b.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce6:	f7fd fb9f 	bl	8001428 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d902      	bls.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	74fb      	strb	r3, [r7, #19]
        break;
 8003cf8:	e005      	b.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cfa:	4b30      	ldr	r3, [pc, #192]	@ (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0ef      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d06:	7cfb      	ldrb	r3, [r7, #19]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d159      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d16:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d01e      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d019      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d28:	4b23      	ldr	r3, [pc, #140]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d34:	4b20      	ldr	r3, [pc, #128]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d44:	4b1c      	ldr	r3, [pc, #112]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d54:	4a18      	ldr	r2, [pc, #96]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d016      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d66:	f7fd fb5f 	bl	8001428 <HAL_GetTick>
 8003d6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d6c:	e00b      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d6e:	f7fd fb5b 	bl	8001428 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d902      	bls.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	74fb      	strb	r3, [r7, #19]
            break;
 8003d84:	e006      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d86:	4b0c      	ldr	r3, [pc, #48]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0ec      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003d94:	7cfb      	ldrb	r3, [r7, #19]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10b      	bne.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d9a:	4b07      	ldr	r3, [pc, #28]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003da8:	4903      	ldr	r1, [pc, #12]	@ (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003db0:	e008      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003db2:	7cfb      	ldrb	r3, [r7, #19]
 8003db4:	74bb      	strb	r3, [r7, #18]
 8003db6:	e005      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc0:	7cfb      	ldrb	r3, [r7, #19]
 8003dc2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dc4:	7c7b      	ldrb	r3, [r7, #17]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d105      	bne.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dca:	4ba7      	ldr	r3, [pc, #668]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dce:	4aa6      	ldr	r2, [pc, #664]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003de2:	4ba1      	ldr	r3, [pc, #644]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de8:	f023 0203 	bic.w	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	499d      	ldr	r1, [pc, #628]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e04:	4b98      	ldr	r3, [pc, #608]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	f023 020c 	bic.w	r2, r3, #12
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	4995      	ldr	r1, [pc, #596]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0304 	and.w	r3, r3, #4
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e26:	4b90      	ldr	r3, [pc, #576]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	498c      	ldr	r1, [pc, #560]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0308 	and.w	r3, r3, #8
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00a      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e48:	4b87      	ldr	r3, [pc, #540]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	4984      	ldr	r1, [pc, #528]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00a      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	497b      	ldr	r1, [pc, #492]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0320 	and.w	r3, r3, #32
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e8c:	4b76      	ldr	r3, [pc, #472]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	4973      	ldr	r1, [pc, #460]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eae:	4b6e      	ldr	r3, [pc, #440]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	496a      	ldr	r1, [pc, #424]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ed0:	4b65      	ldr	r3, [pc, #404]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	4962      	ldr	r1, [pc, #392]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ef2:	4b5d      	ldr	r3, [pc, #372]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	4959      	ldr	r1, [pc, #356]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f14:	4b54      	ldr	r3, [pc, #336]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f1a:	f023 0203 	bic.w	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f22:	4951      	ldr	r1, [pc, #324]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f36:	4b4c      	ldr	r3, [pc, #304]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f44:	4948      	ldr	r1, [pc, #288]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d015      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f58:	4b43      	ldr	r3, [pc, #268]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f66:	4940      	ldr	r1, [pc, #256]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f76:	d105      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f78:	4b3b      	ldr	r3, [pc, #236]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	4a3a      	ldr	r2, [pc, #232]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f82:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d015      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f90:	4b35      	ldr	r3, [pc, #212]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f9e:	4932      	ldr	r1, [pc, #200]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003faa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fae:	d105      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4a2c      	ldr	r2, [pc, #176]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d015      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fc8:	4b27      	ldr	r3, [pc, #156]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd6:	4924      	ldr	r1, [pc, #144]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fe6:	d105      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4a1e      	ldr	r2, [pc, #120]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ff2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d015      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004000:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004006:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400e:	4916      	ldr	r1, [pc, #88]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004010:	4313      	orrs	r3, r2
 8004012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800401a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800401e:	d105      	bne.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004020:	4b11      	ldr	r3, [pc, #68]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	4a10      	ldr	r2, [pc, #64]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004026:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800402a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d019      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004038:	4b0b      	ldr	r3, [pc, #44]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004046:	4908      	ldr	r1, [pc, #32]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004056:	d109      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004058:	4b03      	ldr	r3, [pc, #12]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	4a02      	ldr	r2, [pc, #8]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800405e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004062:	60d3      	str	r3, [r2, #12]
 8004064:	e002      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004066:	bf00      	nop
 8004068:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d015      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004078:	4b29      	ldr	r3, [pc, #164]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004086:	4926      	ldr	r1, [pc, #152]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004096:	d105      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004098:	4b21      	ldr	r3, [pc, #132]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4a20      	ldr	r2, [pc, #128]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800409e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d015      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80040b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040be:	4918      	ldr	r1, [pc, #96]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ce:	d105      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040d0:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4a12      	ldr	r2, [pc, #72]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d015      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80040e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f6:	490a      	ldr	r1, [pc, #40]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004102:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004106:	d105      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004108:	4b05      	ldr	r3, [pc, #20]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a04      	ldr	r2, [pc, #16]	@ (8004120 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800410e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004112:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004114:	7cbb      	ldrb	r3, [r7, #18]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	40021000 	.word	0x40021000

08004124 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e049      	b.n	80041ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fc ffae 	bl	80010ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3304      	adds	r3, #4
 8004160:	4619      	mov	r1, r3
 8004162:	4610      	mov	r0, r2
 8004164:	f000 fa5c 	bl	8004620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d109      	bne.n	80041f8 <HAL_TIM_PWM_Start+0x24>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	bf14      	ite	ne
 80041f0:	2301      	movne	r3, #1
 80041f2:	2300      	moveq	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	e03c      	b.n	8004272 <HAL_TIM_PWM_Start+0x9e>
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	d109      	bne.n	8004212 <HAL_TIM_PWM_Start+0x3e>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b01      	cmp	r3, #1
 8004208:	bf14      	ite	ne
 800420a:	2301      	movne	r3, #1
 800420c:	2300      	moveq	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	e02f      	b.n	8004272 <HAL_TIM_PWM_Start+0x9e>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b08      	cmp	r3, #8
 8004216:	d109      	bne.n	800422c <HAL_TIM_PWM_Start+0x58>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b01      	cmp	r3, #1
 8004222:	bf14      	ite	ne
 8004224:	2301      	movne	r3, #1
 8004226:	2300      	moveq	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	e022      	b.n	8004272 <HAL_TIM_PWM_Start+0x9e>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b0c      	cmp	r3, #12
 8004230:	d109      	bne.n	8004246 <HAL_TIM_PWM_Start+0x72>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	bf14      	ite	ne
 800423e:	2301      	movne	r3, #1
 8004240:	2300      	moveq	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	e015      	b.n	8004272 <HAL_TIM_PWM_Start+0x9e>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b10      	cmp	r3, #16
 800424a:	d109      	bne.n	8004260 <HAL_TIM_PWM_Start+0x8c>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	bf14      	ite	ne
 8004258:	2301      	movne	r3, #1
 800425a:	2300      	moveq	r3, #0
 800425c:	b2db      	uxtb	r3, r3
 800425e:	e008      	b.n	8004272 <HAL_TIM_PWM_Start+0x9e>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b01      	cmp	r3, #1
 800426a:	bf14      	ite	ne
 800426c:	2301      	movne	r3, #1
 800426e:	2300      	moveq	r3, #0
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e0a6      	b.n	80043c8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d104      	bne.n	800428a <HAL_TIM_PWM_Start+0xb6>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004288:	e023      	b.n	80042d2 <HAL_TIM_PWM_Start+0xfe>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b04      	cmp	r3, #4
 800428e:	d104      	bne.n	800429a <HAL_TIM_PWM_Start+0xc6>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004298:	e01b      	b.n	80042d2 <HAL_TIM_PWM_Start+0xfe>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b08      	cmp	r3, #8
 800429e:	d104      	bne.n	80042aa <HAL_TIM_PWM_Start+0xd6>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a8:	e013      	b.n	80042d2 <HAL_TIM_PWM_Start+0xfe>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b0c      	cmp	r3, #12
 80042ae:	d104      	bne.n	80042ba <HAL_TIM_PWM_Start+0xe6>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b8:	e00b      	b.n	80042d2 <HAL_TIM_PWM_Start+0xfe>
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b10      	cmp	r3, #16
 80042be:	d104      	bne.n	80042ca <HAL_TIM_PWM_Start+0xf6>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c8:	e003      	b.n	80042d2 <HAL_TIM_PWM_Start+0xfe>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2202      	movs	r2, #2
 80042ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2201      	movs	r2, #1
 80042d8:	6839      	ldr	r1, [r7, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fd7e 	bl	8004ddc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a3a      	ldr	r2, [pc, #232]	@ (80043d0 <HAL_TIM_PWM_Start+0x1fc>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d018      	beq.n	800431c <HAL_TIM_PWM_Start+0x148>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a39      	ldr	r2, [pc, #228]	@ (80043d4 <HAL_TIM_PWM_Start+0x200>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d013      	beq.n	800431c <HAL_TIM_PWM_Start+0x148>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a37      	ldr	r2, [pc, #220]	@ (80043d8 <HAL_TIM_PWM_Start+0x204>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00e      	beq.n	800431c <HAL_TIM_PWM_Start+0x148>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a36      	ldr	r2, [pc, #216]	@ (80043dc <HAL_TIM_PWM_Start+0x208>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d009      	beq.n	800431c <HAL_TIM_PWM_Start+0x148>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a34      	ldr	r2, [pc, #208]	@ (80043e0 <HAL_TIM_PWM_Start+0x20c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d004      	beq.n	800431c <HAL_TIM_PWM_Start+0x148>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a33      	ldr	r2, [pc, #204]	@ (80043e4 <HAL_TIM_PWM_Start+0x210>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d101      	bne.n	8004320 <HAL_TIM_PWM_Start+0x14c>
 800431c:	2301      	movs	r3, #1
 800431e:	e000      	b.n	8004322 <HAL_TIM_PWM_Start+0x14e>
 8004320:	2300      	movs	r3, #0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d007      	beq.n	8004336 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a25      	ldr	r2, [pc, #148]	@ (80043d0 <HAL_TIM_PWM_Start+0x1fc>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d022      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004348:	d01d      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a26      	ldr	r2, [pc, #152]	@ (80043e8 <HAL_TIM_PWM_Start+0x214>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d018      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a24      	ldr	r2, [pc, #144]	@ (80043ec <HAL_TIM_PWM_Start+0x218>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d013      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a23      	ldr	r2, [pc, #140]	@ (80043f0 <HAL_TIM_PWM_Start+0x21c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00e      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a19      	ldr	r2, [pc, #100]	@ (80043d4 <HAL_TIM_PWM_Start+0x200>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d009      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a18      	ldr	r2, [pc, #96]	@ (80043d8 <HAL_TIM_PWM_Start+0x204>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d004      	beq.n	8004386 <HAL_TIM_PWM_Start+0x1b2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a18      	ldr	r2, [pc, #96]	@ (80043e4 <HAL_TIM_PWM_Start+0x210>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d115      	bne.n	80043b2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	4b19      	ldr	r3, [pc, #100]	@ (80043f4 <HAL_TIM_PWM_Start+0x220>)
 800438e:	4013      	ands	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2b06      	cmp	r3, #6
 8004396:	d015      	beq.n	80043c4 <HAL_TIM_PWM_Start+0x1f0>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800439e:	d011      	beq.n	80043c4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0201 	orr.w	r2, r2, #1
 80043ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b0:	e008      	b.n	80043c4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0201 	orr.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	e000      	b.n	80043c6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40012c00 	.word	0x40012c00
 80043d4:	40013400 	.word	0x40013400
 80043d8:	40014000 	.word	0x40014000
 80043dc:	40014400 	.word	0x40014400
 80043e0:	40014800 	.word	0x40014800
 80043e4:	40015000 	.word	0x40015000
 80043e8:	40000400 	.word	0x40000400
 80043ec:	40000800 	.word	0x40000800
 80043f0:	40000c00 	.word	0x40000c00
 80043f4:	00010007 	.word	0x00010007

080043f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004404:	2300      	movs	r3, #0
 8004406:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800440e:	2b01      	cmp	r3, #1
 8004410:	d101      	bne.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004412:	2302      	movs	r3, #2
 8004414:	e0ff      	b.n	8004616 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b14      	cmp	r3, #20
 8004422:	f200 80f0 	bhi.w	8004606 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004426:	a201      	add	r2, pc, #4	@ (adr r2, 800442c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442c:	08004481 	.word	0x08004481
 8004430:	08004607 	.word	0x08004607
 8004434:	08004607 	.word	0x08004607
 8004438:	08004607 	.word	0x08004607
 800443c:	080044c1 	.word	0x080044c1
 8004440:	08004607 	.word	0x08004607
 8004444:	08004607 	.word	0x08004607
 8004448:	08004607 	.word	0x08004607
 800444c:	08004503 	.word	0x08004503
 8004450:	08004607 	.word	0x08004607
 8004454:	08004607 	.word	0x08004607
 8004458:	08004607 	.word	0x08004607
 800445c:	08004543 	.word	0x08004543
 8004460:	08004607 	.word	0x08004607
 8004464:	08004607 	.word	0x08004607
 8004468:	08004607 	.word	0x08004607
 800446c:	08004585 	.word	0x08004585
 8004470:	08004607 	.word	0x08004607
 8004474:	08004607 	.word	0x08004607
 8004478:	08004607 	.word	0x08004607
 800447c:	080045c5 	.word	0x080045c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68b9      	ldr	r1, [r7, #8]
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f97e 	bl	8004788 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0208 	orr.w	r2, r2, #8
 800449a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0204 	bic.w	r2, r2, #4
 80044aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6999      	ldr	r1, [r3, #24]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	691a      	ldr	r2, [r3, #16]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	619a      	str	r2, [r3, #24]
      break;
 80044be:	e0a5      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68b9      	ldr	r1, [r7, #8]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 f9f8 	bl	80048bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699a      	ldr	r2, [r3, #24]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6999      	ldr	r1, [r3, #24]
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	021a      	lsls	r2, r3, #8
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	619a      	str	r2, [r3, #24]
      break;
 8004500:	e084      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68b9      	ldr	r1, [r7, #8]
 8004508:	4618      	mov	r0, r3
 800450a:	f000 fa6b 	bl	80049e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69da      	ldr	r2, [r3, #28]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f042 0208 	orr.w	r2, r2, #8
 800451c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0204 	bic.w	r2, r2, #4
 800452c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69d9      	ldr	r1, [r3, #28]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	691a      	ldr	r2, [r3, #16]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	430a      	orrs	r2, r1
 800453e:	61da      	str	r2, [r3, #28]
      break;
 8004540:	e064      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68b9      	ldr	r1, [r7, #8]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fadd 	bl	8004b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	69da      	ldr	r2, [r3, #28]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800456c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69d9      	ldr	r1, [r3, #28]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	021a      	lsls	r2, r3, #8
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	61da      	str	r2, [r3, #28]
      break;
 8004582:	e043      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68b9      	ldr	r1, [r7, #8]
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fb50 	bl	8004c30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0208 	orr.w	r2, r2, #8
 800459e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0204 	bic.w	r2, r2, #4
 80045ae:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	691a      	ldr	r2, [r3, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80045c2:	e023      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fb9a 	bl	8004d04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045de:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	021a      	lsls	r2, r3, #8
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004604:	e002      	b.n	800460c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	75fb      	strb	r3, [r7, #23]
      break;
 800460a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004614:	7dfb      	ldrb	r3, [r7, #23]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop

08004620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a4c      	ldr	r2, [pc, #304]	@ (8004764 <TIM_Base_SetConfig+0x144>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d017      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800463e:	d013      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a49      	ldr	r2, [pc, #292]	@ (8004768 <TIM_Base_SetConfig+0x148>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00f      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a48      	ldr	r2, [pc, #288]	@ (800476c <TIM_Base_SetConfig+0x14c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00b      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a47      	ldr	r2, [pc, #284]	@ (8004770 <TIM_Base_SetConfig+0x150>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d007      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a46      	ldr	r2, [pc, #280]	@ (8004774 <TIM_Base_SetConfig+0x154>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d003      	beq.n	8004668 <TIM_Base_SetConfig+0x48>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a45      	ldr	r2, [pc, #276]	@ (8004778 <TIM_Base_SetConfig+0x158>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d108      	bne.n	800467a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800466e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a39      	ldr	r2, [pc, #228]	@ (8004764 <TIM_Base_SetConfig+0x144>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d023      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004688:	d01f      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a36      	ldr	r2, [pc, #216]	@ (8004768 <TIM_Base_SetConfig+0x148>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d01b      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a35      	ldr	r2, [pc, #212]	@ (800476c <TIM_Base_SetConfig+0x14c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d017      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a34      	ldr	r2, [pc, #208]	@ (8004770 <TIM_Base_SetConfig+0x150>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d013      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a33      	ldr	r2, [pc, #204]	@ (8004774 <TIM_Base_SetConfig+0x154>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00f      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a33      	ldr	r2, [pc, #204]	@ (800477c <TIM_Base_SetConfig+0x15c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00b      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a32      	ldr	r2, [pc, #200]	@ (8004780 <TIM_Base_SetConfig+0x160>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d007      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a31      	ldr	r2, [pc, #196]	@ (8004784 <TIM_Base_SetConfig+0x164>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d003      	beq.n	80046ca <TIM_Base_SetConfig+0xaa>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004778 <TIM_Base_SetConfig+0x158>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d108      	bne.n	80046dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	4313      	orrs	r3, r2
 80046da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a18      	ldr	r2, [pc, #96]	@ (8004764 <TIM_Base_SetConfig+0x144>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d013      	beq.n	8004730 <TIM_Base_SetConfig+0x110>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a1a      	ldr	r2, [pc, #104]	@ (8004774 <TIM_Base_SetConfig+0x154>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d00f      	beq.n	8004730 <TIM_Base_SetConfig+0x110>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a1a      	ldr	r2, [pc, #104]	@ (800477c <TIM_Base_SetConfig+0x15c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00b      	beq.n	8004730 <TIM_Base_SetConfig+0x110>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a19      	ldr	r2, [pc, #100]	@ (8004780 <TIM_Base_SetConfig+0x160>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d007      	beq.n	8004730 <TIM_Base_SetConfig+0x110>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a18      	ldr	r2, [pc, #96]	@ (8004784 <TIM_Base_SetConfig+0x164>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d003      	beq.n	8004730 <TIM_Base_SetConfig+0x110>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a13      	ldr	r2, [pc, #76]	@ (8004778 <TIM_Base_SetConfig+0x158>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d103      	bne.n	8004738 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b01      	cmp	r3, #1
 8004748:	d105      	bne.n	8004756 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f023 0201 	bic.w	r2, r3, #1
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	611a      	str	r2, [r3, #16]
  }
}
 8004756:	bf00      	nop
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40012c00 	.word	0x40012c00
 8004768:	40000400 	.word	0x40000400
 800476c:	40000800 	.word	0x40000800
 8004770:	40000c00 	.word	0x40000c00
 8004774:	40013400 	.word	0x40013400
 8004778:	40015000 	.word	0x40015000
 800477c:	40014000 	.word	0x40014000
 8004780:	40014400 	.word	0x40014400
 8004784:	40014800 	.word	0x40014800

08004788 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f023 0201 	bic.w	r2, r3, #1
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0303 	bic.w	r3, r3, #3
 80047c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f023 0302 	bic.w	r3, r3, #2
 80047d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a30      	ldr	r2, [pc, #192]	@ (80048a4 <TIM_OC1_SetConfig+0x11c>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d013      	beq.n	8004810 <TIM_OC1_SetConfig+0x88>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a2f      	ldr	r2, [pc, #188]	@ (80048a8 <TIM_OC1_SetConfig+0x120>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00f      	beq.n	8004810 <TIM_OC1_SetConfig+0x88>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a2e      	ldr	r2, [pc, #184]	@ (80048ac <TIM_OC1_SetConfig+0x124>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d00b      	beq.n	8004810 <TIM_OC1_SetConfig+0x88>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a2d      	ldr	r2, [pc, #180]	@ (80048b0 <TIM_OC1_SetConfig+0x128>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d007      	beq.n	8004810 <TIM_OC1_SetConfig+0x88>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a2c      	ldr	r2, [pc, #176]	@ (80048b4 <TIM_OC1_SetConfig+0x12c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d003      	beq.n	8004810 <TIM_OC1_SetConfig+0x88>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a2b      	ldr	r2, [pc, #172]	@ (80048b8 <TIM_OC1_SetConfig+0x130>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d10c      	bne.n	800482a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f023 0308 	bic.w	r3, r3, #8
 8004816:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a1d      	ldr	r2, [pc, #116]	@ (80048a4 <TIM_OC1_SetConfig+0x11c>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d013      	beq.n	800485a <TIM_OC1_SetConfig+0xd2>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a1c      	ldr	r2, [pc, #112]	@ (80048a8 <TIM_OC1_SetConfig+0x120>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00f      	beq.n	800485a <TIM_OC1_SetConfig+0xd2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a1b      	ldr	r2, [pc, #108]	@ (80048ac <TIM_OC1_SetConfig+0x124>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00b      	beq.n	800485a <TIM_OC1_SetConfig+0xd2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a1a      	ldr	r2, [pc, #104]	@ (80048b0 <TIM_OC1_SetConfig+0x128>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d007      	beq.n	800485a <TIM_OC1_SetConfig+0xd2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <TIM_OC1_SetConfig+0x12c>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d003      	beq.n	800485a <TIM_OC1_SetConfig+0xd2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <TIM_OC1_SetConfig+0x130>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d111      	bne.n	800487e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	4313      	orrs	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685a      	ldr	r2, [r3, #4]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	621a      	str	r2, [r3, #32]
}
 8004898:	bf00      	nop
 800489a:	371c      	adds	r7, #28
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr
 80048a4:	40012c00 	.word	0x40012c00
 80048a8:	40013400 	.word	0x40013400
 80048ac:	40014000 	.word	0x40014000
 80048b0:	40014400 	.word	0x40014400
 80048b4:	40014800 	.word	0x40014800
 80048b8:	40015000 	.word	0x40015000

080048bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	f023 0210 	bic.w	r2, r3, #16
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	021b      	lsls	r3, r3, #8
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f023 0320 	bic.w	r3, r3, #32
 800490a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	4313      	orrs	r3, r2
 8004916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a2c      	ldr	r2, [pc, #176]	@ (80049cc <TIM_OC2_SetConfig+0x110>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d007      	beq.n	8004930 <TIM_OC2_SetConfig+0x74>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a2b      	ldr	r2, [pc, #172]	@ (80049d0 <TIM_OC2_SetConfig+0x114>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_OC2_SetConfig+0x74>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a2a      	ldr	r2, [pc, #168]	@ (80049d4 <TIM_OC2_SetConfig+0x118>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d10d      	bne.n	800494c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800494a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a1f      	ldr	r2, [pc, #124]	@ (80049cc <TIM_OC2_SetConfig+0x110>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d013      	beq.n	800497c <TIM_OC2_SetConfig+0xc0>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a1e      	ldr	r2, [pc, #120]	@ (80049d0 <TIM_OC2_SetConfig+0x114>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d00f      	beq.n	800497c <TIM_OC2_SetConfig+0xc0>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a1e      	ldr	r2, [pc, #120]	@ (80049d8 <TIM_OC2_SetConfig+0x11c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00b      	beq.n	800497c <TIM_OC2_SetConfig+0xc0>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a1d      	ldr	r2, [pc, #116]	@ (80049dc <TIM_OC2_SetConfig+0x120>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d007      	beq.n	800497c <TIM_OC2_SetConfig+0xc0>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a1c      	ldr	r2, [pc, #112]	@ (80049e0 <TIM_OC2_SetConfig+0x124>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d003      	beq.n	800497c <TIM_OC2_SetConfig+0xc0>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a17      	ldr	r2, [pc, #92]	@ (80049d4 <TIM_OC2_SetConfig+0x118>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d113      	bne.n	80049a4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800498a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40012c00 	.word	0x40012c00
 80049d0:	40013400 	.word	0x40013400
 80049d4:	40015000 	.word	0x40015000
 80049d8:	40014000 	.word	0x40014000
 80049dc:	40014400 	.word	0x40014400
 80049e0:	40014800 	.word	0x40014800

080049e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0303 	bic.w	r3, r3, #3
 8004a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a2b      	ldr	r2, [pc, #172]	@ (8004af0 <TIM_OC3_SetConfig+0x10c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d007      	beq.n	8004a56 <TIM_OC3_SetConfig+0x72>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a2a      	ldr	r2, [pc, #168]	@ (8004af4 <TIM_OC3_SetConfig+0x110>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_OC3_SetConfig+0x72>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a29      	ldr	r2, [pc, #164]	@ (8004af8 <TIM_OC3_SetConfig+0x114>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d10d      	bne.n	8004a72 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	@ (8004af0 <TIM_OC3_SetConfig+0x10c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d013      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8004af4 <TIM_OC3_SetConfig+0x110>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00f      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a1d      	ldr	r2, [pc, #116]	@ (8004afc <TIM_OC3_SetConfig+0x118>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00b      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8004b00 <TIM_OC3_SetConfig+0x11c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d007      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a1b      	ldr	r2, [pc, #108]	@ (8004b04 <TIM_OC3_SetConfig+0x120>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	@ (8004af8 <TIM_OC3_SetConfig+0x114>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d113      	bne.n	8004aca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	621a      	str	r2, [r3, #32]
}
 8004ae4:	bf00      	nop
 8004ae6:	371c      	adds	r7, #28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr
 8004af0:	40012c00 	.word	0x40012c00
 8004af4:	40013400 	.word	0x40013400
 8004af8:	40015000 	.word	0x40015000
 8004afc:	40014000 	.word	0x40014000
 8004b00:	40014400 	.word	0x40014400
 8004b04:	40014800 	.word	0x40014800

08004b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	031b      	lsls	r3, r3, #12
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a2c      	ldr	r2, [pc, #176]	@ (8004c18 <TIM_OC4_SetConfig+0x110>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d007      	beq.n	8004b7c <TIM_OC4_SetConfig+0x74>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8004c1c <TIM_OC4_SetConfig+0x114>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_OC4_SetConfig+0x74>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a2a      	ldr	r2, [pc, #168]	@ (8004c20 <TIM_OC4_SetConfig+0x118>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d10d      	bne.n	8004b98 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	031b      	lsls	r3, r3, #12
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8004c18 <TIM_OC4_SetConfig+0x110>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d013      	beq.n	8004bc8 <TIM_OC4_SetConfig+0xc0>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c1c <TIM_OC4_SetConfig+0x114>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d00f      	beq.n	8004bc8 <TIM_OC4_SetConfig+0xc0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a1e      	ldr	r2, [pc, #120]	@ (8004c24 <TIM_OC4_SetConfig+0x11c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00b      	beq.n	8004bc8 <TIM_OC4_SetConfig+0xc0>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c28 <TIM_OC4_SetConfig+0x120>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d007      	beq.n	8004bc8 <TIM_OC4_SetConfig+0xc0>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a1c      	ldr	r2, [pc, #112]	@ (8004c2c <TIM_OC4_SetConfig+0x124>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d003      	beq.n	8004bc8 <TIM_OC4_SetConfig+0xc0>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a17      	ldr	r2, [pc, #92]	@ (8004c20 <TIM_OC4_SetConfig+0x118>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d113      	bne.n	8004bf0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bd6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	019b      	lsls	r3, r3, #6
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	019b      	lsls	r3, r3, #6
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685a      	ldr	r2, [r3, #4]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	621a      	str	r2, [r3, #32]
}
 8004c0a:	bf00      	nop
 8004c0c:	371c      	adds	r7, #28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40012c00 	.word	0x40012c00
 8004c1c:	40013400 	.word	0x40013400
 8004c20:	40015000 	.word	0x40015000
 8004c24:	40014000 	.word	0x40014000
 8004c28:	40014400 	.word	0x40014400
 8004c2c:	40014800 	.word	0x40014800

08004c30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	041b      	lsls	r3, r3, #16
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a19      	ldr	r2, [pc, #100]	@ (8004cec <TIM_OC5_SetConfig+0xbc>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d013      	beq.n	8004cb2 <TIM_OC5_SetConfig+0x82>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <TIM_OC5_SetConfig+0xc0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00f      	beq.n	8004cb2 <TIM_OC5_SetConfig+0x82>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a17      	ldr	r2, [pc, #92]	@ (8004cf4 <TIM_OC5_SetConfig+0xc4>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00b      	beq.n	8004cb2 <TIM_OC5_SetConfig+0x82>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a16      	ldr	r2, [pc, #88]	@ (8004cf8 <TIM_OC5_SetConfig+0xc8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d007      	beq.n	8004cb2 <TIM_OC5_SetConfig+0x82>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a15      	ldr	r2, [pc, #84]	@ (8004cfc <TIM_OC5_SetConfig+0xcc>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d003      	beq.n	8004cb2 <TIM_OC5_SetConfig+0x82>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a14      	ldr	r2, [pc, #80]	@ (8004d00 <TIM_OC5_SetConfig+0xd0>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d109      	bne.n	8004cc6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	021b      	lsls	r3, r3, #8
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	697a      	ldr	r2, [r7, #20]
 8004cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	621a      	str	r2, [r3, #32]
}
 8004ce0:	bf00      	nop
 8004ce2:	371c      	adds	r7, #28
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40013400 	.word	0x40013400
 8004cf4:	40014000 	.word	0x40014000
 8004cf8:	40014400 	.word	0x40014400
 8004cfc:	40014800 	.word	0x40014800
 8004d00:	40015000 	.word	0x40015000

08004d04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	021b      	lsls	r3, r3, #8
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	051b      	lsls	r3, r3, #20
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc4 <TIM_OC6_SetConfig+0xc0>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d013      	beq.n	8004d88 <TIM_OC6_SetConfig+0x84>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a19      	ldr	r2, [pc, #100]	@ (8004dc8 <TIM_OC6_SetConfig+0xc4>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00f      	beq.n	8004d88 <TIM_OC6_SetConfig+0x84>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a18      	ldr	r2, [pc, #96]	@ (8004dcc <TIM_OC6_SetConfig+0xc8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00b      	beq.n	8004d88 <TIM_OC6_SetConfig+0x84>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a17      	ldr	r2, [pc, #92]	@ (8004dd0 <TIM_OC6_SetConfig+0xcc>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d007      	beq.n	8004d88 <TIM_OC6_SetConfig+0x84>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a16      	ldr	r2, [pc, #88]	@ (8004dd4 <TIM_OC6_SetConfig+0xd0>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d003      	beq.n	8004d88 <TIM_OC6_SetConfig+0x84>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a15      	ldr	r2, [pc, #84]	@ (8004dd8 <TIM_OC6_SetConfig+0xd4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d109      	bne.n	8004d9c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	029b      	lsls	r3, r3, #10
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40013400 	.word	0x40013400
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	40014400 	.word	0x40014400
 8004dd4:	40014800 	.word	0x40014800
 8004dd8:	40015000 	.word	0x40015000

08004ddc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b087      	sub	sp, #28
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	f003 031f 	and.w	r3, r3, #31
 8004dee:	2201      	movs	r2, #1
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6a1a      	ldr	r2, [r3, #32]
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	401a      	ands	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a1a      	ldr	r2, [r3, #32]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 031f 	and.w	r3, r3, #31
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	fa01 f303 	lsl.w	r3, r1, r3
 8004e14:	431a      	orrs	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	621a      	str	r2, [r3, #32]
}
 8004e1a:	bf00      	nop
 8004e1c:	371c      	adds	r7, #28
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
	...

08004e28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e074      	b.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a34      	ldr	r2, [pc, #208]	@ (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d009      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a33      	ldr	r2, [pc, #204]	@ (8004f3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a31      	ldr	r2, [pc, #196]	@ (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d108      	bne.n	8004e90 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a21      	ldr	r2, [pc, #132]	@ (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d022      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec0:	d01d      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a1f      	ldr	r2, [pc, #124]	@ (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d018      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f48 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d013      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1c      	ldr	r2, [pc, #112]	@ (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d00e      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a15      	ldr	r2, [pc, #84]	@ (8004f3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d009      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a18      	ldr	r2, [pc, #96]	@ (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d004      	beq.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a11      	ldr	r2, [pc, #68]	@ (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d10c      	bne.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3714      	adds	r7, #20
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40012c00 	.word	0x40012c00
 8004f3c:	40013400 	.word	0x40013400
 8004f40:	40015000 	.word	0x40015000
 8004f44:	40000400 	.word	0x40000400
 8004f48:	40000800 	.word	0x40000800
 8004f4c:	40000c00 	.word	0x40000c00
 8004f50:	40014000 	.word	0x40014000

08004f54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e042      	b.n	8004fec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d106      	bne.n	8004f7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f7fc f8ed 	bl	8001158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2224      	movs	r2, #36	@ 0x24
 8004f82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0201 	bic.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fbb2 	bl	8005708 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f8b3 	bl	8005110 <UART_SetConfig>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e01b      	b.n	8004fec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689a      	ldr	r2, [r3, #8]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fc31 	bl	800584c <UART_CheckIdleState>
 8004fea:	4603      	mov	r3, r0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b08a      	sub	sp, #40	@ 0x28
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500a:	2b20      	cmp	r3, #32
 800500c:	d17b      	bne.n	8005106 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <HAL_UART_Transmit+0x26>
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e074      	b.n	8005108 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2221      	movs	r2, #33	@ 0x21
 800502a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800502e:	f7fc f9fb 	bl	8001428 <HAL_GetTick>
 8005032:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	88fa      	ldrh	r2, [r7, #6]
 8005038:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	88fa      	ldrh	r2, [r7, #6]
 8005040:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800504c:	d108      	bne.n	8005060 <HAL_UART_Transmit+0x6c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d104      	bne.n	8005060 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	61bb      	str	r3, [r7, #24]
 800505e:	e003      	b.n	8005068 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005064:	2300      	movs	r3, #0
 8005066:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005068:	e030      	b.n	80050cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2200      	movs	r2, #0
 8005072:	2180      	movs	r1, #128	@ 0x80
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fc93 	bl	80059a0 <UART_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d005      	beq.n	800508c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2220      	movs	r2, #32
 8005084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e03d      	b.n	8005108 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10b      	bne.n	80050aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	881b      	ldrh	r3, [r3, #0]
 8005096:	461a      	mov	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	3302      	adds	r3, #2
 80050a6:	61bb      	str	r3, [r7, #24]
 80050a8:	e007      	b.n	80050ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	781a      	ldrb	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	3301      	adds	r3, #1
 80050b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1c8      	bne.n	800506a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	2200      	movs	r2, #0
 80050e0:	2140      	movs	r1, #64	@ 0x40
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f000 fc5c 	bl	80059a0 <UART_WaitOnFlagUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2220      	movs	r2, #32
 80050f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e006      	b.n	8005108 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005102:	2300      	movs	r3, #0
 8005104:	e000      	b.n	8005108 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005106:	2302      	movs	r3, #2
  }
}
 8005108:	4618      	mov	r0, r3
 800510a:	3720      	adds	r7, #32
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005114:	b08c      	sub	sp, #48	@ 0x30
 8005116:	af00      	add	r7, sp, #0
 8005118:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800511a:	2300      	movs	r3, #0
 800511c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	689a      	ldr	r2, [r3, #8]
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	431a      	orrs	r2, r3
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	431a      	orrs	r2, r3
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	69db      	ldr	r3, [r3, #28]
 8005134:	4313      	orrs	r3, r2
 8005136:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	4baa      	ldr	r3, [pc, #680]	@ (80053e8 <UART_SetConfig+0x2d8>)
 8005140:	4013      	ands	r3, r2
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005148:	430b      	orrs	r3, r1
 800514a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a9f      	ldr	r2, [pc, #636]	@ (80053ec <UART_SetConfig+0x2dc>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d004      	beq.n	800517c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005178:	4313      	orrs	r3, r2
 800517a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005186:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	6812      	ldr	r2, [r2, #0]
 800518e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005190:	430b      	orrs	r3, r1
 8005192:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	f023 010f 	bic.w	r1, r3, #15
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a90      	ldr	r2, [pc, #576]	@ (80053f0 <UART_SetConfig+0x2e0>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d125      	bne.n	8005200 <UART_SetConfig+0xf0>
 80051b4:	4b8f      	ldr	r3, [pc, #572]	@ (80053f4 <UART_SetConfig+0x2e4>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	2b03      	cmp	r3, #3
 80051c0:	d81a      	bhi.n	80051f8 <UART_SetConfig+0xe8>
 80051c2:	a201      	add	r2, pc, #4	@ (adr r2, 80051c8 <UART_SetConfig+0xb8>)
 80051c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c8:	080051d9 	.word	0x080051d9
 80051cc:	080051e9 	.word	0x080051e9
 80051d0:	080051e1 	.word	0x080051e1
 80051d4:	080051f1 	.word	0x080051f1
 80051d8:	2301      	movs	r3, #1
 80051da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051de:	e116      	b.n	800540e <UART_SetConfig+0x2fe>
 80051e0:	2302      	movs	r3, #2
 80051e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051e6:	e112      	b.n	800540e <UART_SetConfig+0x2fe>
 80051e8:	2304      	movs	r3, #4
 80051ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ee:	e10e      	b.n	800540e <UART_SetConfig+0x2fe>
 80051f0:	2308      	movs	r3, #8
 80051f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051f6:	e10a      	b.n	800540e <UART_SetConfig+0x2fe>
 80051f8:	2310      	movs	r3, #16
 80051fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051fe:	e106      	b.n	800540e <UART_SetConfig+0x2fe>
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a7c      	ldr	r2, [pc, #496]	@ (80053f8 <UART_SetConfig+0x2e8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d138      	bne.n	800527c <UART_SetConfig+0x16c>
 800520a:	4b7a      	ldr	r3, [pc, #488]	@ (80053f4 <UART_SetConfig+0x2e4>)
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	f003 030c 	and.w	r3, r3, #12
 8005214:	2b0c      	cmp	r3, #12
 8005216:	d82d      	bhi.n	8005274 <UART_SetConfig+0x164>
 8005218:	a201      	add	r2, pc, #4	@ (adr r2, 8005220 <UART_SetConfig+0x110>)
 800521a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521e:	bf00      	nop
 8005220:	08005255 	.word	0x08005255
 8005224:	08005275 	.word	0x08005275
 8005228:	08005275 	.word	0x08005275
 800522c:	08005275 	.word	0x08005275
 8005230:	08005265 	.word	0x08005265
 8005234:	08005275 	.word	0x08005275
 8005238:	08005275 	.word	0x08005275
 800523c:	08005275 	.word	0x08005275
 8005240:	0800525d 	.word	0x0800525d
 8005244:	08005275 	.word	0x08005275
 8005248:	08005275 	.word	0x08005275
 800524c:	08005275 	.word	0x08005275
 8005250:	0800526d 	.word	0x0800526d
 8005254:	2300      	movs	r3, #0
 8005256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525a:	e0d8      	b.n	800540e <UART_SetConfig+0x2fe>
 800525c:	2302      	movs	r3, #2
 800525e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005262:	e0d4      	b.n	800540e <UART_SetConfig+0x2fe>
 8005264:	2304      	movs	r3, #4
 8005266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800526a:	e0d0      	b.n	800540e <UART_SetConfig+0x2fe>
 800526c:	2308      	movs	r3, #8
 800526e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005272:	e0cc      	b.n	800540e <UART_SetConfig+0x2fe>
 8005274:	2310      	movs	r3, #16
 8005276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800527a:	e0c8      	b.n	800540e <UART_SetConfig+0x2fe>
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a5e      	ldr	r2, [pc, #376]	@ (80053fc <UART_SetConfig+0x2ec>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d125      	bne.n	80052d2 <UART_SetConfig+0x1c2>
 8005286:	4b5b      	ldr	r3, [pc, #364]	@ (80053f4 <UART_SetConfig+0x2e4>)
 8005288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005290:	2b30      	cmp	r3, #48	@ 0x30
 8005292:	d016      	beq.n	80052c2 <UART_SetConfig+0x1b2>
 8005294:	2b30      	cmp	r3, #48	@ 0x30
 8005296:	d818      	bhi.n	80052ca <UART_SetConfig+0x1ba>
 8005298:	2b20      	cmp	r3, #32
 800529a:	d00a      	beq.n	80052b2 <UART_SetConfig+0x1a2>
 800529c:	2b20      	cmp	r3, #32
 800529e:	d814      	bhi.n	80052ca <UART_SetConfig+0x1ba>
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <UART_SetConfig+0x19a>
 80052a4:	2b10      	cmp	r3, #16
 80052a6:	d008      	beq.n	80052ba <UART_SetConfig+0x1aa>
 80052a8:	e00f      	b.n	80052ca <UART_SetConfig+0x1ba>
 80052aa:	2300      	movs	r3, #0
 80052ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b0:	e0ad      	b.n	800540e <UART_SetConfig+0x2fe>
 80052b2:	2302      	movs	r3, #2
 80052b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b8:	e0a9      	b.n	800540e <UART_SetConfig+0x2fe>
 80052ba:	2304      	movs	r3, #4
 80052bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052c0:	e0a5      	b.n	800540e <UART_SetConfig+0x2fe>
 80052c2:	2308      	movs	r3, #8
 80052c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052c8:	e0a1      	b.n	800540e <UART_SetConfig+0x2fe>
 80052ca:	2310      	movs	r3, #16
 80052cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052d0:	e09d      	b.n	800540e <UART_SetConfig+0x2fe>
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a4a      	ldr	r2, [pc, #296]	@ (8005400 <UART_SetConfig+0x2f0>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d125      	bne.n	8005328 <UART_SetConfig+0x218>
 80052dc:	4b45      	ldr	r3, [pc, #276]	@ (80053f4 <UART_SetConfig+0x2e4>)
 80052de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80052e8:	d016      	beq.n	8005318 <UART_SetConfig+0x208>
 80052ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80052ec:	d818      	bhi.n	8005320 <UART_SetConfig+0x210>
 80052ee:	2b80      	cmp	r3, #128	@ 0x80
 80052f0:	d00a      	beq.n	8005308 <UART_SetConfig+0x1f8>
 80052f2:	2b80      	cmp	r3, #128	@ 0x80
 80052f4:	d814      	bhi.n	8005320 <UART_SetConfig+0x210>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <UART_SetConfig+0x1f0>
 80052fa:	2b40      	cmp	r3, #64	@ 0x40
 80052fc:	d008      	beq.n	8005310 <UART_SetConfig+0x200>
 80052fe:	e00f      	b.n	8005320 <UART_SetConfig+0x210>
 8005300:	2300      	movs	r3, #0
 8005302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005306:	e082      	b.n	800540e <UART_SetConfig+0x2fe>
 8005308:	2302      	movs	r3, #2
 800530a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800530e:	e07e      	b.n	800540e <UART_SetConfig+0x2fe>
 8005310:	2304      	movs	r3, #4
 8005312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005316:	e07a      	b.n	800540e <UART_SetConfig+0x2fe>
 8005318:	2308      	movs	r3, #8
 800531a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531e:	e076      	b.n	800540e <UART_SetConfig+0x2fe>
 8005320:	2310      	movs	r3, #16
 8005322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005326:	e072      	b.n	800540e <UART_SetConfig+0x2fe>
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a35      	ldr	r2, [pc, #212]	@ (8005404 <UART_SetConfig+0x2f4>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d12a      	bne.n	8005388 <UART_SetConfig+0x278>
 8005332:	4b30      	ldr	r3, [pc, #192]	@ (80053f4 <UART_SetConfig+0x2e4>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005338:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800533c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005340:	d01a      	beq.n	8005378 <UART_SetConfig+0x268>
 8005342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005346:	d81b      	bhi.n	8005380 <UART_SetConfig+0x270>
 8005348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800534c:	d00c      	beq.n	8005368 <UART_SetConfig+0x258>
 800534e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005352:	d815      	bhi.n	8005380 <UART_SetConfig+0x270>
 8005354:	2b00      	cmp	r3, #0
 8005356:	d003      	beq.n	8005360 <UART_SetConfig+0x250>
 8005358:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800535c:	d008      	beq.n	8005370 <UART_SetConfig+0x260>
 800535e:	e00f      	b.n	8005380 <UART_SetConfig+0x270>
 8005360:	2300      	movs	r3, #0
 8005362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005366:	e052      	b.n	800540e <UART_SetConfig+0x2fe>
 8005368:	2302      	movs	r3, #2
 800536a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800536e:	e04e      	b.n	800540e <UART_SetConfig+0x2fe>
 8005370:	2304      	movs	r3, #4
 8005372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005376:	e04a      	b.n	800540e <UART_SetConfig+0x2fe>
 8005378:	2308      	movs	r3, #8
 800537a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800537e:	e046      	b.n	800540e <UART_SetConfig+0x2fe>
 8005380:	2310      	movs	r3, #16
 8005382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005386:	e042      	b.n	800540e <UART_SetConfig+0x2fe>
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a17      	ldr	r2, [pc, #92]	@ (80053ec <UART_SetConfig+0x2dc>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d13a      	bne.n	8005408 <UART_SetConfig+0x2f8>
 8005392:	4b18      	ldr	r3, [pc, #96]	@ (80053f4 <UART_SetConfig+0x2e4>)
 8005394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005398:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800539c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a0:	d01a      	beq.n	80053d8 <UART_SetConfig+0x2c8>
 80053a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a6:	d81b      	bhi.n	80053e0 <UART_SetConfig+0x2d0>
 80053a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ac:	d00c      	beq.n	80053c8 <UART_SetConfig+0x2b8>
 80053ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053b2:	d815      	bhi.n	80053e0 <UART_SetConfig+0x2d0>
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d003      	beq.n	80053c0 <UART_SetConfig+0x2b0>
 80053b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053bc:	d008      	beq.n	80053d0 <UART_SetConfig+0x2c0>
 80053be:	e00f      	b.n	80053e0 <UART_SetConfig+0x2d0>
 80053c0:	2300      	movs	r3, #0
 80053c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c6:	e022      	b.n	800540e <UART_SetConfig+0x2fe>
 80053c8:	2302      	movs	r3, #2
 80053ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ce:	e01e      	b.n	800540e <UART_SetConfig+0x2fe>
 80053d0:	2304      	movs	r3, #4
 80053d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d6:	e01a      	b.n	800540e <UART_SetConfig+0x2fe>
 80053d8:	2308      	movs	r3, #8
 80053da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053de:	e016      	b.n	800540e <UART_SetConfig+0x2fe>
 80053e0:	2310      	movs	r3, #16
 80053e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053e6:	e012      	b.n	800540e <UART_SetConfig+0x2fe>
 80053e8:	cfff69f3 	.word	0xcfff69f3
 80053ec:	40008000 	.word	0x40008000
 80053f0:	40013800 	.word	0x40013800
 80053f4:	40021000 	.word	0x40021000
 80053f8:	40004400 	.word	0x40004400
 80053fc:	40004800 	.word	0x40004800
 8005400:	40004c00 	.word	0x40004c00
 8005404:	40005000 	.word	0x40005000
 8005408:	2310      	movs	r3, #16
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4aae      	ldr	r2, [pc, #696]	@ (80056cc <UART_SetConfig+0x5bc>)
 8005414:	4293      	cmp	r3, r2
 8005416:	f040 8097 	bne.w	8005548 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800541a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800541e:	2b08      	cmp	r3, #8
 8005420:	d823      	bhi.n	800546a <UART_SetConfig+0x35a>
 8005422:	a201      	add	r2, pc, #4	@ (adr r2, 8005428 <UART_SetConfig+0x318>)
 8005424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005428:	0800544d 	.word	0x0800544d
 800542c:	0800546b 	.word	0x0800546b
 8005430:	08005455 	.word	0x08005455
 8005434:	0800546b 	.word	0x0800546b
 8005438:	0800545b 	.word	0x0800545b
 800543c:	0800546b 	.word	0x0800546b
 8005440:	0800546b 	.word	0x0800546b
 8005444:	0800546b 	.word	0x0800546b
 8005448:	08005463 	.word	0x08005463
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800544c:	f7fe fbaa 	bl	8003ba4 <HAL_RCC_GetPCLK1Freq>
 8005450:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005452:	e010      	b.n	8005476 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005454:	4b9e      	ldr	r3, [pc, #632]	@ (80056d0 <UART_SetConfig+0x5c0>)
 8005456:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005458:	e00d      	b.n	8005476 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800545a:	f7fe fb35 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 800545e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005460:	e009      	b.n	8005476 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005466:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005468:	e005      	b.n	8005476 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800546a:	2300      	movs	r3, #0
 800546c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005474:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 8130 	beq.w	80056de <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005482:	4a94      	ldr	r2, [pc, #592]	@ (80056d4 <UART_SetConfig+0x5c4>)
 8005484:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005488:	461a      	mov	r2, r3
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005490:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	4613      	mov	r3, r2
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	4413      	add	r3, r2
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d305      	bcc.n	80054ae <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d903      	bls.n	80054b6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054b4:	e113      	b.n	80056de <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	2200      	movs	r2, #0
 80054ba:	60bb      	str	r3, [r7, #8]
 80054bc:	60fa      	str	r2, [r7, #12]
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c2:	4a84      	ldr	r2, [pc, #528]	@ (80056d4 <UART_SetConfig+0x5c4>)
 80054c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2200      	movs	r2, #0
 80054cc:	603b      	str	r3, [r7, #0]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80054d8:	f7fa fef2 	bl	80002c0 <__aeabi_uldivmod>
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	4610      	mov	r0, r2
 80054e2:	4619      	mov	r1, r3
 80054e4:	f04f 0200 	mov.w	r2, #0
 80054e8:	f04f 0300 	mov.w	r3, #0
 80054ec:	020b      	lsls	r3, r1, #8
 80054ee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80054f2:	0202      	lsls	r2, r0, #8
 80054f4:	6979      	ldr	r1, [r7, #20]
 80054f6:	6849      	ldr	r1, [r1, #4]
 80054f8:	0849      	lsrs	r1, r1, #1
 80054fa:	2000      	movs	r0, #0
 80054fc:	460c      	mov	r4, r1
 80054fe:	4605      	mov	r5, r0
 8005500:	eb12 0804 	adds.w	r8, r2, r4
 8005504:	eb43 0905 	adc.w	r9, r3, r5
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	469a      	mov	sl, r3
 8005510:	4693      	mov	fp, r2
 8005512:	4652      	mov	r2, sl
 8005514:	465b      	mov	r3, fp
 8005516:	4640      	mov	r0, r8
 8005518:	4649      	mov	r1, r9
 800551a:	f7fa fed1 	bl	80002c0 <__aeabi_uldivmod>
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	4613      	mov	r3, r2
 8005524:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800552c:	d308      	bcc.n	8005540 <UART_SetConfig+0x430>
 800552e:	6a3b      	ldr	r3, [r7, #32]
 8005530:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005534:	d204      	bcs.n	8005540 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6a3a      	ldr	r2, [r7, #32]
 800553c:	60da      	str	r2, [r3, #12]
 800553e:	e0ce      	b.n	80056de <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005546:	e0ca      	b.n	80056de <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	69db      	ldr	r3, [r3, #28]
 800554c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005550:	d166      	bne.n	8005620 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005552:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005556:	2b08      	cmp	r3, #8
 8005558:	d827      	bhi.n	80055aa <UART_SetConfig+0x49a>
 800555a:	a201      	add	r2, pc, #4	@ (adr r2, 8005560 <UART_SetConfig+0x450>)
 800555c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005560:	08005585 	.word	0x08005585
 8005564:	0800558d 	.word	0x0800558d
 8005568:	08005595 	.word	0x08005595
 800556c:	080055ab 	.word	0x080055ab
 8005570:	0800559b 	.word	0x0800559b
 8005574:	080055ab 	.word	0x080055ab
 8005578:	080055ab 	.word	0x080055ab
 800557c:	080055ab 	.word	0x080055ab
 8005580:	080055a3 	.word	0x080055a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005584:	f7fe fb0e 	bl	8003ba4 <HAL_RCC_GetPCLK1Freq>
 8005588:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800558a:	e014      	b.n	80055b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800558c:	f7fe fb20 	bl	8003bd0 <HAL_RCC_GetPCLK2Freq>
 8005590:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005592:	e010      	b.n	80055b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005594:	4b4e      	ldr	r3, [pc, #312]	@ (80056d0 <UART_SetConfig+0x5c0>)
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005598:	e00d      	b.n	80055b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800559a:	f7fe fa95 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 800559e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055a0:	e009      	b.n	80055b6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055a8:	e005      	b.n	80055b6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 8090 	beq.w	80056de <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c2:	4a44      	ldr	r2, [pc, #272]	@ (80056d4 <UART_SetConfig+0x5c4>)
 80055c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055c8:	461a      	mov	r2, r3
 80055ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80055d0:	005a      	lsls	r2, r3, #1
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	085b      	lsrs	r3, r3, #1
 80055d8:	441a      	add	r2, r3
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	2b0f      	cmp	r3, #15
 80055e8:	d916      	bls.n	8005618 <UART_SetConfig+0x508>
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055f0:	d212      	bcs.n	8005618 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f023 030f 	bic.w	r3, r3, #15
 80055fa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	085b      	lsrs	r3, r3, #1
 8005600:	b29b      	uxth	r3, r3
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	b29a      	uxth	r2, r3
 8005608:	8bfb      	ldrh	r3, [r7, #30]
 800560a:	4313      	orrs	r3, r2
 800560c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	8bfa      	ldrh	r2, [r7, #30]
 8005614:	60da      	str	r2, [r3, #12]
 8005616:	e062      	b.n	80056de <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800561e:	e05e      	b.n	80056de <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005620:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005624:	2b08      	cmp	r3, #8
 8005626:	d828      	bhi.n	800567a <UART_SetConfig+0x56a>
 8005628:	a201      	add	r2, pc, #4	@ (adr r2, 8005630 <UART_SetConfig+0x520>)
 800562a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562e:	bf00      	nop
 8005630:	08005655 	.word	0x08005655
 8005634:	0800565d 	.word	0x0800565d
 8005638:	08005665 	.word	0x08005665
 800563c:	0800567b 	.word	0x0800567b
 8005640:	0800566b 	.word	0x0800566b
 8005644:	0800567b 	.word	0x0800567b
 8005648:	0800567b 	.word	0x0800567b
 800564c:	0800567b 	.word	0x0800567b
 8005650:	08005673 	.word	0x08005673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005654:	f7fe faa6 	bl	8003ba4 <HAL_RCC_GetPCLK1Freq>
 8005658:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800565a:	e014      	b.n	8005686 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800565c:	f7fe fab8 	bl	8003bd0 <HAL_RCC_GetPCLK2Freq>
 8005660:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005662:	e010      	b.n	8005686 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005664:	4b1a      	ldr	r3, [pc, #104]	@ (80056d0 <UART_SetConfig+0x5c0>)
 8005666:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005668:	e00d      	b.n	8005686 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800566a:	f7fe fa2d 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 800566e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005670:	e009      	b.n	8005686 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005676:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005678:	e005      	b.n	8005686 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005684:	bf00      	nop
    }

    if (pclk != 0U)
 8005686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005688:	2b00      	cmp	r3, #0
 800568a:	d028      	beq.n	80056de <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005690:	4a10      	ldr	r2, [pc, #64]	@ (80056d4 <UART_SetConfig+0x5c4>)
 8005692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005696:	461a      	mov	r2, r3
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	fbb3 f2f2 	udiv	r2, r3, r2
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	085b      	lsrs	r3, r3, #1
 80056a4:	441a      	add	r2, r3
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056b0:	6a3b      	ldr	r3, [r7, #32]
 80056b2:	2b0f      	cmp	r3, #15
 80056b4:	d910      	bls.n	80056d8 <UART_SetConfig+0x5c8>
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056bc:	d20c      	bcs.n	80056d8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056be:	6a3b      	ldr	r3, [r7, #32]
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	60da      	str	r2, [r3, #12]
 80056c8:	e009      	b.n	80056de <UART_SetConfig+0x5ce>
 80056ca:	bf00      	nop
 80056cc:	40008000 	.word	0x40008000
 80056d0:	00f42400 	.word	0x00f42400
 80056d4:	080066f8 	.word	0x080066f8
      }
      else
      {
        ret = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	2200      	movs	r2, #0
 80056f8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80056fa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3730      	adds	r7, #48	@ 0x30
 8005702:	46bd      	mov	sp, r7
 8005704:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005708 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	f003 0308 	and.w	r3, r3, #8
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057be:	f003 0320 	and.w	r3, r3, #32
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	430a      	orrs	r2, r1
 80057da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01a      	beq.n	800581e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005806:	d10a      	bne.n	800581e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	430a      	orrs	r2, r1
 800583e:	605a      	str	r2, [r3, #4]
  }
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b098      	sub	sp, #96	@ 0x60
 8005850:	af02      	add	r7, sp, #8
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800585c:	f7fb fde4 	bl	8001428 <HAL_GetTick>
 8005860:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0308 	and.w	r3, r3, #8
 800586c:	2b08      	cmp	r3, #8
 800586e:	d12f      	bne.n	80058d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005870:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005878:	2200      	movs	r2, #0
 800587a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f88e 	bl	80059a0 <UART_WaitOnFlagUntilTimeout>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d022      	beq.n	80058d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005892:	e853 3f00 	ldrex	r3, [r3]
 8005896:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800589e:	653b      	str	r3, [r7, #80]	@ 0x50
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	461a      	mov	r2, r3
 80058a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058b0:	e841 2300 	strex	r3, r2, [r1]
 80058b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1e6      	bne.n	800588a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2220      	movs	r2, #32
 80058c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e063      	b.n	8005998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0304 	and.w	r3, r3, #4
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d149      	bne.n	8005972 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058e6:	2200      	movs	r2, #0
 80058e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f857 	bl	80059a0 <UART_WaitOnFlagUntilTimeout>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d03c      	beq.n	8005972 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	e853 3f00 	ldrex	r3, [r3]
 8005904:	623b      	str	r3, [r7, #32]
   return(result);
 8005906:	6a3b      	ldr	r3, [r7, #32]
 8005908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800590c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	461a      	mov	r2, r3
 8005914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005916:	633b      	str	r3, [r7, #48]	@ 0x30
 8005918:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800591c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800591e:	e841 2300 	strex	r3, r2, [r1]
 8005922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1e6      	bne.n	80058f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3308      	adds	r3, #8
 8005930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	e853 3f00 	ldrex	r3, [r3]
 8005938:	60fb      	str	r3, [r7, #12]
   return(result);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f023 0301 	bic.w	r3, r3, #1
 8005940:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800594a:	61fa      	str	r2, [r7, #28]
 800594c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594e:	69b9      	ldr	r1, [r7, #24]
 8005950:	69fa      	ldr	r2, [r7, #28]
 8005952:	e841 2300 	strex	r3, r2, [r1]
 8005956:	617b      	str	r3, [r7, #20]
   return(result);
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1e5      	bne.n	800592a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2220      	movs	r2, #32
 8005962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e012      	b.n	8005998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2220      	movs	r2, #32
 8005976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3758      	adds	r7, #88	@ 0x58
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	603b      	str	r3, [r7, #0]
 80059ac:	4613      	mov	r3, r2
 80059ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059b0:	e04f      	b.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059b8:	d04b      	beq.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ba:	f7fb fd35 	bl	8001428 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d302      	bcc.n	80059d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e04e      	b.n	8005a72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0304 	and.w	r3, r3, #4
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d037      	beq.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b80      	cmp	r3, #128	@ 0x80
 80059e6:	d034      	beq.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b40      	cmp	r3, #64	@ 0x40
 80059ec:	d031      	beq.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	f003 0308 	and.w	r3, r3, #8
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d110      	bne.n	8005a1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2208      	movs	r2, #8
 8005a02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f000 f838 	bl	8005a7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2208      	movs	r2, #8
 8005a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e029      	b.n	8005a72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2c:	d111      	bne.n	8005a52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f000 f81e 	bl	8005a7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e00f      	b.n	8005a72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69da      	ldr	r2, [r3, #28]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	bf0c      	ite	eq
 8005a62:	2301      	moveq	r3, #1
 8005a64:	2300      	movne	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	461a      	mov	r2, r3
 8005a6a:	79fb      	ldrb	r3, [r7, #7]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d0a0      	beq.n	80059b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3710      	adds	r7, #16
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b095      	sub	sp, #84	@ 0x54
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8a:	e853 3f00 	ldrex	r3, [r3]
 8005a8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005aa2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005aa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e6      	bne.n	8005a82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	3308      	adds	r3, #8
 8005aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	e853 3f00 	ldrex	r3, [r3]
 8005ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aca:	f023 0301 	bic.w	r3, r3, #1
 8005ace:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ad8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae0:	e841 2300 	strex	r3, r2, [r1]
 8005ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1e3      	bne.n	8005ab4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d118      	bne.n	8005b26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	e853 3f00 	ldrex	r3, [r3]
 8005b00:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	f023 0310 	bic.w	r3, r3, #16
 8005b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b12:	61bb      	str	r3, [r7, #24]
 8005b14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b16:	6979      	ldr	r1, [r7, #20]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	e841 2300 	strex	r3, r2, [r1]
 8005b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1e6      	bne.n	8005af4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005b3a:	bf00      	nop
 8005b3c:	3754      	adds	r7, #84	@ 0x54
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b085      	sub	sp, #20
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d101      	bne.n	8005b5c <HAL_UARTEx_DisableFifoMode+0x16>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	e027      	b.n	8005bac <HAL_UARTEx_DisableFifoMode+0x66>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2224      	movs	r2, #36	@ 0x24
 8005b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f022 0201 	bic.w	r2, r2, #1
 8005b82:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005b8a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3714      	adds	r7, #20
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d101      	bne.n	8005bd0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005bcc:	2302      	movs	r3, #2
 8005bce:	e02d      	b.n	8005c2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2224      	movs	r2, #36	@ 0x24
 8005bdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f022 0201 	bic.w	r2, r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f84f 	bl	8005cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d101      	bne.n	8005c4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	e02d      	b.n	8005ca8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2224      	movs	r2, #36	@ 0x24
 8005c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0201 	bic.w	r2, r2, #1
 8005c72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	683a      	ldr	r2, [r7, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f811 	bl	8005cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d108      	bne.n	8005cd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005cd0:	e031      	b.n	8005d36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005cd2:	2308      	movs	r3, #8
 8005cd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005cd6:	2308      	movs	r3, #8
 8005cd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	0e5b      	lsrs	r3, r3, #25
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	f003 0307 	and.w	r3, r3, #7
 8005ce8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	0f5b      	lsrs	r3, r3, #29
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	f003 0307 	and.w	r3, r3, #7
 8005cf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cfa:	7bbb      	ldrb	r3, [r7, #14]
 8005cfc:	7b3a      	ldrb	r2, [r7, #12]
 8005cfe:	4911      	ldr	r1, [pc, #68]	@ (8005d44 <UARTEx_SetNbDataToProcess+0x94>)
 8005d00:	5c8a      	ldrb	r2, [r1, r2]
 8005d02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d06:	7b3a      	ldrb	r2, [r7, #12]
 8005d08:	490f      	ldr	r1, [pc, #60]	@ (8005d48 <UARTEx_SetNbDataToProcess+0x98>)
 8005d0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
 8005d1a:	7b7a      	ldrb	r2, [r7, #13]
 8005d1c:	4909      	ldr	r1, [pc, #36]	@ (8005d44 <UARTEx_SetNbDataToProcess+0x94>)
 8005d1e:	5c8a      	ldrb	r2, [r1, r2]
 8005d20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d24:	7b7a      	ldrb	r2, [r7, #13]
 8005d26:	4908      	ldr	r1, [pc, #32]	@ (8005d48 <UARTEx_SetNbDataToProcess+0x98>)
 8005d28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	08006710 	.word	0x08006710
 8005d48:	08006718 	.word	0x08006718

08005d4c <sniprintf>:
 8005d4c:	b40c      	push	{r2, r3}
 8005d4e:	b530      	push	{r4, r5, lr}
 8005d50:	4b18      	ldr	r3, [pc, #96]	@ (8005db4 <sniprintf+0x68>)
 8005d52:	1e0c      	subs	r4, r1, #0
 8005d54:	681d      	ldr	r5, [r3, #0]
 8005d56:	b09d      	sub	sp, #116	@ 0x74
 8005d58:	da08      	bge.n	8005d6c <sniprintf+0x20>
 8005d5a:	238b      	movs	r3, #139	@ 0x8b
 8005d5c:	602b      	str	r3, [r5, #0]
 8005d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d62:	b01d      	add	sp, #116	@ 0x74
 8005d64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d68:	b002      	add	sp, #8
 8005d6a:	4770      	bx	lr
 8005d6c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d70:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d7a:	bf14      	ite	ne
 8005d7c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d80:	4623      	moveq	r3, r4
 8005d82:	9304      	str	r3, [sp, #16]
 8005d84:	9307      	str	r3, [sp, #28]
 8005d86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d8a:	9002      	str	r0, [sp, #8]
 8005d8c:	9006      	str	r0, [sp, #24]
 8005d8e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d94:	ab21      	add	r3, sp, #132	@ 0x84
 8005d96:	a902      	add	r1, sp, #8
 8005d98:	4628      	mov	r0, r5
 8005d9a:	9301      	str	r3, [sp, #4]
 8005d9c:	f000 f994 	bl	80060c8 <_svfiprintf_r>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	bfbc      	itt	lt
 8005da4:	238b      	movlt	r3, #139	@ 0x8b
 8005da6:	602b      	strlt	r3, [r5, #0]
 8005da8:	2c00      	cmp	r4, #0
 8005daa:	d0da      	beq.n	8005d62 <sniprintf+0x16>
 8005dac:	9b02      	ldr	r3, [sp, #8]
 8005dae:	2200      	movs	r2, #0
 8005db0:	701a      	strb	r2, [r3, #0]
 8005db2:	e7d6      	b.n	8005d62 <sniprintf+0x16>
 8005db4:	2000000c 	.word	0x2000000c

08005db8 <memset>:
 8005db8:	4402      	add	r2, r0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d100      	bne.n	8005dc2 <memset+0xa>
 8005dc0:	4770      	bx	lr
 8005dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8005dc6:	e7f9      	b.n	8005dbc <memset+0x4>

08005dc8 <__errno>:
 8005dc8:	4b01      	ldr	r3, [pc, #4]	@ (8005dd0 <__errno+0x8>)
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	2000000c 	.word	0x2000000c

08005dd4 <__libc_init_array>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	4d0d      	ldr	r5, [pc, #52]	@ (8005e0c <__libc_init_array+0x38>)
 8005dd8:	4c0d      	ldr	r4, [pc, #52]	@ (8005e10 <__libc_init_array+0x3c>)
 8005dda:	1b64      	subs	r4, r4, r5
 8005ddc:	10a4      	asrs	r4, r4, #2
 8005dde:	2600      	movs	r6, #0
 8005de0:	42a6      	cmp	r6, r4
 8005de2:	d109      	bne.n	8005df8 <__libc_init_array+0x24>
 8005de4:	4d0b      	ldr	r5, [pc, #44]	@ (8005e14 <__libc_init_array+0x40>)
 8005de6:	4c0c      	ldr	r4, [pc, #48]	@ (8005e18 <__libc_init_array+0x44>)
 8005de8:	f000 fc64 	bl	80066b4 <_init>
 8005dec:	1b64      	subs	r4, r4, r5
 8005dee:	10a4      	asrs	r4, r4, #2
 8005df0:	2600      	movs	r6, #0
 8005df2:	42a6      	cmp	r6, r4
 8005df4:	d105      	bne.n	8005e02 <__libc_init_array+0x2e>
 8005df6:	bd70      	pop	{r4, r5, r6, pc}
 8005df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dfc:	4798      	blx	r3
 8005dfe:	3601      	adds	r6, #1
 8005e00:	e7ee      	b.n	8005de0 <__libc_init_array+0xc>
 8005e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e06:	4798      	blx	r3
 8005e08:	3601      	adds	r6, #1
 8005e0a:	e7f2      	b.n	8005df2 <__libc_init_array+0x1e>
 8005e0c:	0800675c 	.word	0x0800675c
 8005e10:	0800675c 	.word	0x0800675c
 8005e14:	0800675c 	.word	0x0800675c
 8005e18:	08006760 	.word	0x08006760

08005e1c <__retarget_lock_acquire_recursive>:
 8005e1c:	4770      	bx	lr

08005e1e <__retarget_lock_release_recursive>:
 8005e1e:	4770      	bx	lr

08005e20 <_free_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4605      	mov	r5, r0
 8005e24:	2900      	cmp	r1, #0
 8005e26:	d041      	beq.n	8005eac <_free_r+0x8c>
 8005e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e2c:	1f0c      	subs	r4, r1, #4
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	bfb8      	it	lt
 8005e32:	18e4      	addlt	r4, r4, r3
 8005e34:	f000 f8e0 	bl	8005ff8 <__malloc_lock>
 8005e38:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb0 <_free_r+0x90>)
 8005e3a:	6813      	ldr	r3, [r2, #0]
 8005e3c:	b933      	cbnz	r3, 8005e4c <_free_r+0x2c>
 8005e3e:	6063      	str	r3, [r4, #4]
 8005e40:	6014      	str	r4, [r2, #0]
 8005e42:	4628      	mov	r0, r5
 8005e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e48:	f000 b8dc 	b.w	8006004 <__malloc_unlock>
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d908      	bls.n	8005e62 <_free_r+0x42>
 8005e50:	6820      	ldr	r0, [r4, #0]
 8005e52:	1821      	adds	r1, r4, r0
 8005e54:	428b      	cmp	r3, r1
 8005e56:	bf01      	itttt	eq
 8005e58:	6819      	ldreq	r1, [r3, #0]
 8005e5a:	685b      	ldreq	r3, [r3, #4]
 8005e5c:	1809      	addeq	r1, r1, r0
 8005e5e:	6021      	streq	r1, [r4, #0]
 8005e60:	e7ed      	b.n	8005e3e <_free_r+0x1e>
 8005e62:	461a      	mov	r2, r3
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	b10b      	cbz	r3, 8005e6c <_free_r+0x4c>
 8005e68:	42a3      	cmp	r3, r4
 8005e6a:	d9fa      	bls.n	8005e62 <_free_r+0x42>
 8005e6c:	6811      	ldr	r1, [r2, #0]
 8005e6e:	1850      	adds	r0, r2, r1
 8005e70:	42a0      	cmp	r0, r4
 8005e72:	d10b      	bne.n	8005e8c <_free_r+0x6c>
 8005e74:	6820      	ldr	r0, [r4, #0]
 8005e76:	4401      	add	r1, r0
 8005e78:	1850      	adds	r0, r2, r1
 8005e7a:	4283      	cmp	r3, r0
 8005e7c:	6011      	str	r1, [r2, #0]
 8005e7e:	d1e0      	bne.n	8005e42 <_free_r+0x22>
 8005e80:	6818      	ldr	r0, [r3, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	6053      	str	r3, [r2, #4]
 8005e86:	4408      	add	r0, r1
 8005e88:	6010      	str	r0, [r2, #0]
 8005e8a:	e7da      	b.n	8005e42 <_free_r+0x22>
 8005e8c:	d902      	bls.n	8005e94 <_free_r+0x74>
 8005e8e:	230c      	movs	r3, #12
 8005e90:	602b      	str	r3, [r5, #0]
 8005e92:	e7d6      	b.n	8005e42 <_free_r+0x22>
 8005e94:	6820      	ldr	r0, [r4, #0]
 8005e96:	1821      	adds	r1, r4, r0
 8005e98:	428b      	cmp	r3, r1
 8005e9a:	bf04      	itt	eq
 8005e9c:	6819      	ldreq	r1, [r3, #0]
 8005e9e:	685b      	ldreq	r3, [r3, #4]
 8005ea0:	6063      	str	r3, [r4, #4]
 8005ea2:	bf04      	itt	eq
 8005ea4:	1809      	addeq	r1, r1, r0
 8005ea6:	6021      	streq	r1, [r4, #0]
 8005ea8:	6054      	str	r4, [r2, #4]
 8005eaa:	e7ca      	b.n	8005e42 <_free_r+0x22>
 8005eac:	bd38      	pop	{r3, r4, r5, pc}
 8005eae:	bf00      	nop
 8005eb0:	200024c4 	.word	0x200024c4

08005eb4 <sbrk_aligned>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef4 <sbrk_aligned+0x40>)
 8005eb8:	460c      	mov	r4, r1
 8005eba:	6831      	ldr	r1, [r6, #0]
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	b911      	cbnz	r1, 8005ec6 <sbrk_aligned+0x12>
 8005ec0:	f000 fba4 	bl	800660c <_sbrk_r>
 8005ec4:	6030      	str	r0, [r6, #0]
 8005ec6:	4621      	mov	r1, r4
 8005ec8:	4628      	mov	r0, r5
 8005eca:	f000 fb9f 	bl	800660c <_sbrk_r>
 8005ece:	1c43      	adds	r3, r0, #1
 8005ed0:	d103      	bne.n	8005eda <sbrk_aligned+0x26>
 8005ed2:	f04f 34ff 	mov.w	r4, #4294967295
 8005ed6:	4620      	mov	r0, r4
 8005ed8:	bd70      	pop	{r4, r5, r6, pc}
 8005eda:	1cc4      	adds	r4, r0, #3
 8005edc:	f024 0403 	bic.w	r4, r4, #3
 8005ee0:	42a0      	cmp	r0, r4
 8005ee2:	d0f8      	beq.n	8005ed6 <sbrk_aligned+0x22>
 8005ee4:	1a21      	subs	r1, r4, r0
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f000 fb90 	bl	800660c <_sbrk_r>
 8005eec:	3001      	adds	r0, #1
 8005eee:	d1f2      	bne.n	8005ed6 <sbrk_aligned+0x22>
 8005ef0:	e7ef      	b.n	8005ed2 <sbrk_aligned+0x1e>
 8005ef2:	bf00      	nop
 8005ef4:	200024c0 	.word	0x200024c0

08005ef8 <_malloc_r>:
 8005ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005efc:	1ccd      	adds	r5, r1, #3
 8005efe:	f025 0503 	bic.w	r5, r5, #3
 8005f02:	3508      	adds	r5, #8
 8005f04:	2d0c      	cmp	r5, #12
 8005f06:	bf38      	it	cc
 8005f08:	250c      	movcc	r5, #12
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	db01      	blt.n	8005f14 <_malloc_r+0x1c>
 8005f10:	42a9      	cmp	r1, r5
 8005f12:	d904      	bls.n	8005f1e <_malloc_r+0x26>
 8005f14:	230c      	movs	r3, #12
 8005f16:	6033      	str	r3, [r6, #0]
 8005f18:	2000      	movs	r0, #0
 8005f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff4 <_malloc_r+0xfc>
 8005f22:	f000 f869 	bl	8005ff8 <__malloc_lock>
 8005f26:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2a:	461c      	mov	r4, r3
 8005f2c:	bb44      	cbnz	r4, 8005f80 <_malloc_r+0x88>
 8005f2e:	4629      	mov	r1, r5
 8005f30:	4630      	mov	r0, r6
 8005f32:	f7ff ffbf 	bl	8005eb4 <sbrk_aligned>
 8005f36:	1c43      	adds	r3, r0, #1
 8005f38:	4604      	mov	r4, r0
 8005f3a:	d158      	bne.n	8005fee <_malloc_r+0xf6>
 8005f3c:	f8d8 4000 	ldr.w	r4, [r8]
 8005f40:	4627      	mov	r7, r4
 8005f42:	2f00      	cmp	r7, #0
 8005f44:	d143      	bne.n	8005fce <_malloc_r+0xd6>
 8005f46:	2c00      	cmp	r4, #0
 8005f48:	d04b      	beq.n	8005fe2 <_malloc_r+0xea>
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	4639      	mov	r1, r7
 8005f4e:	4630      	mov	r0, r6
 8005f50:	eb04 0903 	add.w	r9, r4, r3
 8005f54:	f000 fb5a 	bl	800660c <_sbrk_r>
 8005f58:	4581      	cmp	r9, r0
 8005f5a:	d142      	bne.n	8005fe2 <_malloc_r+0xea>
 8005f5c:	6821      	ldr	r1, [r4, #0]
 8005f5e:	1a6d      	subs	r5, r5, r1
 8005f60:	4629      	mov	r1, r5
 8005f62:	4630      	mov	r0, r6
 8005f64:	f7ff ffa6 	bl	8005eb4 <sbrk_aligned>
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d03a      	beq.n	8005fe2 <_malloc_r+0xea>
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	442b      	add	r3, r5
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	f8d8 3000 	ldr.w	r3, [r8]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	bb62      	cbnz	r2, 8005fd4 <_malloc_r+0xdc>
 8005f7a:	f8c8 7000 	str.w	r7, [r8]
 8005f7e:	e00f      	b.n	8005fa0 <_malloc_r+0xa8>
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	1b52      	subs	r2, r2, r5
 8005f84:	d420      	bmi.n	8005fc8 <_malloc_r+0xd0>
 8005f86:	2a0b      	cmp	r2, #11
 8005f88:	d917      	bls.n	8005fba <_malloc_r+0xc2>
 8005f8a:	1961      	adds	r1, r4, r5
 8005f8c:	42a3      	cmp	r3, r4
 8005f8e:	6025      	str	r5, [r4, #0]
 8005f90:	bf18      	it	ne
 8005f92:	6059      	strne	r1, [r3, #4]
 8005f94:	6863      	ldr	r3, [r4, #4]
 8005f96:	bf08      	it	eq
 8005f98:	f8c8 1000 	streq.w	r1, [r8]
 8005f9c:	5162      	str	r2, [r4, r5]
 8005f9e:	604b      	str	r3, [r1, #4]
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f000 f82f 	bl	8006004 <__malloc_unlock>
 8005fa6:	f104 000b 	add.w	r0, r4, #11
 8005faa:	1d23      	adds	r3, r4, #4
 8005fac:	f020 0007 	bic.w	r0, r0, #7
 8005fb0:	1ac2      	subs	r2, r0, r3
 8005fb2:	bf1c      	itt	ne
 8005fb4:	1a1b      	subne	r3, r3, r0
 8005fb6:	50a3      	strne	r3, [r4, r2]
 8005fb8:	e7af      	b.n	8005f1a <_malloc_r+0x22>
 8005fba:	6862      	ldr	r2, [r4, #4]
 8005fbc:	42a3      	cmp	r3, r4
 8005fbe:	bf0c      	ite	eq
 8005fc0:	f8c8 2000 	streq.w	r2, [r8]
 8005fc4:	605a      	strne	r2, [r3, #4]
 8005fc6:	e7eb      	b.n	8005fa0 <_malloc_r+0xa8>
 8005fc8:	4623      	mov	r3, r4
 8005fca:	6864      	ldr	r4, [r4, #4]
 8005fcc:	e7ae      	b.n	8005f2c <_malloc_r+0x34>
 8005fce:	463c      	mov	r4, r7
 8005fd0:	687f      	ldr	r7, [r7, #4]
 8005fd2:	e7b6      	b.n	8005f42 <_malloc_r+0x4a>
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	42a3      	cmp	r3, r4
 8005fda:	d1fb      	bne.n	8005fd4 <_malloc_r+0xdc>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	6053      	str	r3, [r2, #4]
 8005fe0:	e7de      	b.n	8005fa0 <_malloc_r+0xa8>
 8005fe2:	230c      	movs	r3, #12
 8005fe4:	6033      	str	r3, [r6, #0]
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	f000 f80c 	bl	8006004 <__malloc_unlock>
 8005fec:	e794      	b.n	8005f18 <_malloc_r+0x20>
 8005fee:	6005      	str	r5, [r0, #0]
 8005ff0:	e7d6      	b.n	8005fa0 <_malloc_r+0xa8>
 8005ff2:	bf00      	nop
 8005ff4:	200024c4 	.word	0x200024c4

08005ff8 <__malloc_lock>:
 8005ff8:	4801      	ldr	r0, [pc, #4]	@ (8006000 <__malloc_lock+0x8>)
 8005ffa:	f7ff bf0f 	b.w	8005e1c <__retarget_lock_acquire_recursive>
 8005ffe:	bf00      	nop
 8006000:	200024bc 	.word	0x200024bc

08006004 <__malloc_unlock>:
 8006004:	4801      	ldr	r0, [pc, #4]	@ (800600c <__malloc_unlock+0x8>)
 8006006:	f7ff bf0a 	b.w	8005e1e <__retarget_lock_release_recursive>
 800600a:	bf00      	nop
 800600c:	200024bc 	.word	0x200024bc

08006010 <__ssputs_r>:
 8006010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006014:	688e      	ldr	r6, [r1, #8]
 8006016:	461f      	mov	r7, r3
 8006018:	42be      	cmp	r6, r7
 800601a:	680b      	ldr	r3, [r1, #0]
 800601c:	4682      	mov	sl, r0
 800601e:	460c      	mov	r4, r1
 8006020:	4690      	mov	r8, r2
 8006022:	d82d      	bhi.n	8006080 <__ssputs_r+0x70>
 8006024:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006028:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800602c:	d026      	beq.n	800607c <__ssputs_r+0x6c>
 800602e:	6965      	ldr	r5, [r4, #20]
 8006030:	6909      	ldr	r1, [r1, #16]
 8006032:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006036:	eba3 0901 	sub.w	r9, r3, r1
 800603a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800603e:	1c7b      	adds	r3, r7, #1
 8006040:	444b      	add	r3, r9
 8006042:	106d      	asrs	r5, r5, #1
 8006044:	429d      	cmp	r5, r3
 8006046:	bf38      	it	cc
 8006048:	461d      	movcc	r5, r3
 800604a:	0553      	lsls	r3, r2, #21
 800604c:	d527      	bpl.n	800609e <__ssputs_r+0x8e>
 800604e:	4629      	mov	r1, r5
 8006050:	f7ff ff52 	bl	8005ef8 <_malloc_r>
 8006054:	4606      	mov	r6, r0
 8006056:	b360      	cbz	r0, 80060b2 <__ssputs_r+0xa2>
 8006058:	6921      	ldr	r1, [r4, #16]
 800605a:	464a      	mov	r2, r9
 800605c:	f000 fae6 	bl	800662c <memcpy>
 8006060:	89a3      	ldrh	r3, [r4, #12]
 8006062:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800606a:	81a3      	strh	r3, [r4, #12]
 800606c:	6126      	str	r6, [r4, #16]
 800606e:	6165      	str	r5, [r4, #20]
 8006070:	444e      	add	r6, r9
 8006072:	eba5 0509 	sub.w	r5, r5, r9
 8006076:	6026      	str	r6, [r4, #0]
 8006078:	60a5      	str	r5, [r4, #8]
 800607a:	463e      	mov	r6, r7
 800607c:	42be      	cmp	r6, r7
 800607e:	d900      	bls.n	8006082 <__ssputs_r+0x72>
 8006080:	463e      	mov	r6, r7
 8006082:	6820      	ldr	r0, [r4, #0]
 8006084:	4632      	mov	r2, r6
 8006086:	4641      	mov	r1, r8
 8006088:	f000 faa6 	bl	80065d8 <memmove>
 800608c:	68a3      	ldr	r3, [r4, #8]
 800608e:	1b9b      	subs	r3, r3, r6
 8006090:	60a3      	str	r3, [r4, #8]
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	4433      	add	r3, r6
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	2000      	movs	r0, #0
 800609a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800609e:	462a      	mov	r2, r5
 80060a0:	f000 fad2 	bl	8006648 <_realloc_r>
 80060a4:	4606      	mov	r6, r0
 80060a6:	2800      	cmp	r0, #0
 80060a8:	d1e0      	bne.n	800606c <__ssputs_r+0x5c>
 80060aa:	6921      	ldr	r1, [r4, #16]
 80060ac:	4650      	mov	r0, sl
 80060ae:	f7ff feb7 	bl	8005e20 <_free_r>
 80060b2:	230c      	movs	r3, #12
 80060b4:	f8ca 3000 	str.w	r3, [sl]
 80060b8:	89a3      	ldrh	r3, [r4, #12]
 80060ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060be:	81a3      	strh	r3, [r4, #12]
 80060c0:	f04f 30ff 	mov.w	r0, #4294967295
 80060c4:	e7e9      	b.n	800609a <__ssputs_r+0x8a>
	...

080060c8 <_svfiprintf_r>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	4698      	mov	r8, r3
 80060ce:	898b      	ldrh	r3, [r1, #12]
 80060d0:	061b      	lsls	r3, r3, #24
 80060d2:	b09d      	sub	sp, #116	@ 0x74
 80060d4:	4607      	mov	r7, r0
 80060d6:	460d      	mov	r5, r1
 80060d8:	4614      	mov	r4, r2
 80060da:	d510      	bpl.n	80060fe <_svfiprintf_r+0x36>
 80060dc:	690b      	ldr	r3, [r1, #16]
 80060de:	b973      	cbnz	r3, 80060fe <_svfiprintf_r+0x36>
 80060e0:	2140      	movs	r1, #64	@ 0x40
 80060e2:	f7ff ff09 	bl	8005ef8 <_malloc_r>
 80060e6:	6028      	str	r0, [r5, #0]
 80060e8:	6128      	str	r0, [r5, #16]
 80060ea:	b930      	cbnz	r0, 80060fa <_svfiprintf_r+0x32>
 80060ec:	230c      	movs	r3, #12
 80060ee:	603b      	str	r3, [r7, #0]
 80060f0:	f04f 30ff 	mov.w	r0, #4294967295
 80060f4:	b01d      	add	sp, #116	@ 0x74
 80060f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060fa:	2340      	movs	r3, #64	@ 0x40
 80060fc:	616b      	str	r3, [r5, #20]
 80060fe:	2300      	movs	r3, #0
 8006100:	9309      	str	r3, [sp, #36]	@ 0x24
 8006102:	2320      	movs	r3, #32
 8006104:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006108:	f8cd 800c 	str.w	r8, [sp, #12]
 800610c:	2330      	movs	r3, #48	@ 0x30
 800610e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062ac <_svfiprintf_r+0x1e4>
 8006112:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006116:	f04f 0901 	mov.w	r9, #1
 800611a:	4623      	mov	r3, r4
 800611c:	469a      	mov	sl, r3
 800611e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006122:	b10a      	cbz	r2, 8006128 <_svfiprintf_r+0x60>
 8006124:	2a25      	cmp	r2, #37	@ 0x25
 8006126:	d1f9      	bne.n	800611c <_svfiprintf_r+0x54>
 8006128:	ebba 0b04 	subs.w	fp, sl, r4
 800612c:	d00b      	beq.n	8006146 <_svfiprintf_r+0x7e>
 800612e:	465b      	mov	r3, fp
 8006130:	4622      	mov	r2, r4
 8006132:	4629      	mov	r1, r5
 8006134:	4638      	mov	r0, r7
 8006136:	f7ff ff6b 	bl	8006010 <__ssputs_r>
 800613a:	3001      	adds	r0, #1
 800613c:	f000 80a7 	beq.w	800628e <_svfiprintf_r+0x1c6>
 8006140:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006142:	445a      	add	r2, fp
 8006144:	9209      	str	r2, [sp, #36]	@ 0x24
 8006146:	f89a 3000 	ldrb.w	r3, [sl]
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 809f 	beq.w	800628e <_svfiprintf_r+0x1c6>
 8006150:	2300      	movs	r3, #0
 8006152:	f04f 32ff 	mov.w	r2, #4294967295
 8006156:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800615a:	f10a 0a01 	add.w	sl, sl, #1
 800615e:	9304      	str	r3, [sp, #16]
 8006160:	9307      	str	r3, [sp, #28]
 8006162:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006166:	931a      	str	r3, [sp, #104]	@ 0x68
 8006168:	4654      	mov	r4, sl
 800616a:	2205      	movs	r2, #5
 800616c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006170:	484e      	ldr	r0, [pc, #312]	@ (80062ac <_svfiprintf_r+0x1e4>)
 8006172:	f7fa f855 	bl	8000220 <memchr>
 8006176:	9a04      	ldr	r2, [sp, #16]
 8006178:	b9d8      	cbnz	r0, 80061b2 <_svfiprintf_r+0xea>
 800617a:	06d0      	lsls	r0, r2, #27
 800617c:	bf44      	itt	mi
 800617e:	2320      	movmi	r3, #32
 8006180:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006184:	0711      	lsls	r1, r2, #28
 8006186:	bf44      	itt	mi
 8006188:	232b      	movmi	r3, #43	@ 0x2b
 800618a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800618e:	f89a 3000 	ldrb.w	r3, [sl]
 8006192:	2b2a      	cmp	r3, #42	@ 0x2a
 8006194:	d015      	beq.n	80061c2 <_svfiprintf_r+0xfa>
 8006196:	9a07      	ldr	r2, [sp, #28]
 8006198:	4654      	mov	r4, sl
 800619a:	2000      	movs	r0, #0
 800619c:	f04f 0c0a 	mov.w	ip, #10
 80061a0:	4621      	mov	r1, r4
 80061a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061a6:	3b30      	subs	r3, #48	@ 0x30
 80061a8:	2b09      	cmp	r3, #9
 80061aa:	d94b      	bls.n	8006244 <_svfiprintf_r+0x17c>
 80061ac:	b1b0      	cbz	r0, 80061dc <_svfiprintf_r+0x114>
 80061ae:	9207      	str	r2, [sp, #28]
 80061b0:	e014      	b.n	80061dc <_svfiprintf_r+0x114>
 80061b2:	eba0 0308 	sub.w	r3, r0, r8
 80061b6:	fa09 f303 	lsl.w	r3, r9, r3
 80061ba:	4313      	orrs	r3, r2
 80061bc:	9304      	str	r3, [sp, #16]
 80061be:	46a2      	mov	sl, r4
 80061c0:	e7d2      	b.n	8006168 <_svfiprintf_r+0xa0>
 80061c2:	9b03      	ldr	r3, [sp, #12]
 80061c4:	1d19      	adds	r1, r3, #4
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	9103      	str	r1, [sp, #12]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	bfbb      	ittet	lt
 80061ce:	425b      	neglt	r3, r3
 80061d0:	f042 0202 	orrlt.w	r2, r2, #2
 80061d4:	9307      	strge	r3, [sp, #28]
 80061d6:	9307      	strlt	r3, [sp, #28]
 80061d8:	bfb8      	it	lt
 80061da:	9204      	strlt	r2, [sp, #16]
 80061dc:	7823      	ldrb	r3, [r4, #0]
 80061de:	2b2e      	cmp	r3, #46	@ 0x2e
 80061e0:	d10a      	bne.n	80061f8 <_svfiprintf_r+0x130>
 80061e2:	7863      	ldrb	r3, [r4, #1]
 80061e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80061e6:	d132      	bne.n	800624e <_svfiprintf_r+0x186>
 80061e8:	9b03      	ldr	r3, [sp, #12]
 80061ea:	1d1a      	adds	r2, r3, #4
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	9203      	str	r2, [sp, #12]
 80061f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061f4:	3402      	adds	r4, #2
 80061f6:	9305      	str	r3, [sp, #20]
 80061f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062bc <_svfiprintf_r+0x1f4>
 80061fc:	7821      	ldrb	r1, [r4, #0]
 80061fe:	2203      	movs	r2, #3
 8006200:	4650      	mov	r0, sl
 8006202:	f7fa f80d 	bl	8000220 <memchr>
 8006206:	b138      	cbz	r0, 8006218 <_svfiprintf_r+0x150>
 8006208:	9b04      	ldr	r3, [sp, #16]
 800620a:	eba0 000a 	sub.w	r0, r0, sl
 800620e:	2240      	movs	r2, #64	@ 0x40
 8006210:	4082      	lsls	r2, r0
 8006212:	4313      	orrs	r3, r2
 8006214:	3401      	adds	r4, #1
 8006216:	9304      	str	r3, [sp, #16]
 8006218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800621c:	4824      	ldr	r0, [pc, #144]	@ (80062b0 <_svfiprintf_r+0x1e8>)
 800621e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006222:	2206      	movs	r2, #6
 8006224:	f7f9 fffc 	bl	8000220 <memchr>
 8006228:	2800      	cmp	r0, #0
 800622a:	d036      	beq.n	800629a <_svfiprintf_r+0x1d2>
 800622c:	4b21      	ldr	r3, [pc, #132]	@ (80062b4 <_svfiprintf_r+0x1ec>)
 800622e:	bb1b      	cbnz	r3, 8006278 <_svfiprintf_r+0x1b0>
 8006230:	9b03      	ldr	r3, [sp, #12]
 8006232:	3307      	adds	r3, #7
 8006234:	f023 0307 	bic.w	r3, r3, #7
 8006238:	3308      	adds	r3, #8
 800623a:	9303      	str	r3, [sp, #12]
 800623c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800623e:	4433      	add	r3, r6
 8006240:	9309      	str	r3, [sp, #36]	@ 0x24
 8006242:	e76a      	b.n	800611a <_svfiprintf_r+0x52>
 8006244:	fb0c 3202 	mla	r2, ip, r2, r3
 8006248:	460c      	mov	r4, r1
 800624a:	2001      	movs	r0, #1
 800624c:	e7a8      	b.n	80061a0 <_svfiprintf_r+0xd8>
 800624e:	2300      	movs	r3, #0
 8006250:	3401      	adds	r4, #1
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	4619      	mov	r1, r3
 8006256:	f04f 0c0a 	mov.w	ip, #10
 800625a:	4620      	mov	r0, r4
 800625c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006260:	3a30      	subs	r2, #48	@ 0x30
 8006262:	2a09      	cmp	r2, #9
 8006264:	d903      	bls.n	800626e <_svfiprintf_r+0x1a6>
 8006266:	2b00      	cmp	r3, #0
 8006268:	d0c6      	beq.n	80061f8 <_svfiprintf_r+0x130>
 800626a:	9105      	str	r1, [sp, #20]
 800626c:	e7c4      	b.n	80061f8 <_svfiprintf_r+0x130>
 800626e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006272:	4604      	mov	r4, r0
 8006274:	2301      	movs	r3, #1
 8006276:	e7f0      	b.n	800625a <_svfiprintf_r+0x192>
 8006278:	ab03      	add	r3, sp, #12
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	462a      	mov	r2, r5
 800627e:	4b0e      	ldr	r3, [pc, #56]	@ (80062b8 <_svfiprintf_r+0x1f0>)
 8006280:	a904      	add	r1, sp, #16
 8006282:	4638      	mov	r0, r7
 8006284:	f3af 8000 	nop.w
 8006288:	1c42      	adds	r2, r0, #1
 800628a:	4606      	mov	r6, r0
 800628c:	d1d6      	bne.n	800623c <_svfiprintf_r+0x174>
 800628e:	89ab      	ldrh	r3, [r5, #12]
 8006290:	065b      	lsls	r3, r3, #25
 8006292:	f53f af2d 	bmi.w	80060f0 <_svfiprintf_r+0x28>
 8006296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006298:	e72c      	b.n	80060f4 <_svfiprintf_r+0x2c>
 800629a:	ab03      	add	r3, sp, #12
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	462a      	mov	r2, r5
 80062a0:	4b05      	ldr	r3, [pc, #20]	@ (80062b8 <_svfiprintf_r+0x1f0>)
 80062a2:	a904      	add	r1, sp, #16
 80062a4:	4638      	mov	r0, r7
 80062a6:	f000 f879 	bl	800639c <_printf_i>
 80062aa:	e7ed      	b.n	8006288 <_svfiprintf_r+0x1c0>
 80062ac:	08006720 	.word	0x08006720
 80062b0:	0800672a 	.word	0x0800672a
 80062b4:	00000000 	.word	0x00000000
 80062b8:	08006011 	.word	0x08006011
 80062bc:	08006726 	.word	0x08006726

080062c0 <_printf_common>:
 80062c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c4:	4616      	mov	r6, r2
 80062c6:	4698      	mov	r8, r3
 80062c8:	688a      	ldr	r2, [r1, #8]
 80062ca:	690b      	ldr	r3, [r1, #16]
 80062cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062d0:	4293      	cmp	r3, r2
 80062d2:	bfb8      	it	lt
 80062d4:	4613      	movlt	r3, r2
 80062d6:	6033      	str	r3, [r6, #0]
 80062d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062dc:	4607      	mov	r7, r0
 80062de:	460c      	mov	r4, r1
 80062e0:	b10a      	cbz	r2, 80062e6 <_printf_common+0x26>
 80062e2:	3301      	adds	r3, #1
 80062e4:	6033      	str	r3, [r6, #0]
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	0699      	lsls	r1, r3, #26
 80062ea:	bf42      	ittt	mi
 80062ec:	6833      	ldrmi	r3, [r6, #0]
 80062ee:	3302      	addmi	r3, #2
 80062f0:	6033      	strmi	r3, [r6, #0]
 80062f2:	6825      	ldr	r5, [r4, #0]
 80062f4:	f015 0506 	ands.w	r5, r5, #6
 80062f8:	d106      	bne.n	8006308 <_printf_common+0x48>
 80062fa:	f104 0a19 	add.w	sl, r4, #25
 80062fe:	68e3      	ldr	r3, [r4, #12]
 8006300:	6832      	ldr	r2, [r6, #0]
 8006302:	1a9b      	subs	r3, r3, r2
 8006304:	42ab      	cmp	r3, r5
 8006306:	dc26      	bgt.n	8006356 <_printf_common+0x96>
 8006308:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800630c:	6822      	ldr	r2, [r4, #0]
 800630e:	3b00      	subs	r3, #0
 8006310:	bf18      	it	ne
 8006312:	2301      	movne	r3, #1
 8006314:	0692      	lsls	r2, r2, #26
 8006316:	d42b      	bmi.n	8006370 <_printf_common+0xb0>
 8006318:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800631c:	4641      	mov	r1, r8
 800631e:	4638      	mov	r0, r7
 8006320:	47c8      	blx	r9
 8006322:	3001      	adds	r0, #1
 8006324:	d01e      	beq.n	8006364 <_printf_common+0xa4>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	6922      	ldr	r2, [r4, #16]
 800632a:	f003 0306 	and.w	r3, r3, #6
 800632e:	2b04      	cmp	r3, #4
 8006330:	bf02      	ittt	eq
 8006332:	68e5      	ldreq	r5, [r4, #12]
 8006334:	6833      	ldreq	r3, [r6, #0]
 8006336:	1aed      	subeq	r5, r5, r3
 8006338:	68a3      	ldr	r3, [r4, #8]
 800633a:	bf0c      	ite	eq
 800633c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006340:	2500      	movne	r5, #0
 8006342:	4293      	cmp	r3, r2
 8006344:	bfc4      	itt	gt
 8006346:	1a9b      	subgt	r3, r3, r2
 8006348:	18ed      	addgt	r5, r5, r3
 800634a:	2600      	movs	r6, #0
 800634c:	341a      	adds	r4, #26
 800634e:	42b5      	cmp	r5, r6
 8006350:	d11a      	bne.n	8006388 <_printf_common+0xc8>
 8006352:	2000      	movs	r0, #0
 8006354:	e008      	b.n	8006368 <_printf_common+0xa8>
 8006356:	2301      	movs	r3, #1
 8006358:	4652      	mov	r2, sl
 800635a:	4641      	mov	r1, r8
 800635c:	4638      	mov	r0, r7
 800635e:	47c8      	blx	r9
 8006360:	3001      	adds	r0, #1
 8006362:	d103      	bne.n	800636c <_printf_common+0xac>
 8006364:	f04f 30ff 	mov.w	r0, #4294967295
 8006368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636c:	3501      	adds	r5, #1
 800636e:	e7c6      	b.n	80062fe <_printf_common+0x3e>
 8006370:	18e1      	adds	r1, r4, r3
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	2030      	movs	r0, #48	@ 0x30
 8006376:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800637a:	4422      	add	r2, r4
 800637c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006380:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006384:	3302      	adds	r3, #2
 8006386:	e7c7      	b.n	8006318 <_printf_common+0x58>
 8006388:	2301      	movs	r3, #1
 800638a:	4622      	mov	r2, r4
 800638c:	4641      	mov	r1, r8
 800638e:	4638      	mov	r0, r7
 8006390:	47c8      	blx	r9
 8006392:	3001      	adds	r0, #1
 8006394:	d0e6      	beq.n	8006364 <_printf_common+0xa4>
 8006396:	3601      	adds	r6, #1
 8006398:	e7d9      	b.n	800634e <_printf_common+0x8e>
	...

0800639c <_printf_i>:
 800639c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063a0:	7e0f      	ldrb	r7, [r1, #24]
 80063a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063a4:	2f78      	cmp	r7, #120	@ 0x78
 80063a6:	4691      	mov	r9, r2
 80063a8:	4680      	mov	r8, r0
 80063aa:	460c      	mov	r4, r1
 80063ac:	469a      	mov	sl, r3
 80063ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063b2:	d807      	bhi.n	80063c4 <_printf_i+0x28>
 80063b4:	2f62      	cmp	r7, #98	@ 0x62
 80063b6:	d80a      	bhi.n	80063ce <_printf_i+0x32>
 80063b8:	2f00      	cmp	r7, #0
 80063ba:	f000 80d1 	beq.w	8006560 <_printf_i+0x1c4>
 80063be:	2f58      	cmp	r7, #88	@ 0x58
 80063c0:	f000 80b8 	beq.w	8006534 <_printf_i+0x198>
 80063c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063cc:	e03a      	b.n	8006444 <_printf_i+0xa8>
 80063ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063d2:	2b15      	cmp	r3, #21
 80063d4:	d8f6      	bhi.n	80063c4 <_printf_i+0x28>
 80063d6:	a101      	add	r1, pc, #4	@ (adr r1, 80063dc <_printf_i+0x40>)
 80063d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063dc:	08006435 	.word	0x08006435
 80063e0:	08006449 	.word	0x08006449
 80063e4:	080063c5 	.word	0x080063c5
 80063e8:	080063c5 	.word	0x080063c5
 80063ec:	080063c5 	.word	0x080063c5
 80063f0:	080063c5 	.word	0x080063c5
 80063f4:	08006449 	.word	0x08006449
 80063f8:	080063c5 	.word	0x080063c5
 80063fc:	080063c5 	.word	0x080063c5
 8006400:	080063c5 	.word	0x080063c5
 8006404:	080063c5 	.word	0x080063c5
 8006408:	08006547 	.word	0x08006547
 800640c:	08006473 	.word	0x08006473
 8006410:	08006501 	.word	0x08006501
 8006414:	080063c5 	.word	0x080063c5
 8006418:	080063c5 	.word	0x080063c5
 800641c:	08006569 	.word	0x08006569
 8006420:	080063c5 	.word	0x080063c5
 8006424:	08006473 	.word	0x08006473
 8006428:	080063c5 	.word	0x080063c5
 800642c:	080063c5 	.word	0x080063c5
 8006430:	08006509 	.word	0x08006509
 8006434:	6833      	ldr	r3, [r6, #0]
 8006436:	1d1a      	adds	r2, r3, #4
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6032      	str	r2, [r6, #0]
 800643c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006440:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006444:	2301      	movs	r3, #1
 8006446:	e09c      	b.n	8006582 <_printf_i+0x1e6>
 8006448:	6833      	ldr	r3, [r6, #0]
 800644a:	6820      	ldr	r0, [r4, #0]
 800644c:	1d19      	adds	r1, r3, #4
 800644e:	6031      	str	r1, [r6, #0]
 8006450:	0606      	lsls	r6, r0, #24
 8006452:	d501      	bpl.n	8006458 <_printf_i+0xbc>
 8006454:	681d      	ldr	r5, [r3, #0]
 8006456:	e003      	b.n	8006460 <_printf_i+0xc4>
 8006458:	0645      	lsls	r5, r0, #25
 800645a:	d5fb      	bpl.n	8006454 <_printf_i+0xb8>
 800645c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006460:	2d00      	cmp	r5, #0
 8006462:	da03      	bge.n	800646c <_printf_i+0xd0>
 8006464:	232d      	movs	r3, #45	@ 0x2d
 8006466:	426d      	negs	r5, r5
 8006468:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800646c:	4858      	ldr	r0, [pc, #352]	@ (80065d0 <_printf_i+0x234>)
 800646e:	230a      	movs	r3, #10
 8006470:	e011      	b.n	8006496 <_printf_i+0xfa>
 8006472:	6821      	ldr	r1, [r4, #0]
 8006474:	6833      	ldr	r3, [r6, #0]
 8006476:	0608      	lsls	r0, r1, #24
 8006478:	f853 5b04 	ldr.w	r5, [r3], #4
 800647c:	d402      	bmi.n	8006484 <_printf_i+0xe8>
 800647e:	0649      	lsls	r1, r1, #25
 8006480:	bf48      	it	mi
 8006482:	b2ad      	uxthmi	r5, r5
 8006484:	2f6f      	cmp	r7, #111	@ 0x6f
 8006486:	4852      	ldr	r0, [pc, #328]	@ (80065d0 <_printf_i+0x234>)
 8006488:	6033      	str	r3, [r6, #0]
 800648a:	bf14      	ite	ne
 800648c:	230a      	movne	r3, #10
 800648e:	2308      	moveq	r3, #8
 8006490:	2100      	movs	r1, #0
 8006492:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006496:	6866      	ldr	r6, [r4, #4]
 8006498:	60a6      	str	r6, [r4, #8]
 800649a:	2e00      	cmp	r6, #0
 800649c:	db05      	blt.n	80064aa <_printf_i+0x10e>
 800649e:	6821      	ldr	r1, [r4, #0]
 80064a0:	432e      	orrs	r6, r5
 80064a2:	f021 0104 	bic.w	r1, r1, #4
 80064a6:	6021      	str	r1, [r4, #0]
 80064a8:	d04b      	beq.n	8006542 <_printf_i+0x1a6>
 80064aa:	4616      	mov	r6, r2
 80064ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80064b0:	fb03 5711 	mls	r7, r3, r1, r5
 80064b4:	5dc7      	ldrb	r7, [r0, r7]
 80064b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064ba:	462f      	mov	r7, r5
 80064bc:	42bb      	cmp	r3, r7
 80064be:	460d      	mov	r5, r1
 80064c0:	d9f4      	bls.n	80064ac <_printf_i+0x110>
 80064c2:	2b08      	cmp	r3, #8
 80064c4:	d10b      	bne.n	80064de <_printf_i+0x142>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	07df      	lsls	r7, r3, #31
 80064ca:	d508      	bpl.n	80064de <_printf_i+0x142>
 80064cc:	6923      	ldr	r3, [r4, #16]
 80064ce:	6861      	ldr	r1, [r4, #4]
 80064d0:	4299      	cmp	r1, r3
 80064d2:	bfde      	ittt	le
 80064d4:	2330      	movle	r3, #48	@ 0x30
 80064d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064de:	1b92      	subs	r2, r2, r6
 80064e0:	6122      	str	r2, [r4, #16]
 80064e2:	f8cd a000 	str.w	sl, [sp]
 80064e6:	464b      	mov	r3, r9
 80064e8:	aa03      	add	r2, sp, #12
 80064ea:	4621      	mov	r1, r4
 80064ec:	4640      	mov	r0, r8
 80064ee:	f7ff fee7 	bl	80062c0 <_printf_common>
 80064f2:	3001      	adds	r0, #1
 80064f4:	d14a      	bne.n	800658c <_printf_i+0x1f0>
 80064f6:	f04f 30ff 	mov.w	r0, #4294967295
 80064fa:	b004      	add	sp, #16
 80064fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	f043 0320 	orr.w	r3, r3, #32
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	4832      	ldr	r0, [pc, #200]	@ (80065d4 <_printf_i+0x238>)
 800650a:	2778      	movs	r7, #120	@ 0x78
 800650c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	6831      	ldr	r1, [r6, #0]
 8006514:	061f      	lsls	r7, r3, #24
 8006516:	f851 5b04 	ldr.w	r5, [r1], #4
 800651a:	d402      	bmi.n	8006522 <_printf_i+0x186>
 800651c:	065f      	lsls	r7, r3, #25
 800651e:	bf48      	it	mi
 8006520:	b2ad      	uxthmi	r5, r5
 8006522:	6031      	str	r1, [r6, #0]
 8006524:	07d9      	lsls	r1, r3, #31
 8006526:	bf44      	itt	mi
 8006528:	f043 0320 	orrmi.w	r3, r3, #32
 800652c:	6023      	strmi	r3, [r4, #0]
 800652e:	b11d      	cbz	r5, 8006538 <_printf_i+0x19c>
 8006530:	2310      	movs	r3, #16
 8006532:	e7ad      	b.n	8006490 <_printf_i+0xf4>
 8006534:	4826      	ldr	r0, [pc, #152]	@ (80065d0 <_printf_i+0x234>)
 8006536:	e7e9      	b.n	800650c <_printf_i+0x170>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	f023 0320 	bic.w	r3, r3, #32
 800653e:	6023      	str	r3, [r4, #0]
 8006540:	e7f6      	b.n	8006530 <_printf_i+0x194>
 8006542:	4616      	mov	r6, r2
 8006544:	e7bd      	b.n	80064c2 <_printf_i+0x126>
 8006546:	6833      	ldr	r3, [r6, #0]
 8006548:	6825      	ldr	r5, [r4, #0]
 800654a:	6961      	ldr	r1, [r4, #20]
 800654c:	1d18      	adds	r0, r3, #4
 800654e:	6030      	str	r0, [r6, #0]
 8006550:	062e      	lsls	r6, r5, #24
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	d501      	bpl.n	800655a <_printf_i+0x1be>
 8006556:	6019      	str	r1, [r3, #0]
 8006558:	e002      	b.n	8006560 <_printf_i+0x1c4>
 800655a:	0668      	lsls	r0, r5, #25
 800655c:	d5fb      	bpl.n	8006556 <_printf_i+0x1ba>
 800655e:	8019      	strh	r1, [r3, #0]
 8006560:	2300      	movs	r3, #0
 8006562:	6123      	str	r3, [r4, #16]
 8006564:	4616      	mov	r6, r2
 8006566:	e7bc      	b.n	80064e2 <_printf_i+0x146>
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	1d1a      	adds	r2, r3, #4
 800656c:	6032      	str	r2, [r6, #0]
 800656e:	681e      	ldr	r6, [r3, #0]
 8006570:	6862      	ldr	r2, [r4, #4]
 8006572:	2100      	movs	r1, #0
 8006574:	4630      	mov	r0, r6
 8006576:	f7f9 fe53 	bl	8000220 <memchr>
 800657a:	b108      	cbz	r0, 8006580 <_printf_i+0x1e4>
 800657c:	1b80      	subs	r0, r0, r6
 800657e:	6060      	str	r0, [r4, #4]
 8006580:	6863      	ldr	r3, [r4, #4]
 8006582:	6123      	str	r3, [r4, #16]
 8006584:	2300      	movs	r3, #0
 8006586:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800658a:	e7aa      	b.n	80064e2 <_printf_i+0x146>
 800658c:	6923      	ldr	r3, [r4, #16]
 800658e:	4632      	mov	r2, r6
 8006590:	4649      	mov	r1, r9
 8006592:	4640      	mov	r0, r8
 8006594:	47d0      	blx	sl
 8006596:	3001      	adds	r0, #1
 8006598:	d0ad      	beq.n	80064f6 <_printf_i+0x15a>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	079b      	lsls	r3, r3, #30
 800659e:	d413      	bmi.n	80065c8 <_printf_i+0x22c>
 80065a0:	68e0      	ldr	r0, [r4, #12]
 80065a2:	9b03      	ldr	r3, [sp, #12]
 80065a4:	4298      	cmp	r0, r3
 80065a6:	bfb8      	it	lt
 80065a8:	4618      	movlt	r0, r3
 80065aa:	e7a6      	b.n	80064fa <_printf_i+0x15e>
 80065ac:	2301      	movs	r3, #1
 80065ae:	4632      	mov	r2, r6
 80065b0:	4649      	mov	r1, r9
 80065b2:	4640      	mov	r0, r8
 80065b4:	47d0      	blx	sl
 80065b6:	3001      	adds	r0, #1
 80065b8:	d09d      	beq.n	80064f6 <_printf_i+0x15a>
 80065ba:	3501      	adds	r5, #1
 80065bc:	68e3      	ldr	r3, [r4, #12]
 80065be:	9903      	ldr	r1, [sp, #12]
 80065c0:	1a5b      	subs	r3, r3, r1
 80065c2:	42ab      	cmp	r3, r5
 80065c4:	dcf2      	bgt.n	80065ac <_printf_i+0x210>
 80065c6:	e7eb      	b.n	80065a0 <_printf_i+0x204>
 80065c8:	2500      	movs	r5, #0
 80065ca:	f104 0619 	add.w	r6, r4, #25
 80065ce:	e7f5      	b.n	80065bc <_printf_i+0x220>
 80065d0:	08006731 	.word	0x08006731
 80065d4:	08006742 	.word	0x08006742

080065d8 <memmove>:
 80065d8:	4288      	cmp	r0, r1
 80065da:	b510      	push	{r4, lr}
 80065dc:	eb01 0402 	add.w	r4, r1, r2
 80065e0:	d902      	bls.n	80065e8 <memmove+0x10>
 80065e2:	4284      	cmp	r4, r0
 80065e4:	4623      	mov	r3, r4
 80065e6:	d807      	bhi.n	80065f8 <memmove+0x20>
 80065e8:	1e43      	subs	r3, r0, #1
 80065ea:	42a1      	cmp	r1, r4
 80065ec:	d008      	beq.n	8006600 <memmove+0x28>
 80065ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065f6:	e7f8      	b.n	80065ea <memmove+0x12>
 80065f8:	4402      	add	r2, r0
 80065fa:	4601      	mov	r1, r0
 80065fc:	428a      	cmp	r2, r1
 80065fe:	d100      	bne.n	8006602 <memmove+0x2a>
 8006600:	bd10      	pop	{r4, pc}
 8006602:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006606:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800660a:	e7f7      	b.n	80065fc <memmove+0x24>

0800660c <_sbrk_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4d06      	ldr	r5, [pc, #24]	@ (8006628 <_sbrk_r+0x1c>)
 8006610:	2300      	movs	r3, #0
 8006612:	4604      	mov	r4, r0
 8006614:	4608      	mov	r0, r1
 8006616:	602b      	str	r3, [r5, #0]
 8006618:	f7fa fe30 	bl	800127c <_sbrk>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_sbrk_r+0x1a>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	b103      	cbz	r3, 8006626 <_sbrk_r+0x1a>
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	200024b8 	.word	0x200024b8

0800662c <memcpy>:
 800662c:	440a      	add	r2, r1
 800662e:	4291      	cmp	r1, r2
 8006630:	f100 33ff 	add.w	r3, r0, #4294967295
 8006634:	d100      	bne.n	8006638 <memcpy+0xc>
 8006636:	4770      	bx	lr
 8006638:	b510      	push	{r4, lr}
 800663a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800663e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006642:	4291      	cmp	r1, r2
 8006644:	d1f9      	bne.n	800663a <memcpy+0xe>
 8006646:	bd10      	pop	{r4, pc}

08006648 <_realloc_r>:
 8006648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800664c:	4607      	mov	r7, r0
 800664e:	4614      	mov	r4, r2
 8006650:	460d      	mov	r5, r1
 8006652:	b921      	cbnz	r1, 800665e <_realloc_r+0x16>
 8006654:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006658:	4611      	mov	r1, r2
 800665a:	f7ff bc4d 	b.w	8005ef8 <_malloc_r>
 800665e:	b92a      	cbnz	r2, 800666c <_realloc_r+0x24>
 8006660:	f7ff fbde 	bl	8005e20 <_free_r>
 8006664:	4625      	mov	r5, r4
 8006666:	4628      	mov	r0, r5
 8006668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800666c:	f000 f81a 	bl	80066a4 <_malloc_usable_size_r>
 8006670:	4284      	cmp	r4, r0
 8006672:	4606      	mov	r6, r0
 8006674:	d802      	bhi.n	800667c <_realloc_r+0x34>
 8006676:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800667a:	d8f4      	bhi.n	8006666 <_realloc_r+0x1e>
 800667c:	4621      	mov	r1, r4
 800667e:	4638      	mov	r0, r7
 8006680:	f7ff fc3a 	bl	8005ef8 <_malloc_r>
 8006684:	4680      	mov	r8, r0
 8006686:	b908      	cbnz	r0, 800668c <_realloc_r+0x44>
 8006688:	4645      	mov	r5, r8
 800668a:	e7ec      	b.n	8006666 <_realloc_r+0x1e>
 800668c:	42b4      	cmp	r4, r6
 800668e:	4622      	mov	r2, r4
 8006690:	4629      	mov	r1, r5
 8006692:	bf28      	it	cs
 8006694:	4632      	movcs	r2, r6
 8006696:	f7ff ffc9 	bl	800662c <memcpy>
 800669a:	4629      	mov	r1, r5
 800669c:	4638      	mov	r0, r7
 800669e:	f7ff fbbf 	bl	8005e20 <_free_r>
 80066a2:	e7f1      	b.n	8006688 <_realloc_r+0x40>

080066a4 <_malloc_usable_size_r>:
 80066a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066a8:	1f18      	subs	r0, r3, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	bfbc      	itt	lt
 80066ae:	580b      	ldrlt	r3, [r1, r0]
 80066b0:	18c0      	addlt	r0, r0, r3
 80066b2:	4770      	bx	lr

080066b4 <_init>:
 80066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b6:	bf00      	nop
 80066b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ba:	bc08      	pop	{r3}
 80066bc:	469e      	mov	lr, r3
 80066be:	4770      	bx	lr

080066c0 <_fini>:
 80066c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c2:	bf00      	nop
 80066c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066c6:	bc08      	pop	{r3}
 80066c8:	469e      	mov	lr, r3
 80066ca:	4770      	bx	lr
