// Seed: 3778033769
module module_0 #(
    parameter id_2 = 32'd20,
    parameter id_7 = 32'd33
);
  `define pp_1 0
  assign `pp_1 = `pp_1;
  logic _id_2;
  uwire id_3;
  ;
  uwire id_4;
  logic id_5;
  assign id_4 = -1'b0;
  wire [id_2 : 1] id_6, _id_7;
  logic id_8[id_7 : id_2];
  assign id_3 = -1;
  logic id_9;
  assign id_5 = id_6;
endmodule
module module_1 #(
    parameter id_12 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12[id_12 : 1],
    id_13
);
  output wire id_13;
  inout logic [7:0] _id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
endmodule
