

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7'
================================================================
* Date:           Fri May 27 19:40:44 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.891 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6276|     6276|  25.104 us|  25.104 us|  6276|  6276|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- maxpool_VITIS_LOOP_84_7  |     6274|     6274|         5|          2|          1|  3136|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 8 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 9 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten167 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln85_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub_ln85"   --->   Operation 11 'read' 'sub_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_ln85_cast = sext i16 %sub_ln85_read"   --->   Operation 12 'sext' 'sub_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten167"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %h"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %w"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten167_load = load i12 %indvar_flatten167" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 17 'load' 'indvar_flatten167_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln83 = icmp_eq  i12 %indvar_flatten167_load, i12 3136" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 19 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%add_ln83_1 = add i12 %indvar_flatten167_load, i12 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 20 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.preheader, void %.exitStub" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 21 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_load = load i6 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 22 'load' 'w_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 23 'load' 'h_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln83 = add i6 %h_load, i6 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 24 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.61ns)   --->   "%icmp_ln84 = icmp_eq  i6 %w_load, i6 56" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 25 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.29ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i6 0, i6 %w_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 26 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln83_1 = select i1 %icmp_ln84, i6 %add_ln83, i6 %h_load" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 27 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln84 = add i6 %select_ln83, i6 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 28 'add' 'add_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln83 = store i12 %add_ln83_1, i12 %indvar_flatten167" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 29 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln83 = store i6 %select_ln83_1, i6 %h" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 30 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln84 = store i6 %add_ln84, i6 %w" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 31 'store' 'store_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast27_mid2_v = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln83_1, i1 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 32 'bitconcatenate' 'p_cast27_mid2_v' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln83_1, i8 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln83_1, i5 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i11 %tmp_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 35 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%sub_ln86 = sub i14 %tmp_s, i14 %zext_ln86" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 36 'sub' 'sub_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln83 = or i7 %p_cast27_mid2_v, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83]   --->   Operation 37 'or' 'or_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %or_ln83, i7 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %or_ln83, i4 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 39 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i11 %tmp_5" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 40 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%sub_ln86_1 = sub i14 %tmp_4, i14 %zext_ln86_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 41 'sub' 'sub_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln83, i1 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 42 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i7 %shl_ln6" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 43 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.76ns)   --->   "%add_ln86 = add i14 %sub_ln86, i14 %zext_ln86_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 44 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i14 %add_ln86" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 45 'zext' 'zext_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i17 %C_V, i64 0, i64 %zext_ln86_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 46 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln86_1 = add i14 %sub_ln86_1, i14 %zext_ln86_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 47 'add' 'add_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i14 %add_ln86_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 48 'zext' 'zext_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i17 %C_V, i64 0, i64 %zext_ln86_4" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 49 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 50 'load' 'C_V_load' <Predicate = (!icmp_ln83)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 51 [2/2] (1.24ns)   --->   "%C_V_load_1 = load i14 %C_V_addr_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 51 'load' 'C_V_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln87 = or i7 %shl_ln6, i7 1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 52 'or' 'or_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %or_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 53 'zext' 'zext_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln87 = add i14 %sub_ln86, i14 %zext_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 54 'add' 'add_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln87_1 = add i14 %sub_ln86_1, i14 %zext_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 55 'add' 'add_ln87_1' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 56 [1/2] (1.24ns)   --->   "%C_V_load = load i14 %C_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 56 'load' 'C_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 57 [1/2] (1.24ns)   --->   "%C_V_load_1 = load i14 %C_V_addr_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86]   --->   Operation 57 'load' 'C_V_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 58 [1/1] (0.68ns)   --->   "%icmp_ln1547 = icmp_sgt  i17 %C_V_load, i17 %C_V_load_1"   --->   Operation 58 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.26ns)   --->   "%select_ln32 = select i1 %icmp_ln1547, i17 %C_V_load, i17 %C_V_load_1" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 59 'select' 'select_ln32' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i14 %add_ln87" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 60 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i17 %C_V, i64 0, i64 %zext_ln87_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 61 'getelementptr' 'C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i14 %add_ln87_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 62 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i17 %C_V, i64 0, i64 %zext_ln87_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 63 'getelementptr' 'C_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.24ns)   --->   "%C_V_load_2 = load i14 %C_V_addr_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 64 'load' 'C_V_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 65 [2/2] (1.24ns)   --->   "%C_V_load_3 = load i14 %C_V_addr_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 65 'load' 'C_V_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %select_ln32, i32 8, i32 15"   --->   Operation 66 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 67 [1/2] (1.24ns)   --->   "%C_V_load_2 = load i14 %C_V_addr_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 67 'load' 'C_V_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_4 : Operation 68 [1/2] (1.24ns)   --->   "%C_V_load_3 = load i14 %C_V_addr_3" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87]   --->   Operation 68 'load' 'C_V_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 12544> <RAM>
ST_4 : Operation 69 [1/1] (0.68ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %C_V_load_2, i17 %C_V_load_3"   --->   Operation 69 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.26ns)   --->   "%select_ln32_1 = select i1 %icmp_ln1547_1, i17 %C_V_load_2, i17 %C_V_load_3" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 70 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.68ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i17 %select_ln32, i17 %select_ln32_1"   --->   Operation 71 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %select_ln32_1, i32 8, i32 15"   --->   Operation 72 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.72>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @maxpool_VITIS_LOOP_84_7_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %select_ln83_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 75 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln85 = add i17 %sub_ln85_cast, i17 %zext_ln85" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 76 'add' 'add_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i17 %add_ln85" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 77 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl30_cast = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %trunc_ln85, i6 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 78 'bitconcatenate' 'p_shl30_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl31_cast = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %add_ln85, i3 0" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 79 'bitconcatenate' 'p_shl31_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_1 = sub i20 %p_shl30_cast, i20 %p_shl31_cast" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 80 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i6 %select_ln83" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 82 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln85_1 = add i20 %sub_ln85_1, i20 %zext_ln85_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 83 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i20 %add_ln85_1" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 84 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i8 %output_V, i64 0, i64 %zext_ln85_2" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 85 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84]   --->   Operation 86 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln32_2 = select i1 %icmp_ln1547_2, i8 %tmp_6, i8 %tmp_7" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32]   --->   Operation 87 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.24ns)   --->   "%store_ln85 = store i8 %select_ln32_2, i20 %output_V_addr" [/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85]   --->   Operation 88 'store' 'store_ln85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 802816> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('w') [4]  (0 ns)
	'load' operation ('w_load', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84) on local variable 'w' [20]  (0 ns)
	'icmp' operation ('icmp_ln84', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84) [25]  (0.619 ns)
	'select' operation ('select_ln83', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83) [26]  (0.293 ns)
	'add' operation ('add_ln84', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84) [79]  (0.706 ns)
	'store' operation ('store_ln84', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84) of variable 'add_ln84', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84 on local variable 'w' [82]  (0.387 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln86', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) [38]  (0.765 ns)
	'add' operation ('add_ln86', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) [52]  (0.765 ns)
	'getelementptr' operation ('C_V_addr', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) [54]  (0 ns)
	'load' operation ('C_V_load', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) on array 'C_V' [58]  (1.25 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'load' operation ('C_V_load', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) on array 'C_V' [58]  (1.25 ns)
	'icmp' operation ('icmp_ln1547') [60]  (0.687 ns)
	'select' operation ('select_ln32', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32) [61]  (0.268 ns)

 <State 4>: 2.89ns
The critical path consists of the following:
	'load' operation ('C_V_load_2', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87) on array 'C_V' [70]  (1.25 ns)
	'icmp' operation ('icmp_ln1547_1') [72]  (0.687 ns)
	'select' operation ('select_ln32_1', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32) [73]  (0.268 ns)
	'icmp' operation ('icmp_ln1547_2') [74]  (0.687 ns)

 <State 5>: 2.72ns
The critical path consists of the following:
	'add' operation ('add_ln85', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85) [29]  (0.785 ns)
	'sub' operation ('sub_ln85_1', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85) [33]  (0 ns)
	'add' operation ('add_ln85_1', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85) [46]  (0.689 ns)
	'getelementptr' operation ('output_V_addr', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85) [48]  (0 ns)
	'store' operation ('store_ln85', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85) of variable 'select_ln32_2', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:32 on array 'output_V' [78]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
