Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 27 22:15:05 2024
| Host         : DESKTOP-IPJVCM1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XC7Z035_TOP_timing_summary_routed.rpt -pb XC7Z035_TOP_timing_summary_routed.pb -rpx XC7Z035_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : XC7Z035_TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.804        0.000                      0                26259        0.044        0.000                      0                26243        3.000        0.000                       0                 14007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
i_clk_p                                                                                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.837        0.000                      0                  928        0.044        0.000                      0                  928       15.732        0.000                       0                   483  
i_clk_p                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              1.804        0.000                      0                18467        0.061        0.000                      0                18467        9.232        0.000                       0                 13520  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.297        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.342        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               12.127        0.000                      0                 6748        0.184        0.000                      0                 6748  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.252        0.000                      0                  100        0.288        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.707ns (17.092%)  route 3.429ns (82.908%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.723     9.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X133Y152       LUT3 (Prop_lut3_I1_O)        0.043     9.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X133Y152       FDRE (Setup_fdre_C_D)        0.034    37.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.914    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 28.837    

Slack (MET) :             28.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.707ns (17.460%)  route 3.342ns (82.540%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.635     8.947    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X134Y152       LUT3 (Prop_lut3_I1_O)        0.043     8.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X134Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X134Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X134Y152       FDRE (Setup_fdre_C_D)        0.034    37.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.914    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 28.924    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.707ns (17.482%)  route 3.337ns (82.518%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.630     8.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X134Y152       LUT3 (Prop_lut3_I1_O)        0.043     8.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X134Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X134Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X134Y152       FDRE (Setup_fdre_C_D)        0.033    37.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.913    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.707ns (17.589%)  route 3.312ns (82.411%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.606     8.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X133Y152       LUT3 (Prop_lut3_I1_O)        0.043     8.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X133Y152       FDRE (Setup_fdre_C_D)        0.034    37.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.914    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                 28.954    

Slack (MET) :             29.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.707ns (18.187%)  route 3.180ns (81.813%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.474     8.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X133Y152       LUT3 (Prop_lut3_I1_O)        0.043     8.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X133Y152       FDRE (Setup_fdre_C_D)        0.034    37.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.914    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 29.086    

Slack (MET) :             29.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.707ns (18.196%)  route 3.178ns (81.804%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     8.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X133Y152       LUT3 (Prop_lut3_I1_O)        0.043     8.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X133Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.677    37.916    
                         clock uncertainty           -0.035    37.880    
    SLICE_X133Y152       FDRE (Setup_fdre_C_D)        0.033    37.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.913    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 29.087    

Slack (MET) :             29.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.707ns (18.297%)  route 3.157ns (81.703%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.602     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT5 (Prop_lut5_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.450     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X135Y154       LUT6 (Prop_lut6_I2_O)        0.043     8.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.702    37.941    
                         clock uncertainty           -0.035    37.905    
    SLICE_X135Y154       FDRE (Setup_fdre_C_D)        0.033    37.938    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.938    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                 29.134    

Slack (MET) :             29.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.707ns (19.384%)  route 2.940ns (80.616%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 37.240 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.591     8.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X136Y154       LUT6 (Prop_lut6_I0_O)        0.043     8.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.244     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X136Y154       LUT6 (Prop_lut6_I0_O)        0.043     8.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X136Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.121    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.654    37.894    
                         clock uncertainty           -0.035    37.858    
    SLICE_X136Y154       FDRE (Setup_fdre_C_D)        0.064    37.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.922    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 29.334    

Slack (MET) :             29.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.707ns (21.116%)  route 2.641ns (78.884%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.204     5.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.652     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X142Y153       LUT4 (Prop_lut4_I3_O)        0.126     6.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.453     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X139Y153       LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X139Y153       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X139Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.436     8.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X135Y154       LUT6 (Prop_lut6_I5_O)        0.043     8.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.101     8.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X135Y154       LUT6 (Prop_lut6_I5_O)        0.043     8.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.702    37.941    
                         clock uncertainty           -0.035    37.905    
    SLICE_X135Y154       FDRE (Setup_fdre_C_D)        0.034    37.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 29.651    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.395ns (13.914%)  route 2.444ns (86.086%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.815     6.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X137Y158       LUT5 (Prop_lut5_I3_O)        0.043     6.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.551     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X138Y158       LUT4 (Prop_lut4_I1_O)        0.043     7.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.261     7.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X139Y158       LUT5 (Prop_lut5_I4_O)        0.043     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X141Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X141Y158       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X141Y158       FDRE (Setup_fdre_C_R)       -0.304    37.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 29.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.394%)  route 0.060ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X123Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y154       FDCE (Prop_fdce_C_Q)         0.091     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X122Y154       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.760     3.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y154       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.530     2.509    
    SLICE_X122Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X123Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y154       FDCE (Prop_fdce_C_Q)         0.091     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X122Y154       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.760     3.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y154       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.530     2.509    
    SLICE_X122Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (48.010%)  route 0.099ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X123Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y153       FDCE (Prop_fdce_C_Q)         0.091     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.099     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X122Y152       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.761     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X122Y152       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.527     2.513    
    SLICE_X122Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.157ns (43.701%)  route 0.202ns (56.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y150       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.091     2.624 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.202     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X144Y148       LUT2 (Prop_lut2_I1_O)        0.066     2.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1/O
                         net (fo=1, routed)           0.000     2.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1_n_0
    SLICE_X144Y148       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y148       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C
                         clock pessimism             -0.335     2.749    
    SLICE_X144Y148       FDSE (Hold_fdse_C_D)         0.060     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.157ns (42.859%)  route 0.209ns (57.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y150       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.091     2.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.209     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X145Y148       LUT2 (Prop_lut2_I0_O)        0.066     2.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1/O
                         net (fo=1, routed)           0.000     2.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1_n_0
    SLICE_X145Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X145Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                         clock pessimism             -0.335     2.749    
    SLICE_X145Y148       FDRE (Hold_fdre_C_D)         0.061     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.157ns (42.743%)  route 0.210ns (57.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y150       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.091     2.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.210     2.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X144Y148       LUT2 (Prop_lut2_I0_O)        0.066     2.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.000     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X144Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.805     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.335     2.749    
    SLICE_X144Y148       FDRE (Hold_fdre_C_D)         0.061     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDCE (Prop_fdce_C_Q)         0.100     2.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.541     2.501    
    SLICE_X127Y154       FDCE (Hold_fdce_C_D)         0.049     2.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y154       FDRE (Prop_fdre_C_Q)         0.100     2.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.765     3.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y154       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.541     2.503    
    SLICE_X135Y154       FDRE (Hold_fdre_C_D)         0.047     2.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y162       FDCE (Prop_fdce_C_Q)         0.100     2.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.540     2.498    
    SLICE_X127Y162       FDCE (Hold_fdce_C_D)         0.047     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDCE (Prop_fdce_C_Q)         0.100     2.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.541     2.501    
    SLICE_X127Y154       FDCE (Hold_fdce_C_D)         0.047     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X135Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X133Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X135Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X133Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X132Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X134Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X137Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X133Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X134Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_p
  To Clock:  i_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.127ns  (logic 7.063ns (38.965%)  route 11.064ns (61.035%))
  Logic Levels:           64  (CARRY4=48 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.685 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.685    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2_n_0
    SLICE_X64Y213        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    14.796 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_3/O[2]
                         net (fo=3, routed)           0.876    15.672    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[30]
    SLICE_X85Y211        LUT3 (Prop_lut3_I1_O)        0.133    15.805 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][126]_i_1/O
                         net (fo=1, routed)           0.000    15.805    SM3_Encrypt_u0/p_35_out[126]
    SLICE_X85Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.210    18.266    SM3_Encrypt_u0/i_clk
    SLICE_X85Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][126]/C
                         clock pessimism             -0.631    17.634    
                         clock uncertainty           -0.084    17.551    
    SLICE_X85Y211        FDRE (Setup_fdre_C_D)        0.058    17.609    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][126]
  -------------------------------------------------------------------
                         required time                         17.609    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.119ns  (logic 7.057ns (38.948%)  route 11.062ns (61.052%))
  Logic Levels:           64  (CARRY4=48 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.227    -2.472    SM3_Encrypt_u0/i_clk
    SLICE_X71Y185        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.223    -2.249 r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/Q
                         net (fo=14, routed)          0.830    -1.419    SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg_n_0_[52][244]
    SLICE_X64Y177        LUT4 (Prop_lut4_I0_O)        0.043    -1.376 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28/O
                         net (fo=1, routed)           0.000    -1.376    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28_n_0
    SLICE_X64Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -1.109 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.109    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.056 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.056    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.003 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -1.003    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.950 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.950    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.897 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.897    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.844 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.844    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.791 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.791    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.680 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][148]_i_21/O[2]
                         net (fo=6, routed)           0.397    -0.283    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/w_ss1[5]
    SLICE_X62Y179        LUT3 (Prop_lut3_I2_O)        0.126    -0.157 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13/O
                         net (fo=1, routed)           0.455     0.298    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13_n_0
    SLICE_X62Y179        LUT5 (Prop_lut5_I3_O)        0.134     0.432 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4/O
                         net (fo=1, routed)           0.472     0.904    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4_n_0
    SLICE_X58Y179        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     1.106 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.106    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.160 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.160    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.214 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.214    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.268 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.268    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.433 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][27]_i_3/O[1]
                         net (fo=3, routed)           0.826     2.259    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/X[21]
    SLICE_X55Y180        LUT3 (Prop_lut3_I2_O)        0.136     2.395 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][25]_i_1/O
                         net (fo=13, routed)          0.722     3.117    SM3_Encrypt_u0/p_8_out[102]
    SLICE_X65Y172        LUT4 (Prop_lut4_I1_O)        0.137     3.254 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27/O
                         net (fo=1, routed)           0.000     3.254    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.447 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.447    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.500 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.500    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.553 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25/CO[3]
                         net (fo=1, routed)           0.007     3.560    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.613 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.613    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.666 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.666    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17_n_0
    SLICE_X65Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.719 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.719    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12_n_0
    SLICE_X65Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.868 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][180]_i_21/O[3]
                         net (fo=6, routed)           0.519     4.388    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/w_ss1[6]
    SLICE_X60Y175        LUT3 (Prop_lut3_I1_O)        0.128     4.516 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18/O
                         net (fo=2, routed)           0.309     4.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18_n_0
    SLICE_X59Y176        LUT5 (Prop_lut5_I4_O)        0.136     4.960 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6/O
                         net (fo=1, routed)           0.542     5.502    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6_n_0
    SLICE_X57Y176        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.771 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2_n_0
    SLICE_X57Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3_n_0
    SLICE_X57Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.877    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2_n_0
    SLICE_X57Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.988 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][59]_i_3/O[0]
                         net (fo=3, routed)           0.755     6.743    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/X[20]
    SLICE_X56Y175        LUT3 (Prop_lut3_I2_O)        0.133     6.876 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][56]_i_1/O
                         net (fo=10, routed)          0.690     7.566    SM3_Encrypt_u0/p_9_out[101]
    SLICE_X66Y171        LUT4 (Prop_lut4_I2_O)        0.136     7.702 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29/O
                         net (fo=1, routed)           0.000     7.702    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.958 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.958    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.012 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.012    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.066 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.066    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.120 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21/CO[3]
                         net (fo=1, routed)           0.007     8.127    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.181 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.181    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.235 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.235    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.386 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][203]_i_21/O[3]
                         net (fo=6, routed)           0.663     9.049    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/w_ss1[6]
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.126     9.175 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43/O
                         net (fo=2, routed)           0.347     9.523    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43_n_0
    SLICE_X56Y172        LUT5 (Prop_lut5_I4_O)        0.136     9.659 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15/O
                         net (fo=1, routed)           0.329     9.988    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15_n_0
    SLICE_X54Y172        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.271 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.271    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3_n_0
    SLICE_X54Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.325 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4_n_0
    SLICE_X54Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2/CO[3]
                         net (fo=1, routed)           0.007    10.386    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2_n_0
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.440 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2_n_0
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.591 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][91]_i_2/O[3]
                         net (fo=3, routed)           0.499    11.090    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/X[27]
    SLICE_X55Y170        LUT3 (Prop_lut3_I2_O)        0.126    11.216 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][76]_i_1/O
                         net (fo=7, routed)           0.786    12.002    SM3_Encrypt_u0/p_10_out[108]
    SLICE_X67Y172        LUT4 (Prop_lut4_I1_O)        0.136    12.138 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29/O
                         net (fo=1, routed)           0.000    12.138    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.405 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.405    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.458 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.458    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.511 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23/CO[3]
                         net (fo=1, routed)           0.007    12.518    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.571 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.571    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.682 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][235]_i_20/O[0]
                         net (fo=6, routed)           0.561    13.243    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/w_ss1[3]
    SLICE_X65Y169        LUT3 (Prop_lut3_I2_O)        0.136    13.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17/O
                         net (fo=1, routed)           0.266    13.645    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17_n_0
    SLICE_X64Y169        LUT5 (Prop_lut5_I3_O)        0.137    13.782 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6/O
                         net (fo=1, routed)           0.366    14.148    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.431 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2_n_0
    SLICE_X62Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.485 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.485    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3_n_0
    SLICE_X62Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.539 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.539    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4_n_0
    SLICE_X62Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.593 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.593    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2_n_0
    SLICE_X62Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.647 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.647    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2_n_0
    SLICE_X62Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.701 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2/CO[3]
                         net (fo=1, routed)           0.007    14.709    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2_n_0
    SLICE_X62Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    14.821 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_3/O[2]
                         net (fo=3, routed)           0.692    15.512    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/X[30]
    SLICE_X63Y169        LUT3 (Prop_lut3_I1_O)        0.135    15.647 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][126]_i_1/O
                         net (fo=1, routed)           0.000    15.647    SM3_Encrypt_u0/p_11_out[126]
    SLICE_X63Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.088    18.144    SM3_Encrypt_u0/i_clk
    SLICE_X63Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][126]/C
                         clock pessimism             -0.661    17.482    
                         clock uncertainty           -0.084    17.399    
    SLICE_X63Y169        FDRE (Setup_fdre_C_D)        0.058    17.457    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][126]
  -------------------------------------------------------------------
                         required time                         17.457    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.145ns  (logic 7.065ns (38.937%)  route 11.080ns (61.063%))
  Logic Levels:           63  (CARRY4=47 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.798 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/O[1]
                         net (fo=3, routed)           0.892    15.690    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[25]
    SLICE_X86Y210        LUT3 (Prop_lut3_I0_O)        0.133    15.823 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][98]_i_1/O
                         net (fo=1, routed)           0.000    15.823    SM3_Encrypt_u0/p_35_out[98]
    SLICE_X86Y210        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.211    18.267    SM3_Encrypt_u0/i_clk
    SLICE_X86Y210        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][98]/C
                         clock pessimism             -0.631    17.635    
                         clock uncertainty           -0.084    17.552    
    SLICE_X86Y210        FDRE (Setup_fdre_C_D)        0.086    17.638    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][98]
  -------------------------------------------------------------------
                         required time                         17.638    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.081ns  (logic 7.106ns (39.302%)  route 10.975ns (60.698%))
  Logic Levels:           64  (CARRY4=48 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.227    -2.472    SM3_Encrypt_u0/i_clk
    SLICE_X71Y185        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.223    -2.249 r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/Q
                         net (fo=14, routed)          0.830    -1.419    SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg_n_0_[52][244]
    SLICE_X64Y177        LUT4 (Prop_lut4_I0_O)        0.043    -1.376 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28/O
                         net (fo=1, routed)           0.000    -1.376    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28_n_0
    SLICE_X64Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -1.109 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.109    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.056 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.056    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.003 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -1.003    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.950 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.950    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.897 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.897    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.844 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.844    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.791 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.791    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.680 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][148]_i_21/O[2]
                         net (fo=6, routed)           0.397    -0.283    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/w_ss1[5]
    SLICE_X62Y179        LUT3 (Prop_lut3_I2_O)        0.126    -0.157 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13/O
                         net (fo=1, routed)           0.455     0.298    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13_n_0
    SLICE_X62Y179        LUT5 (Prop_lut5_I3_O)        0.134     0.432 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4/O
                         net (fo=1, routed)           0.472     0.904    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4_n_0
    SLICE_X58Y179        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     1.106 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.106    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.160 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.160    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.214 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.214    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.268 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.268    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.433 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][27]_i_3/O[1]
                         net (fo=3, routed)           0.826     2.259    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/X[21]
    SLICE_X55Y180        LUT3 (Prop_lut3_I2_O)        0.136     2.395 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][25]_i_1/O
                         net (fo=13, routed)          0.722     3.117    SM3_Encrypt_u0/p_8_out[102]
    SLICE_X65Y172        LUT4 (Prop_lut4_I1_O)        0.137     3.254 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27/O
                         net (fo=1, routed)           0.000     3.254    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.447 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.447    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.500 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.500    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.553 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25/CO[3]
                         net (fo=1, routed)           0.007     3.560    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.613 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.613    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.666 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.666    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17_n_0
    SLICE_X65Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.719 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.719    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12_n_0
    SLICE_X65Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.868 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][180]_i_21/O[3]
                         net (fo=6, routed)           0.519     4.388    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/w_ss1[6]
    SLICE_X60Y175        LUT3 (Prop_lut3_I1_O)        0.128     4.516 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18/O
                         net (fo=2, routed)           0.309     4.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18_n_0
    SLICE_X59Y176        LUT5 (Prop_lut5_I4_O)        0.136     4.960 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6/O
                         net (fo=1, routed)           0.542     5.502    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6_n_0
    SLICE_X57Y176        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.771 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2_n_0
    SLICE_X57Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3_n_0
    SLICE_X57Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.877    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2_n_0
    SLICE_X57Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.988 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][59]_i_3/O[0]
                         net (fo=3, routed)           0.755     6.743    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/X[20]
    SLICE_X56Y175        LUT3 (Prop_lut3_I2_O)        0.133     6.876 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][56]_i_1/O
                         net (fo=10, routed)          0.690     7.566    SM3_Encrypt_u0/p_9_out[101]
    SLICE_X66Y171        LUT4 (Prop_lut4_I2_O)        0.136     7.702 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29/O
                         net (fo=1, routed)           0.000     7.702    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.958 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.958    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.012 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.012    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.066 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.066    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.120 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21/CO[3]
                         net (fo=1, routed)           0.007     8.127    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.181 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.181    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.235 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.235    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.386 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][203]_i_21/O[3]
                         net (fo=6, routed)           0.663     9.049    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/w_ss1[6]
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.126     9.175 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43/O
                         net (fo=2, routed)           0.347     9.523    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43_n_0
    SLICE_X56Y172        LUT5 (Prop_lut5_I4_O)        0.136     9.659 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15/O
                         net (fo=1, routed)           0.329     9.988    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15_n_0
    SLICE_X54Y172        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.271 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.271    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3_n_0
    SLICE_X54Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.325 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4_n_0
    SLICE_X54Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2/CO[3]
                         net (fo=1, routed)           0.007    10.386    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2_n_0
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.440 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2_n_0
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.591 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][91]_i_2/O[3]
                         net (fo=3, routed)           0.499    11.090    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/X[27]
    SLICE_X55Y170        LUT3 (Prop_lut3_I2_O)        0.126    11.216 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][76]_i_1/O
                         net (fo=7, routed)           0.786    12.002    SM3_Encrypt_u0/p_10_out[108]
    SLICE_X67Y172        LUT4 (Prop_lut4_I1_O)        0.136    12.138 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29/O
                         net (fo=1, routed)           0.000    12.138    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.405 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.405    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.458 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.458    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.511 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23/CO[3]
                         net (fo=1, routed)           0.007    12.518    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.571 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.571    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.682 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][235]_i_20/O[0]
                         net (fo=6, routed)           0.561    13.243    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/w_ss1[3]
    SLICE_X65Y169        LUT3 (Prop_lut3_I2_O)        0.136    13.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17/O
                         net (fo=1, routed)           0.266    13.645    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17_n_0
    SLICE_X64Y169        LUT5 (Prop_lut5_I3_O)        0.137    13.782 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6/O
                         net (fo=1, routed)           0.366    14.148    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.431 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2_n_0
    SLICE_X62Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.485 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.485    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3_n_0
    SLICE_X62Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.539 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.539    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4_n_0
    SLICE_X62Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.593 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.593    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2_n_0
    SLICE_X62Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.647 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.647    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2_n_0
    SLICE_X62Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.701 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2/CO[3]
                         net (fo=1, routed)           0.007    14.709    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2_n_0
    SLICE_X62Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.874 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_3/O[1]
                         net (fo=3, routed)           0.604    15.478    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/X[29]
    SLICE_X61Y169        LUT3 (Prop_lut3_I1_O)        0.131    15.609 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][125]_i_1/O
                         net (fo=1, routed)           0.000    15.609    SM3_Encrypt_u0/p_11_out[125]
    SLICE_X61Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.088    18.144    SM3_Encrypt_u0/i_clk
    SLICE_X61Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][125]/C
                         clock pessimism             -0.661    17.482    
                         clock uncertainty           -0.084    17.399    
    SLICE_X61Y169        FDRE (Setup_fdre_C_D)        0.058    17.457    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][125]
  -------------------------------------------------------------------
                         required time                         17.457    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.070ns  (logic 7.099ns (39.287%)  route 10.971ns (60.713%))
  Logic Levels:           64  (CARRY4=48 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.685 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.685    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2_n_0
    SLICE_X64Y213        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.834 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_3/O[3]
                         net (fo=3, routed)           0.783    15.617    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[31]
    SLICE_X83Y211        LUT3 (Prop_lut3_I1_O)        0.131    15.748 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][127]_i_1/O
                         net (fo=1, routed)           0.000    15.748    SM3_Encrypt_u0/p_35_out[127]
    SLICE_X83Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.212    18.268    SM3_Encrypt_u0/i_clk
    SLICE_X83Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]/C
                         clock pessimism             -0.631    17.636    
                         clock uncertainty           -0.084    17.553    
    SLICE_X83Y211        FDRE (Setup_fdre_C_D)        0.058    17.611    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.055ns  (logic 7.114ns (39.402%)  route 10.941ns (60.598%))
  Logic Levels:           64  (CARRY4=48 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.685 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.685    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2_n_0
    SLICE_X64Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.851 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_3/O[1]
                         net (fo=3, routed)           0.753    15.604    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[29]
    SLICE_X83Y211        LUT3 (Prop_lut3_I2_O)        0.129    15.733 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][110]_i_1/O
                         net (fo=1, routed)           0.000    15.733    SM3_Encrypt_u0/p_35_out[110]
    SLICE_X83Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.212    18.268    SM3_Encrypt_u0/i_clk
    SLICE_X83Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][110]/C
                         clock pessimism             -0.631    17.636    
                         clock uncertainty           -0.084    17.553    
    SLICE_X83Y211        FDRE (Setup_fdre_C_D)        0.058    17.611    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][110]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.077ns  (logic 7.005ns (38.752%)  route 11.072ns (61.248%))
  Logic Levels:           63  (CARRY4=47 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    14.743 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/O[2]
                         net (fo=3, routed)           0.884    15.627    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[26]
    SLICE_X86Y211        LUT3 (Prop_lut3_I1_O)        0.128    15.755 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][122]_i_1/O
                         net (fo=1, routed)           0.000    15.755    SM3_Encrypt_u0/p_35_out[122]
    SLICE_X86Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.210    18.266    SM3_Encrypt_u0/i_clk
    SLICE_X86Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][122]/C
                         clock pessimism             -0.631    17.634    
                         clock uncertainty           -0.084    17.551    
    SLICE_X86Y211        FDRE (Setup_fdre_C_D)        0.086    17.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][122]
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.043ns  (logic 6.993ns (38.757%)  route 11.050ns (61.243%))
  Logic Levels:           63  (CARRY4=47 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.227    -2.472    SM3_Encrypt_u0/i_clk
    SLICE_X71Y185        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.223    -2.249 r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/Q
                         net (fo=14, routed)          0.830    -1.419    SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg_n_0_[52][244]
    SLICE_X64Y177        LUT4 (Prop_lut4_I0_O)        0.043    -1.376 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28/O
                         net (fo=1, routed)           0.000    -1.376    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28_n_0
    SLICE_X64Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -1.109 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.109    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.056 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.056    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.003 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -1.003    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.950 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.950    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.897 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.897    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.844 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.844    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.791 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.791    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.680 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][148]_i_21/O[2]
                         net (fo=6, routed)           0.397    -0.283    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/w_ss1[5]
    SLICE_X62Y179        LUT3 (Prop_lut3_I2_O)        0.126    -0.157 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13/O
                         net (fo=1, routed)           0.455     0.298    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13_n_0
    SLICE_X62Y179        LUT5 (Prop_lut5_I3_O)        0.134     0.432 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4/O
                         net (fo=1, routed)           0.472     0.904    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4_n_0
    SLICE_X58Y179        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     1.106 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.106    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.160 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.160    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.214 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.214    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.268 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.268    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.433 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][27]_i_3/O[1]
                         net (fo=3, routed)           0.826     2.259    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/X[21]
    SLICE_X55Y180        LUT3 (Prop_lut3_I2_O)        0.136     2.395 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][25]_i_1/O
                         net (fo=13, routed)          0.722     3.117    SM3_Encrypt_u0/p_8_out[102]
    SLICE_X65Y172        LUT4 (Prop_lut4_I1_O)        0.137     3.254 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27/O
                         net (fo=1, routed)           0.000     3.254    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.447 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.447    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.500 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.500    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.553 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25/CO[3]
                         net (fo=1, routed)           0.007     3.560    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.613 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.613    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.666 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.666    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17_n_0
    SLICE_X65Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.719 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.719    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12_n_0
    SLICE_X65Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.868 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][180]_i_21/O[3]
                         net (fo=6, routed)           0.519     4.388    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/w_ss1[6]
    SLICE_X60Y175        LUT3 (Prop_lut3_I1_O)        0.128     4.516 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18/O
                         net (fo=2, routed)           0.309     4.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18_n_0
    SLICE_X59Y176        LUT5 (Prop_lut5_I4_O)        0.136     4.960 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6/O
                         net (fo=1, routed)           0.542     5.502    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6_n_0
    SLICE_X57Y176        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.771 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2_n_0
    SLICE_X57Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3_n_0
    SLICE_X57Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.877    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2_n_0
    SLICE_X57Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.988 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][59]_i_3/O[0]
                         net (fo=3, routed)           0.755     6.743    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/X[20]
    SLICE_X56Y175        LUT3 (Prop_lut3_I2_O)        0.133     6.876 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][56]_i_1/O
                         net (fo=10, routed)          0.690     7.566    SM3_Encrypt_u0/p_9_out[101]
    SLICE_X66Y171        LUT4 (Prop_lut4_I2_O)        0.136     7.702 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29/O
                         net (fo=1, routed)           0.000     7.702    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.958 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.958    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.012 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.012    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.066 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.066    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.120 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21/CO[3]
                         net (fo=1, routed)           0.007     8.127    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.181 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.181    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.235 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.235    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.386 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][203]_i_21/O[3]
                         net (fo=6, routed)           0.663     9.049    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/w_ss1[6]
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.126     9.175 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43/O
                         net (fo=2, routed)           0.347     9.523    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43_n_0
    SLICE_X56Y172        LUT5 (Prop_lut5_I4_O)        0.136     9.659 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15/O
                         net (fo=1, routed)           0.329     9.988    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15_n_0
    SLICE_X54Y172        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.271 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.271    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3_n_0
    SLICE_X54Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.325 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4_n_0
    SLICE_X54Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2/CO[3]
                         net (fo=1, routed)           0.007    10.386    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2_n_0
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.440 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2_n_0
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.591 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][91]_i_2/O[3]
                         net (fo=3, routed)           0.499    11.090    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/X[27]
    SLICE_X55Y170        LUT3 (Prop_lut3_I2_O)        0.126    11.216 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][76]_i_1/O
                         net (fo=7, routed)           0.786    12.002    SM3_Encrypt_u0/p_10_out[108]
    SLICE_X67Y172        LUT4 (Prop_lut4_I1_O)        0.136    12.138 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29/O
                         net (fo=1, routed)           0.000    12.138    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.405 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.405    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.458 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.458    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.511 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23/CO[3]
                         net (fo=1, routed)           0.007    12.518    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.571 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.571    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.682 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][235]_i_20/O[0]
                         net (fo=6, routed)           0.561    13.243    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/w_ss1[3]
    SLICE_X65Y169        LUT3 (Prop_lut3_I2_O)        0.136    13.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17/O
                         net (fo=1, routed)           0.266    13.645    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17_n_0
    SLICE_X64Y169        LUT5 (Prop_lut5_I3_O)        0.137    13.782 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6/O
                         net (fo=1, routed)           0.366    14.148    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.431 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2_n_0
    SLICE_X62Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.485 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.485    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3_n_0
    SLICE_X62Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.539 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.539    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4_n_0
    SLICE_X62Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.593 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.593    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2_n_0
    SLICE_X62Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.647 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.647    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2_n_0
    SLICE_X62Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    14.755 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2/O[0]
                         net (fo=3, routed)           0.687    15.442    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/X[24]
    SLICE_X61Y168        LUT3 (Prop_lut3_I1_O)        0.129    15.571 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_1/O
                         net (fo=1, routed)           0.000    15.571    SM3_Encrypt_u0/p_11_out[120]
    SLICE_X61Y168        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.088    18.144    SM3_Encrypt_u0/i_clk
    SLICE_X61Y168        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]/C
                         clock pessimism             -0.661    17.482    
                         clock uncertainty           -0.084    17.399    
    SLICE_X61Y168        FDRE (Setup_fdre_C_D)        0.058    17.457    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]
  -------------------------------------------------------------------
                         required time                         17.457    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.037ns  (logic 7.006ns (38.843%)  route 11.031ns (61.157%))
  Logic Levels:           63  (CARRY4=47 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.227    -2.472    SM3_Encrypt_u0/i_clk
    SLICE_X71Y185        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y185        FDRE (Prop_fdre_C_Q)         0.223    -2.249 r  SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg[52][244]/Q
                         net (fo=14, routed)          0.830    -1.419    SM3_Encrypt_u0/iterator_cycle[12].iterator_parallel[3].r_iterator_V_reg_n_0_[52][244]
    SLICE_X64Y177        LUT4 (Prop_lut4_I0_O)        0.043    -1.376 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28/O
                         net (fo=1, routed)           0.000    -1.376    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][152]_i_28_n_0
    SLICE_X64Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -1.109 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.109    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][152]_i_22_n_0
    SLICE_X64Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.056 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -1.056    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][156]_i_22_n_0
    SLICE_X64Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.003 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -1.003    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_26_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.950 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.950    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_25_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.897 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.897    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][159]_i_27_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.844 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.844    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_17_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.791 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.791    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][140]_i_12_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.680 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][148]_i_21/O[2]
                         net (fo=6, routed)           0.397    -0.283    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/w_ss1[5]
    SLICE_X62Y179        LUT3 (Prop_lut3_I2_O)        0.126    -0.157 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13/O
                         net (fo=1, routed)           0.455     0.298    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_13_n_0
    SLICE_X62Y179        LUT5 (Prop_lut5_I3_O)        0.134     0.432 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4/O
                         net (fo=1, routed)           0.472     0.904    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][26]_i_4_n_0
    SLICE_X58Y179        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     1.106 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.106    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][26]_i_2_n_0
    SLICE_X58Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.160 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.160    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][30]_i_2_n_0
    SLICE_X58Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.214 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.214    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][31]_i_3_n_0
    SLICE_X58Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.268 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.268    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][23]_i_2_n_0
    SLICE_X58Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.433 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][27]_i_3/O[1]
                         net (fo=3, routed)           0.826     2.259    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[0].iterator_module_ux/X[21]
    SLICE_X55Y180        LUT3 (Prop_lut3_I2_O)        0.136     2.395 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][25]_i_1/O
                         net (fo=13, routed)          0.722     3.117    SM3_Encrypt_u0/p_8_out[102]
    SLICE_X65Y172        LUT4 (Prop_lut4_I1_O)        0.137     3.254 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27/O
                         net (fo=1, routed)           0.000     3.254    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][188]_i_27_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.447 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.447    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][188]_i_22_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.500 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.500    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_26_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.553 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25/CO[3]
                         net (fo=1, routed)           0.007     3.560    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_25_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.613 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.613    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][191]_i_27_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.666 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.666    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_17_n_0
    SLICE_X65Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.719 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.719    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][172]_i_12_n_0
    SLICE_X65Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.868 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][180]_i_21/O[3]
                         net (fo=6, routed)           0.519     4.388    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/w_ss1[6]
    SLICE_X60Y175        LUT3 (Prop_lut3_I1_O)        0.128     4.516 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18/O
                         net (fo=2, routed)           0.309     4.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_18_n_0
    SLICE_X59Y176        LUT5 (Prop_lut5_I4_O)        0.136     4.960 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6/O
                         net (fo=1, routed)           0.542     5.502    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][62]_i_6_n_0
    SLICE_X57Y176        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.771 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.771    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][62]_i_2_n_0
    SLICE_X57Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.824    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][63]_i_3_n_0
    SLICE_X57Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.877    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][55]_i_2_n_0
    SLICE_X57Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.988 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][59]_i_3/O[0]
                         net (fo=3, routed)           0.755     6.743    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[1].iterator_module_ux/X[20]
    SLICE_X56Y175        LUT3 (Prop_lut3_I2_O)        0.133     6.876 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][56]_i_1/O
                         net (fo=10, routed)          0.690     7.566    SM3_Encrypt_u0/p_9_out[101]
    SLICE_X66Y171        LUT4 (Prop_lut4_I2_O)        0.136     7.702 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29/O
                         net (fo=1, routed)           0.000     7.702    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][211]_i_29_n_0
    SLICE_X66Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.958 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.958    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][211]_i_22_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.012 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.012    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][215]_i_22_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.066 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.066    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][219]_i_23_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.120 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21/CO[3]
                         net (fo=1, routed)           0.007     8.127    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_21_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.181 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.181    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][223]_i_20_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.235 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.235    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][195]_i_12_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.386 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][203]_i_21/O[3]
                         net (fo=6, routed)           0.663     9.049    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/w_ss1[6]
    SLICE_X53Y171        LUT3 (Prop_lut3_I1_O)        0.126     9.175 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43/O
                         net (fo=2, routed)           0.347     9.523    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_43_n_0
    SLICE_X56Y172        LUT5 (Prop_lut5_I4_O)        0.136     9.659 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15/O
                         net (fo=1, routed)           0.329     9.988    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][92]_i_15_n_0
    SLICE_X54Y172        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.271 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.271    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_3_n_0
    SLICE_X54Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.325 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_4_n_0
    SLICE_X54Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2/CO[3]
                         net (fo=1, routed)           0.007    10.386    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][92]_i_2_n_0
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.440 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.440    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][95]_i_2_n_0
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.591 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][91]_i_2/O[3]
                         net (fo=3, routed)           0.499    11.090    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[2].iterator_module_ux/X[27]
    SLICE_X55Y170        LUT3 (Prop_lut3_I2_O)        0.126    11.216 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][76]_i_1/O
                         net (fo=7, routed)           0.786    12.002    SM3_Encrypt_u0/p_10_out[108]
    SLICE_X67Y172        LUT4 (Prop_lut4_I1_O)        0.136    12.138 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29/O
                         net (fo=1, routed)           0.000    12.138    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][251]_i_29_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.405 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.405    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][251]_i_22_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.458 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.458    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_24_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.511 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23/CO[3]
                         net (fo=1, routed)           0.007    12.518    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][255]_i_23_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.571 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.571    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][227]_i_12_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.682 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][235]_i_20/O[0]
                         net (fo=6, routed)           0.561    13.243    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/w_ss1[3]
    SLICE_X65Y169        LUT3 (Prop_lut3_I2_O)        0.136    13.379 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17/O
                         net (fo=1, routed)           0.266    13.645    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_17_n_0
    SLICE_X64Y169        LUT5 (Prop_lut5_I3_O)        0.137    13.782 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6/O
                         net (fo=1, routed)           0.366    14.148    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][120]_i_6_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    14.431 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][120]_i_2_n_0
    SLICE_X62Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.485 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.485    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_3_n_0
    SLICE_X62Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.539 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.539    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_4_n_0
    SLICE_X62Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.593 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.593    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][124]_i_2_n_0
    SLICE_X62Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.647 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.647    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][127]_i_2_n_0
    SLICE_X62Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    14.759 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][123]_i_2/O[2]
                         net (fo=3, routed)           0.668    15.427    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].iterator_module_ux/X[26]
    SLICE_X61Y169        LUT3 (Prop_lut3_I0_O)        0.138    15.565 r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V[56][99]_i_1/O
                         net (fo=1, routed)           0.000    15.565    SM3_Encrypt_u0/p_11_out[99]
    SLICE_X61Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.088    18.144    SM3_Encrypt_u0/i_clk
    SLICE_X61Y169        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][99]/C
                         clock pessimism             -0.661    17.482    
                         clock uncertainty           -0.084    17.399    
    SLICE_X61Y169        FDRE (Setup_fdre_C_D)        0.058    17.457    SM3_Encrypt_u0/iterator_cycle[13].iterator_parallel[3].r_iterator_V_reg[56][99]
  -------------------------------------------------------------------
                         required time                         17.457    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.010ns  (logic 7.035ns (39.063%)  route 10.975ns (60.937%))
  Logic Levels:           63  (CARRY4=47 LUT3=8 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.631ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.377    -2.322    SM3_Encrypt_u0/i_clk
    SLICE_X75Y228        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_fdre_C_Q)         0.223    -2.099 r  SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg[28][248]/Q
                         net (fo=13, routed)          1.027    -1.072    SM3_Encrypt_u0/iterator_cycle[6].iterator_parallel[3].r_iterator_V_reg_n_0_[28][248]
    SLICE_X63Y216        LUT4 (Prop_lut4_I0_O)        0.043    -1.029 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29/O
                         net (fo=1, routed)           0.000    -1.029    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][156]_i_29_n_0
    SLICE_X63Y216        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.762 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.762    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][156]_i_22_n_0
    SLICE_X63Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.709 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.709    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_26_n_0
    SLICE_X63Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.656 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25/CO[3]
                         net (fo=1, routed)           0.000    -0.656    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_25_n_0
    SLICE_X63Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27/CO[3]
                         net (fo=1, routed)           0.000    -0.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][159]_i_27_n_0
    SLICE_X63Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.550 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.550    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_17_n_0
    SLICE_X63Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.497 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.497    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][140]_i_12_n_0
    SLICE_X63Y222        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.331 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][148]_i_20/O[1]
                         net (fo=6, routed)           0.753     0.422    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/w_ss1[4]
    SLICE_X51Y215        LUT3 (Prop_lut3_I2_O)        0.129     0.551 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15/O
                         net (fo=1, routed)           0.377     0.928    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_15_n_0
    SLICE_X51Y215        LUT5 (Prop_lut5_I3_O)        0.136     1.064 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5/O
                         net (fo=1, routed)           0.293     1.357    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][26]_i_5_n_0
    SLICE_X54Y215        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.610 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.610    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][26]_i_2_n_0
    SLICE_X54Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.664 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.664    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][30]_i_2_n_0
    SLICE_X54Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.718 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.718    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_3_n_0
    SLICE_X54Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.772 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.772    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][23]_i_2_n_0
    SLICE_X54Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.826 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_3_n_0
    SLICE_X54Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.880 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.880    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][31]_i_4_n_0
    SLICE_X54Y221        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.031 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][27]_i_2/O[3]
                         net (fo=3, routed)           0.606     2.637    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[0].iterator_module_ux/X[31]
    SLICE_X55Y215        LUT3 (Prop_lut3_I2_O)        0.128     2.765 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][3]_i_1/O
                         net (fo=13, routed)          0.703     3.467    SM3_Encrypt_u0/p_32_out[112]
    SLICE_X66Y215        LUT4 (Prop_lut4_I1_O)        0.136     3.603 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50/O
                         net (fo=1, routed)           0.000     3.603    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][191]_i_50_n_0
    SLICE_X66Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.859 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.859    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][191]_i_27_n_0
    SLICE_X66Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.913 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.913    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_17_n_0
    SLICE_X66Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.967    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][172]_i_12_n_0
    SLICE_X66Y218        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.075 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][180]_i_20/O[0]
                         net (fo=6, routed)           0.685     4.760    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/w_ss1[3]
    SLICE_X54Y209        LUT3 (Prop_lut3_I2_O)        0.127     4.887 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17/O
                         net (fo=1, routed)           0.244     5.131    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_17_n_0
    SLICE_X54Y209        LUT5 (Prop_lut5_I3_O)        0.134     5.265 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6/O
                         net (fo=1, routed)           0.592     5.857    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_6_n_0
    SLICE_X56Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.126 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.126    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][58]_i_2_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.179    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][62]_i_2_n_0
    SLICE_X56Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.232    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][63]_i_3_n_0
    SLICE_X56Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.285 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.285    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][55]_i_2_n_0
    SLICE_X56Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.396 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][59]_i_3/O[2]
                         net (fo=3, routed)           0.638     7.034    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[1].iterator_module_ux/X[22]
    SLICE_X57Y211        LUT3 (Prop_lut3_I2_O)        0.133     7.167 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][58]_i_1/O
                         net (fo=10, routed)          0.746     7.912    SM3_Encrypt_u0/p_33_out[103]
    SLICE_X68Y210        LUT4 (Prop_lut4_I1_O)        0.137     8.049 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30/O
                         net (fo=1, routed)           0.000     8.049    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][215]_i_30_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.308 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.308    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][215]_i_22_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.361 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.361    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][219]_i_22_n_0
    SLICE_X68Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.414 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.414    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_24_n_0
    SLICE_X68Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.467 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.467    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][223]_i_23_n_0
    SLICE_X68Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.520 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.520    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][195]_i_12_n_0
    SLICE_X68Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.631 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][203]_i_20/O[0]
                         net (fo=6, routed)           0.620     9.251    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/w_ss1[3]
    SLICE_X60Y206        LUT3 (Prop_lut3_I2_O)        0.130     9.381 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17/O
                         net (fo=1, routed)           0.239     9.620    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_17_n_0
    SLICE_X60Y206        LUT5 (Prop_lut5_I3_O)        0.136     9.756 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6/O
                         net (fo=1, routed)           0.377    10.133    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][88]_i_6_n_0
    SLICE_X59Y207        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    10.402 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.402    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][88]_i_2_n_0
    SLICE_X59Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.455 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.455    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_3_n_0
    SLICE_X59Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.508 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.508    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_4_n_0
    SLICE_X59Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.561 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.561    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][92]_i_2_n_0
    SLICE_X59Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.614 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.614    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_2_n_0
    SLICE_X59Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.667 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.667    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][91]_i_2_n_0
    SLICE_X59Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.833 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][95]_i_3/O[1]
                         net (fo=3, routed)           0.544    11.377    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[2].iterator_module_ux/X[29]
    SLICE_X61Y209        LUT3 (Prop_lut3_I2_O)        0.132    11.509 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][78]_i_1/O
                         net (fo=7, routed)           0.546    12.055    SM3_Encrypt_u0/p_34_out[110]
    SLICE_X71Y210        LUT4 (Prop_lut4_I1_O)        0.132    12.187 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27/O
                         net (fo=1, routed)           0.000    12.187    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][251]_i_27_n_0
    SLICE_X71Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.380 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.380    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][251]_i_22_n_0
    SLICE_X71Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.433 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.433    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_21_n_0
    SLICE_X71Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.486 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.486    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][255]_i_20_n_0
    SLICE_X71Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.539 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.539    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][227]_i_12_n_0
    SLICE_X71Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.705 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][235]_i_20/O[1]
                         net (fo=6, routed)           0.591    13.296    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/w_ss1[4]
    SLICE_X65Y206        LUT3 (Prop_lut3_I2_O)        0.129    13.425 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15/O
                         net (fo=1, routed)           0.324    13.749    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_15_n_0
    SLICE_X63Y207        LUT5 (Prop_lut5_I3_O)        0.136    13.885 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5/O
                         net (fo=1, routed)           0.285    14.170    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][120]_i_5_n_0
    SLICE_X64Y207        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.420 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][120]_i_2_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.473 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.473    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_3_n_0
    SLICE_X64Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.526 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.526    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_4_n_0
    SLICE_X64Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.579 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.579    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][124]_i_2_n_0
    SLICE_X64Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.632 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.632    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][127]_i_2_n_0
    SLICE_X64Y212        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.781 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][123]_i_2/O[3]
                         net (fo=3, routed)           0.787    15.568    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].iterator_module_ux/X[27]
    SLICE_X87Y211        LUT3 (Prop_lut3_I2_O)        0.120    15.688 r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V[32][108]_i_1/O
                         net (fo=1, routed)           0.000    15.688    SM3_Encrypt_u0/p_35_out[108]
    SLICE_X87Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.210    18.266    SM3_Encrypt_u0/i_clk
    SLICE_X87Y211        FDRE                                         r  SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][108]/C
                         clock pessimism             -0.631    17.634    
                         clock uncertainty           -0.084    17.551    
    SLICE_X87Y211        FDRE (Setup_fdre_C_D)        0.034    17.585    SM3_Encrypt_u0/iterator_cycle[7].iterator_parallel[3].r_iterator_V_reg[32][108]
  -------------------------------------------------------------------
                         required time                         17.585    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.220%)  route 0.200ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.556    -0.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y150       FDCE (Prop_fdce_C_Q)         0.091    -0.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.200    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[3]
    SLICE_X126Y149       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.775    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X126Y149       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.254    -0.353    
    SLICE_X126Y149       FDCE (Hold_fdce_C_D)         0.011    -0.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.171ns (46.459%)  route 0.197ns (53.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.544    -0.584    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X102Y150       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y150       FDRE (Prop_fdre_C_Q)         0.107    -0.477 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.197    -0.280    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout[8]
    SLICE_X102Y149       LUT6 (Prop_lut6_I1_O)        0.064    -0.216 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_8
    SLICE_X102Y149       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.763    -0.620    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X102Y149       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]/C
                         clock pessimism              0.254    -0.365    
    SLICE_X102Y149       FDRE (Hold_fdre_C_D)         0.087    -0.278    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.692%)  route 0.100ns (52.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.550    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X121Y157       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y157       FDRE (Prop_fdre_C_Q)         0.091    -0.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.100    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X122Y157       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.757    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y157       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.081    -0.544    
    SLICE_X122Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.551    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X123Y157       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y157       FDRE (Prop_fdre_C_Q)         0.091    -0.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X122Y157       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.757    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y157       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.059    -0.566    
    SLICE_X122Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.998%)  route 0.103ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.550    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X120Y157       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y157       FDRE (Prop_fdre_C_Q)         0.091    -0.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X122Y158       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.757    -0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X122Y158       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.081    -0.544    
    SLICE_X122Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.157ns (44.214%)  route 0.198ns (55.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.556    -0.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y150       FDCE (Prop_fdce_C_Q)         0.091    -0.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.198    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_5_out[0]
    SLICE_X126Y149       LUT4 (Prop_lut4_I2_O)        0.066    -0.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.000    -0.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]_0[0]
    SLICE_X126Y149       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.775    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X126Y149       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.254    -0.353    
    SLICE_X126Y149       FDCE (Hold_fdce_C_D)         0.060    -0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][196]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.826%)  route 0.149ns (58.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.537    -0.591    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_fdre_C_Q)         0.107    -0.484 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][196]/Q
                         net (fo=1, routed)           0.149    -0.336    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[31]
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.771    -0.612    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    -0.531    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119    -0.412    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SM3_Encrypt_u0/ro_Encrypt_Data_reg[212]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.629%)  route 0.110ns (52.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.535    -0.593    SM3_Encrypt_u0/i_clk
    SLICE_X97Y162        FDCE                                         r  SM3_Encrypt_u0/ro_Encrypt_Data_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y162        FDCE (Prop_fdce_C_Q)         0.100    -0.493 r  SM3_Encrypt_u0/ro_Encrypt_Data_reg[212]/Q
                         net (fo=2, routed)           0.110    -0.383    u_ila_0/inst/ila_core_inst/probe0[212]
    SLICE_X94Y162        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.738    -0.645    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X94Y162        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/CLK
                         clock pessimism              0.081    -0.563    
    SLICE_X94Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.461    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][164]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.107ns (44.412%)  route 0.134ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.536    -0.592    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X94Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y156        FDRE (Prop_fdre_C_Q)         0.107    -0.485 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][164]/Q
                         net (fo=1, routed)           0.134    -0.351    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.771    -0.612    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y31         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.062    -0.550    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.119    -0.431    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][151]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.370%)  route 0.146ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.538    -0.590    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDRE (Prop_fdre_C_Q)         0.107    -0.483 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][151]/Q
                         net (fo=1, routed)           0.146    -0.338    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[23]
    RAMB36_X4Y30         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.772    -0.611    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y30         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    -0.530    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.111    -0.419    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y29     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y29     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y30     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y30     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y31     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y31     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         20.000      17.905     RAMB36_X4Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y158   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y159   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X122Y159   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_U0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   clk_wiz_0_U0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y4  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.297ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.614ns  (logic 0.204ns (33.240%)  route 0.410ns (66.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y149                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X126Y149       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.410     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X127Y154       FDCE (Setup_fdce_C_D)       -0.089    19.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 19.297    

Slack (MET) :             19.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.363%)  route 0.357ns (63.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X127Y153       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X126Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X126Y153       FDCE (Setup_fdce_C_D)       -0.089    19.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 19.350    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.526ns  (logic 0.204ns (38.764%)  route 0.322ns (61.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y149                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X126Y149       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.322     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X127Y154       FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.634%)  route 0.286ns (58.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X126Y163       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.286     0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X126Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X126Y162       FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 19.417    

Slack (MET) :             19.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.651%)  route 0.300ns (57.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X127Y153       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X127Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X127Y154       FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 19.468    

Slack (MET) :             19.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.512ns  (logic 0.223ns (43.590%)  route 0.289ns (56.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X128Y162       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.289     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X127Y162       FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 19.479    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.966%)  route 0.273ns (55.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X126Y163       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X126Y161       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X126Y161       FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.491ns  (logic 0.223ns (45.444%)  route 0.268ns (54.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X125Y162       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X126Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X126Y162       FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 19.500    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.831%)  route 0.365ns (64.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X126Y153       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.365     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X126Y150       FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 32.342    

Slack (MET) :             32.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.238%)  route 0.344ns (62.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X126Y153       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.344     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X127Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X127Y153       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                 32.362    

Slack (MET) :             32.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.917%)  route 0.350ns (61.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X126Y153       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.350     0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X126Y150       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 32.417    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.041%)  route 0.281ns (57.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X127Y162       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.281     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X128Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X128Y162       FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.271%)  route 0.281ns (55.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y153                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X126Y153       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.281     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X126Y150       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 32.487    

Slack (MET) :             32.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.590%)  route 0.277ns (55.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X127Y162       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X129Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X129Y162       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 32.491    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.082%)  route 0.272ns (54.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X130Y162       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X129Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X129Y162       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 32.496    

Slack (MET) :             32.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.701%)  route 0.265ns (54.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y162                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X130Y162       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.265     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X129Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X129Y162       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.502    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[107].ro_extend_data_1d_reg[107][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 0.223ns (2.958%)  route 7.315ns (97.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 18.281 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.315     5.205    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X94Y201        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[107].ro_extend_data_1d_reg[107][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.225    18.281    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X94Y201        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[107].ro_extend_data_1d_reg[107][11]/C
                         clock pessimism             -0.711    17.569    
                         clock uncertainty           -0.084    17.486    
    SLICE_X94Y201        FDCE (Recov_fdce_C_CLR)     -0.154    17.332    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[107].ro_extend_data_1d_reg[107][11]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 0.223ns (3.006%)  route 7.195ns (96.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.713ns = ( 18.287 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.195     5.085    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X99Y200        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.231    18.287    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X99Y200        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][31]/C
                         clock pessimism             -0.711    17.575    
                         clock uncertainty           -0.084    17.492    
    SLICE_X99Y200        FDCE (Recov_fdce_C_CLR)     -0.212    17.280    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][31]
  -------------------------------------------------------------------
                         required time                         17.280    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.221ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/r_extend_data_reg[1240]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.223ns (3.084%)  route 7.008ns (96.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.008     4.898    SM3_Encrypt_u0/i_rst
    SLICE_X99Y199        FDCE                                         f  SM3_Encrypt_u0/r_extend_data_reg[1240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/i_clk
    SLICE_X99Y199        FDCE                                         r  SM3_Encrypt_u0/r_extend_data_reg[1240]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X99Y199        FDCE (Recov_fdce_C_CLR)     -0.212    17.120    SM3_Encrypt_u0/r_extend_data_reg[1240]
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 12.221    

Slack (MET) :             12.228ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/r_extend_data_reg[3398]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.223ns (2.995%)  route 7.223ns (97.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 18.291 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.223     5.113    SM3_Encrypt_u0/i_rst
    SLICE_X106Y201       FDCE                                         f  SM3_Encrypt_u0/r_extend_data_reg[3398]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.235    18.291    SM3_Encrypt_u0/i_clk
    SLICE_X106Y201       FDCE                                         r  SM3_Encrypt_u0/r_extend_data_reg[3398]/C
                         clock pessimism             -0.711    17.579    
                         clock uncertainty           -0.084    17.496    
    SLICE_X106Y201       FDCE (Recov_fdce_C_CLR)     -0.154    17.342    SM3_Encrypt_u0/r_extend_data_reg[3398]
  -------------------------------------------------------------------
                         required time                         17.342    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.223ns (3.084%)  route 7.008ns (96.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.008     4.898    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X98Y199        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X98Y199        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][21]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X98Y199        FDCE (Recov_fdce_C_CLR)     -0.154    17.178    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][21]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.223ns (3.084%)  route 7.008ns (96.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        7.008     4.898    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X98Y199        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X98Y199        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][24]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X98Y199        FDCE (Recov_fdce_C_CLR)     -0.154    17.178    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][24]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.315ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.223ns (3.124%)  route 6.914ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        6.914     4.804    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X99Y198        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X99Y198        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][19]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X99Y198        FDCE (Recov_fdce_C_CLR)     -0.212    17.120    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[38].ro_extend_data_1d_reg[38][19]
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 12.315    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.223ns (3.124%)  route 6.914ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        6.914     4.804    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X98Y198        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X98Y198        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][11]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X98Y198        FDCE (Recov_fdce_C_CLR)     -0.154    17.178    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][11]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 12.373    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.223ns (3.124%)  route 6.914ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        6.914     4.804    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X98Y198        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X98Y198        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][24]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X98Y198        FDCE (Recov_fdce_C_CLR)     -0.154    17.178    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[106].ro_extend_data_1d_reg[106][24]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 12.373    

Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.223ns (3.177%)  route 6.796ns (96.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 18.157 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.923    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.436    -5.513 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.721    -3.792    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.699 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.366    -2.333    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.223    -2.110 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        6.796     4.686    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X101Y197       FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AC23                                              0.000    20.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.765    20.765 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.751    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.360    15.391 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.973    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.056 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       1.101    18.157    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X101Y197       FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][8]/C
                         clock pessimism             -0.741    17.415    
                         clock uncertainty           -0.084    17.332    
    SLICE_X101Y197       FDCE (Recov_fdce_C_CLR)     -0.212    17.120    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[104].ro_extend_data_1d_reg[104][8]
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 12.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.019%)  route 0.203ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.574    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X126Y148       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y148       FDPE (Prop_fdpe_C_Q)         0.100    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.203    -0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y150       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.762    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y150       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.366    
    SLICE_X126Y150       FDCE (Remov_fdce_C_CLR)     -0.069    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[23].ro_extend_data_1d_reg[23][1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.983%)  route 0.234ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.596    -0.532    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        0.234    -0.199    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X90Y221        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[23].ro_extend_data_1d_reg[23][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.821    -0.562    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X90Y221        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[23].ro_extend_data_1d_reg[23][1]/C
                         clock pessimism              0.226    -0.335    
    SLICE_X90Y221        FDCE (Remov_fdce_C_CLR)     -0.050    -0.385    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[23].ro_extend_data_1d_reg[23][1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[32].ro_extend_data_1d_reg[32][29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.983%)  route 0.234ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.596    -0.532    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        0.234    -0.199    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X90Y221        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[32].ro_extend_data_1d_reg[32][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.821    -0.562    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X90Y221        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[32].ro_extend_data_1d_reg[32][29]/C
                         clock pessimism              0.226    -0.335    
    SLICE_X90Y221        FDCE (Remov_fdce_C_CLR)     -0.050    -0.385    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[32].ro_extend_data_1d_reg[32][29]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[81].ro_extend_data_1d_reg[81][2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.983%)  route 0.234ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.596    -0.532    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        0.234    -0.199    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X90Y221        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[81].ro_extend_data_1d_reg[81][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.821    -0.562    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X90Y221        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[81].ro_extend_data_1d_reg[81][2]/C
                         clock pessimism              0.226    -0.335    
    SLICE_X90Y221        FDCE (Remov_fdce_C_CLR)     -0.050    -0.385    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[81].ro_extend_data_1d_reg[81][2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rst_gen_module_u0/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SM3_Encrypt_u0/Data_Extend_u0/reg_1d[82].ro_extend_data_1d_reg[82][8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.983%)  route 0.234ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.942    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.873    -1.931 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.777    -1.154    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.596    -0.532    rst_gen_module_u0/clk_out1
    SLICE_X88Y221        FDRE                                         r  rst_gen_module_u0/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  rst_gen_module_u0/ro_rst_reg/Q
                         net (fo=7312, routed)        0.234    -0.199    SM3_Encrypt_u0/Data_Extend_u0/i_rst
    SLICE_X90Y221        FDCE                                         f  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[82].ro_extend_data_1d_reg[82][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_U0/inst/clk_in1_p
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.508     0.508 r  clk_wiz_0_U0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.061    clk_wiz_0_U0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.323    -2.262 r  clk_wiz_0_U0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.849    -1.413    clk_wiz_0_U0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.383 r  clk_wiz_0_U0/inst/clkout1_buf/O
                         net (fo=13518, routed)       0.821    -0.562    SM3_Encrypt_u0/Data_Extend_u0/i_clk
    SLICE_X90Y221        FDCE                                         r  SM3_Encrypt_u0/Data_Extend_u0/reg_1d[82].ro_extend_data_1d_reg[82][8]/C
                         clock pessimism              0.226    -0.335    
    SLICE_X90Y221        FDCE (Remov_fdce_C_CLR)     -0.050    -0.385    SM3_Encrypt_u0/Data_Extend_u0/reg_1d[82].ro_extend_data_1d_reg[82][8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.187    37.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.670    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.252    

Slack (MET) :             30.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.187    37.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.670    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.252    

Slack (MET) :             30.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.285    

Slack (MET) :             30.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.285    

Slack (MET) :             30.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.285    

Slack (MET) :             30.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.352ns (14.208%)  route 2.125ns (85.792%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.478     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y158       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y158       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y158       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 30.285    

Slack (MET) :             30.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.352ns (14.539%)  route 2.069ns (85.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y159       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y159       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y159       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 30.341    

Slack (MET) :             30.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.352ns (14.539%)  route 2.069ns (85.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y159       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y159       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y159       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 30.341    

Slack (MET) :             30.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.352ns (14.539%)  route 2.069ns (85.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y159       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y159       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y159       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 30.341    

Slack (MET) :             30.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.352ns (14.539%)  route 2.069ns (85.461%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 37.239 - 33.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.587     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.261     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y152       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y152       FDRE (Prop_fdre_C_Q)         0.223     5.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.512     5.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X132Y152       LUT6 (Prop_lut6_I3_O)        0.043     5.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.020     6.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X138Y158       LUT4 (Prop_lut4_I3_O)        0.043     6.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.116     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X138Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.941 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.421     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X138Y159       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.036    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.120    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X138Y159       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.654    37.893    
                         clock uncertainty           -0.035    37.857    
    SLICE_X138Y159       FDCE (Recov_fdce_C_CLR)     -0.154    37.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 30.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X128Y153       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y153       FDPE (Prop_fdpe_C_Q)         0.100     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y154       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.508     2.534    
    SLICE_X126Y154       FDCE (Remov_fdce_C_CLR)     -0.069     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X128Y153       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y153       FDPE (Prop_fdpe_C_Q)         0.100     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y154       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y154       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.508     2.534    
    SLICE_X126Y154       FDCE (Remov_fdce_C_CLR)     -0.069     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X128Y153       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y153       FDPE (Prop_fdpe_C_Q)         0.100     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y154       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.763     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y154       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.508     2.534    
    SLICE_X126Y154       FDPE (Remov_fdpe_C_PRE)     -0.072     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.274%)  route 0.155ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X127Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X127Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.274%)  route 0.155ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X127Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X127Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.274%)  route 0.155ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X127Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X127Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.274%)  route 0.155ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X127Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X127Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X127Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.953%)  route 0.157ns (61.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.157     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X126Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.953%)  route 0.157ns (61.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.157     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X126Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.953%)  route 0.157ns (61.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X131Y162       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y162       FDPE (Prop_fdpe_C_Q)         0.100     2.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.157     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X126Y162       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.249     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.759     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X126Y162       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.508     2.530    
    SLICE_X126Y162       FDCE (Remov_fdce_C_CLR)     -0.069     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.295    





