Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Apr 27 14:09:15 2019
| Host         : A203-42 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1453 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1453 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1453 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3454 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.032        0.000                      0                   80        0.324        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.032        0.000                      0                   80        0.324        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.032ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.096ns (37.480%)  route 1.828ns (62.520%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  U_7SEG/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[28]/Q
                         net (fo=1, routed)           0.977     6.670    U_7SEG/i_data_store[28]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.794    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.011 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.851     7.862    U_7SEG/sel0[0]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.299     8.161 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.161    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.200    
                         clock uncertainty           -0.035   105.164    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.029   105.193    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                 97.032    

Slack (MET) :             97.032ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.096ns (37.454%)  route 1.830ns (62.546%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  U_7SEG/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[28]/Q
                         net (fo=1, routed)           0.977     6.670    U_7SEG/i_data_store[28]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.794    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.011 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.853     7.864    U_7SEG/sel0[0]
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.299     8.163 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.163    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.200    
                         clock uncertainty           -0.035   105.164    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.031   105.195    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.195    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 97.032    

Slack (MET) :             97.039ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.091ns (37.193%)  route 1.842ns (62.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.241    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  U_7SEG/i_data_store_reg[7]/Q
                         net (fo=1, routed)           0.813     6.510    U_7SEG/i_data_store[7]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.634 f  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.634    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     6.846 f  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.029     7.875    U_7SEG/sel0[3]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.299     8.174 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.174    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.217    
                         clock uncertainty           -0.035   105.181    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.032   105.213    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.213    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                 97.039    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.091ns (37.257%)  route 1.837ns (62.743%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.241    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U_7SEG/i_data_store_reg[7]/Q
                         net (fo=1, routed)           0.813     6.510    U_7SEG/i_data_store[7]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.634 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.634    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     6.846 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.024     7.870    U_7SEG/sel0[3]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.299     8.169 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.169    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.217    
                         clock uncertainty           -0.035   105.181    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.031   105.212    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.212    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.048ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.124ns (38.047%)  route 1.830ns (61.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  U_7SEG/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[28]/Q
                         net (fo=1, routed)           0.977     6.670    U_7SEG/i_data_store[28]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.794    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.011 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.853     7.864    U_7SEG/sel0[0]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.327     8.191 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.191    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.200    
                         clock uncertainty           -0.035   105.164    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.075   105.239    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 97.048    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.124ns (38.073%)  route 1.828ns (61.927%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  U_7SEG/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  U_7SEG/i_data_store_reg[28]/Q
                         net (fo=1, routed)           0.977     6.670    U_7SEG/i_data_store[28]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.794 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.794    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X39Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.011 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.851     7.862    U_7SEG/sel0[0]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.327     8.189 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.189    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.200    
                         clock uncertainty           -0.035   105.164    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.075   105.239    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.057ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.121ns (37.893%)  route 1.837ns (62.107%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.241    U_7SEG/clk_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U_7SEG/i_data_store_reg[7]/Q
                         net (fo=1, routed)           0.813     6.510    U_7SEG/i_data_store[7]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.634 r  U_7SEG/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.000     6.634    U_7SEG/o_seg_r[6]_i_6_n_0
    SLICE_X36Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     6.846 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.024     7.870    U_7SEG/sel0[3]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.329     8.199 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.199    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.276   105.217    
                         clock uncertainty           -0.035   105.181    
    SLICE_X35Y92         FDPE (Setup_fdpe_C_D)        0.075   105.256    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                 97.057    

Slack (MET) :             97.084ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.882ns (64.467%)  route 1.037ns (35.533%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.623     5.226    U_CLKDIV/CLK
    SLICE_X52Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=2, routed)           1.037     6.719    U_CLKDIV/clkdiv_reg[2]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.241 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.697    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.811    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.145 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.145    U_CLKDIV/clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_CLKDIV/CLK
    SLICE_X52Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062   105.229    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                 97.084    

Slack (MET) :             97.087ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.091ns (38.050%)  route 1.776ns (61.950%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.241    U_Multi/CLK
    SLICE_X37Y89         FDPE                                         r  U_Multi/disp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  U_Multi/disp_data_reg[1]/Q
                         net (fo=1, routed)           0.856     6.553    U_SCPU/prog_cnt/PC/disp_data_reg[31][1]
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  U_SCPU/prog_cnt/PC/i_data_store[1]_i_8/O
                         net (fo=1, routed)           0.000     6.677    U_SCPU/prog_cnt/PC/i_data_store[1]_i_8_n_0
    SLICE_X37Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     6.889 r  U_SCPU/prog_cnt/PC/i_data_store_reg[1]_i_3/O
                         net (fo=1, routed)           0.920     7.809    U_SCPU/id_stage/U_RF/q_reg[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.108 r  U_SCPU/id_stage/U_RF/i_data_store[1]_i_1/O
                         net (fo=1, routed)           0.000     8.108    U_7SEG/D[1]
    SLICE_X39Y93         FDCE                                         r  U_7SEG/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.518   104.941    U_7SEG/clk_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  U_7SEG/i_data_store_reg[1]/C
                         clock pessimism              0.259   105.200    
                         clock uncertainty           -0.035   105.164    
    SLICE_X39Y93         FDCE (Setup_fdce_C_D)        0.031   105.195    U_7SEG/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        105.195    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 97.087    

Slack (MET) :             97.088ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 1.153ns (39.483%)  route 1.767ns (60.517%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.234    U_Multi/CLK
    SLICE_X50Y91         FDPE                                         r  U_Multi/disp_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDPE (Prop_fdpe_C_Q)         0.518     5.752 r  U_Multi/disp_data_reg[22]/Q
                         net (fo=1, routed)           0.817     6.569    U_SCPU/prog_cnt/PC/disp_data_reg[31][22]
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.693 r  U_SCPU/prog_cnt/PC/i_data_store[22]_i_8/O
                         net (fo=1, routed)           0.000     6.693    U_SCPU/prog_cnt/PC/i_data_store[22]_i_8_n_0
    SLICE_X51Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     6.905 r  U_SCPU/prog_cnt/PC/i_data_store_reg[22]_i_3/O
                         net (fo=1, routed)           0.950     7.855    U_SCPU/id_stage/U_RF/q_reg[22]
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.299     8.154 r  U_SCPU/id_stage/U_RF/i_data_store[22]_i_1/O
                         net (fo=1, routed)           0.000     8.154    U_7SEG/D[22]
    SLICE_X38Y92         FDCE                                         r  U_7SEG/i_data_store_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.517   104.940    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  U_7SEG/i_data_store_reg[22]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X38Y92         FDCE (Setup_fdce_C_D)        0.079   105.242    U_7SEG/i_data_store_reg[22]
  -------------------------------------------------------------------
                         required time                        105.242    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                 97.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.571     1.490    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  U_7SEG/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.804    U_7SEG/cnt_reg_n_0_[0]
    SLICE_X28Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  U_7SEG/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.849    U_7SEG/cnt[0]_i_5_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.919 r  U_7SEG/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    U_7SEG/cnt_reg[0]_i_1_n_7
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[0]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y91         FDCE (Hold_fdce_C_D)         0.105     1.595    U_7SEG/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_CLKDIV/CLK
    SLICE_X52Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  U_CLKDIV/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.795    U_CLKDIV/clkdiv_reg_n_0_[0]
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  U_CLKDIV/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     1.840    U_CLKDIV/clkdiv[0]_i_5_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    U_CLKDIV/clkdiv_reg[0]_i_1_n_7
    SLICE_X52Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.997    U_CLKDIV/CLK
    SLICE_X52Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.105     1.586    U_CLKDIV/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.183     1.807    U_CLKDIV/clkdiv_reg_n_0_[23]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_CLKDIV/CLK
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.571     1.490    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.814    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y91         FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y91         FDCE (Hold_fdce_C_D)         0.105     1.595    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.806    U_CLKDIV/clkdiv_reg_n_0_[11]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    U_CLKDIV/clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    U_CLKDIV/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.800    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    U_CLKDIV/clkdiv_reg[12]_i_1_n_7
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U_CLKDIV/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.809    U_7SEG/cnt_reg_n_0_[12]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y94         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y94         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.572     1.491    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.209     1.841    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.949 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y93         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X28Y93         FDCE (Hold_fdce_C_D)         0.105     1.596    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.571     1.490    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.209     1.840    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.948 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y92         FDCE (Hold_fdce_C_D)         0.105     1.595    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.546%)  route 0.205ns (44.454%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.571     1.490    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_7SEG/cnt_reg[4]/Q
                         net (fo=1, routed)           0.205     1.836    U_7SEG/cnt_reg_n_0_[4]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  U_7SEG/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    U_7SEG/cnt_reg[4]_i_1_n_7
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y92         FDCE                                         r  U_7SEG/cnt_reg[4]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y92         FDCE (Hold_fdce_C_D)         0.105     1.595    U_7SEG/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y91    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y93    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y94    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y94    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y94    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y91    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y91    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y91    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    U_CLKDIV/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    U_CLKDIV/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    U_CLKDIV/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    U_CLKDIV/clkdiv_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y86    U_Multi/disp_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y91    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y91    U_7SEG/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y91    U_7SEG/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y91    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y92    U_7SEG/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y94    U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y94    U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y94    U_7SEG/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y93    U_7SEG/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y89    U_CLKDIV/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    U_CLKDIV/clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y93    U_CLKDIV/clkdiv_reg[17]/C



