Classic Timing Analyzer report for kk_bdf
Fri Oct 05 14:07:34 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.310 ns                        ; kk:inst1|led_out[7] ; led_out[7]          ; clk_in     ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 111.64 MHz ( period = 8.957 ns ) ; kk:inst1|dd[1]      ; kk:inst1|led_out[3] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 111.64 MHz ( period = 8.957 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.248 ns                ;
; N/A   ; 111.68 MHz ( period = 8.954 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.245 ns                ;
; N/A   ; 116.47 MHz ( period = 8.586 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.877 ns                ;
; N/A   ; 116.66 MHz ( period = 8.572 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.863 ns                ;
; N/A   ; 118.40 MHz ( period = 8.446 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.737 ns                ;
; N/A   ; 118.85 MHz ( period = 8.414 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.705 ns                ;
; N/A   ; 121.43 MHz ( period = 8.235 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.526 ns                ;
; N/A   ; 122.01 MHz ( period = 8.196 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.487 ns                ;
; N/A   ; 123.03 MHz ( period = 8.128 ns )               ; kk:inst1|dd[1]            ; kk:inst1|led_out[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.419 ns                ;
; N/A   ; 124.58 MHz ( period = 8.027 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.318 ns                ;
; N/A   ; 124.73 MHz ( period = 8.017 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.308 ns                ;
; N/A   ; 125.22 MHz ( period = 7.986 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.277 ns                ;
; N/A   ; 125.27 MHz ( period = 7.983 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.274 ns                ;
; N/A   ; 126.26 MHz ( period = 7.920 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.211 ns                ;
; N/A   ; 128.82 MHz ( period = 7.763 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.054 ns                ;
; N/A   ; 131.04 MHz ( period = 7.631 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.922 ns                ;
; N/A   ; 131.27 MHz ( period = 7.618 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.909 ns                ;
; N/A   ; 131.51 MHz ( period = 7.604 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.895 ns                ;
; N/A   ; 131.60 MHz ( period = 7.599 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.890 ns                ;
; N/A   ; 131.68 MHz ( period = 7.594 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.885 ns                ;
; N/A   ; 131.86 MHz ( period = 7.584 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 132.42 MHz ( period = 7.552 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.843 ns                ;
; N/A   ; 133.56 MHz ( period = 7.487 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.778 ns                ;
; N/A   ; 133.74 MHz ( period = 7.477 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.768 ns                ;
; N/A   ; 134.01 MHz ( period = 7.462 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.753 ns                ;
; N/A   ; 134.19 MHz ( period = 7.452 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.743 ns                ;
; N/A   ; 134.28 MHz ( period = 7.447 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.738 ns                ;
; N/A   ; 134.46 MHz ( period = 7.437 ns )               ; kk:inst1|dd[1]            ; kk:inst1|dd[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.728 ns                ;
; N/A   ; 134.77 MHz ( period = 7.420 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.711 ns                ;
; N/A   ; 135.85 MHz ( period = 7.361 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.652 ns                ;
; N/A   ; 135.96 MHz ( period = 7.355 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 136.17 MHz ( period = 7.344 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 137.59 MHz ( period = 7.268 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.559 ns                ;
; N/A   ; 137.63 MHz ( period = 7.266 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.557 ns                ;
; N/A   ; 138.06 MHz ( period = 7.243 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.534 ns                ;
; N/A   ; 139.04 MHz ( period = 7.192 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.483 ns                ;
; N/A   ; 139.24 MHz ( period = 7.182 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.473 ns                ;
; N/A   ; 139.65 MHz ( period = 7.161 ns )               ; kk:inst1|dd[0]            ; kk:inst1|led_out[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.452 ns                ;
; N/A   ; 139.86 MHz ( period = 7.150 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.441 ns                ;
; N/A   ; 140.06 MHz ( period = 7.140 ns )               ; kk:inst1|dd[1]            ; kk:inst1|dd[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.431 ns                ;
; N/A   ; 141.14 MHz ( period = 7.085 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.376 ns                ;
; N/A   ; 141.44 MHz ( period = 7.070 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.361 ns                ;
; N/A   ; 141.94 MHz ( period = 7.045 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.336 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 143.41 MHz ( period = 6.973 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.264 ns                ;
; N/A   ; 143.68 MHz ( period = 6.960 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.251 ns                ;
; N/A   ; 145.43 MHz ( period = 6.876 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.167 ns                ;
; N/A   ; 147.25 MHz ( period = 6.791 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.082 ns                ;
; N/A   ; 147.73 MHz ( period = 6.769 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.060 ns                ;
; N/A   ; 151.40 MHz ( period = 6.605 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.896 ns                ;
; N/A   ; 151.72 MHz ( period = 6.591 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.882 ns                ;
; N/A   ; 154.68 MHz ( period = 6.465 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.756 ns                ;
; N/A   ; 154.77 MHz ( period = 6.461 ns )               ; kk:inst1|dd[0]            ; kk:inst1|dd[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.752 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; clock:inst|clk_sig_rxd[7] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.749 ns                ;
; N/A   ; 155.45 MHz ( period = 6.433 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.724 ns                ;
; N/A   ; 155.76 MHz ( period = 6.420 ns )               ; clock:inst|clk_sig_rxd[7] ; clock:inst|clk_sig_rxd[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.711 ns                ;
; N/A   ; 156.86 MHz ( period = 6.375 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.666 ns                ;
; N/A   ; 157.23 MHz ( period = 6.360 ns )               ; clock:inst|clk_sig_rxd[7] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.651 ns                ;
; N/A   ; 157.26 MHz ( period = 6.359 ns )               ; clock:inst|clk_sig_rxd[7] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.650 ns                ;
; N/A   ; 157.38 MHz ( period = 6.354 ns )               ; clock:inst|clk_sig_rxd[7] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.645 ns                ;
; N/A   ; 159.90 MHz ( period = 6.254 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.545 ns                ;
; N/A   ; 159.95 MHz ( period = 6.252 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.543 ns                ;
; N/A   ; 160.49 MHz ( period = 6.231 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.522 ns                ;
; N/A   ; 162.15 MHz ( period = 6.167 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.458 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.440 ns                ;
; N/A   ; 162.68 MHz ( period = 6.147 ns )               ; kk:inst1|dd[2]            ; kk:inst1|led_out[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 5.438 ns                ;
; N/A   ; 163.51 MHz ( period = 6.116 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_sig_rxd[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.407 ns                ;
; N/A   ; 165.04 MHz ( period = 6.059 ns )               ; kk:inst1|dd[0]            ; kk:inst1|dd[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.350 ns                ;
; N/A   ; 166.81 MHz ( period = 5.995 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.286 ns                ;
; N/A   ; 167.08 MHz ( period = 5.985 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.276 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns )               ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.158 ns                ;
; N/A   ; 170.74 MHz ( period = 5.857 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 171.67 MHz ( period = 5.825 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.116 ns                ;
; N/A   ; 173.61 MHz ( period = 5.760 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.051 ns                ;
; N/A   ; 180.12 MHz ( period = 5.552 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.843 ns                ;
; N/A   ; 180.15 MHz ( period = 5.551 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.842 ns                ;
; N/A   ; 180.31 MHz ( period = 5.546 ns )               ; clock:inst|clk_sig_rxd[5] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.837 ns                ;
; N/A   ; 182.95 MHz ( period = 5.466 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.757 ns                ;
; N/A   ; 183.28 MHz ( period = 5.456 ns )               ; kk:inst1|dd[2]            ; kk:inst1|dd[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.747 ns                ;
; N/A   ; 188.57 MHz ( period = 5.303 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.593 ns                ;
; N/A   ; 188.79 MHz ( period = 5.297 ns )               ; clock:inst|clk_sig_rxd[6] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 208.16 MHz ( period = 4.804 ns )               ; clock:inst|clk_sig_rxd[0] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.095 ns                ;
; N/A   ; 219.64 MHz ( period = 4.553 ns )               ; clock:inst|clk_sig_rxd[8] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.844 ns                ;
; N/A   ; 220.02 MHz ( period = 4.545 ns )               ; clock:inst|clk_sig_rxd[8] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.836 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns )               ; kk:inst1|dd[0]            ; kk:inst1|dd[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 3.715 ns                ;
; N/A   ; 240.67 MHz ( period = 4.155 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns )               ; clock:inst|clk_sig_rxd[2] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.445 ns                ;
; N/A   ; 243.72 MHz ( period = 4.103 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 243.78 MHz ( period = 4.102 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.393 ns                ;
; N/A   ; 244.08 MHz ( period = 4.097 ns )               ; clock:inst|clk_sig_rxd[4] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.388 ns                ;
; N/A   ; 251.57 MHz ( period = 3.975 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; clock:inst|clk_sig_rxd[8] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 266.17 MHz ( period = 3.757 ns )               ; kk:inst1|dd[0]            ; kk:inst1|sa               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 266.52 MHz ( period = 3.752 ns )               ; kk:inst1|led_out[4]       ; kk:inst1|led_out[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; kk:inst1|led_out[7]       ; kk:inst1|led_out[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 274.95 MHz ( period = 3.637 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 275.79 MHz ( period = 3.626 ns )               ; clock:inst|clk_sig_rxd[3] ; clock:inst|clk_sig_rxd[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.917 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.648 ns                ;
; N/A   ; 297.97 MHz ( period = 3.356 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.647 ns                ;
; N/A   ; 298.51 MHz ( period = 3.350 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; 298.69 MHz ( period = 3.348 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.639 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; kk:inst1|sa               ; kk:inst1|led_out[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.637 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_sig_rxd[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_rxd[1] ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[3]       ; kk:inst1|led_out[3]       ; clk_in     ; clk_in   ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_rxd        ; clock:inst|clk_rxd        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock:inst|clk_sig_rxd[8] ; clock:inst|clk_sig_rxd[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|sa               ; kk:inst1|led_out[4]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[6]       ; kk:inst1|led_out[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[1]       ; kk:inst1|led_out[1]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[2]       ; kk:inst1|led_out[2]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[0]       ; kk:inst1|led_out[0]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; kk:inst1|led_out[5]       ; kk:inst1|led_out[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 1.744 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+---------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To         ; From Clock ;
+-------+--------------+------------+---------------------+------------+------------+
; N/A   ; None         ; 14.310 ns  ; kk:inst1|led_out[5] ; led_out[5] ; clk_in     ;
; N/A   ; None         ; 14.310 ns  ; kk:inst1|led_out[7] ; led_out[7] ; clk_in     ;
; N/A   ; None         ; 13.900 ns  ; kk:inst1|led_out[4] ; led_out[4] ; clk_in     ;
; N/A   ; None         ; 13.877 ns  ; kk:inst1|led_out[2] ; led_out[2] ; clk_in     ;
; N/A   ; None         ; 13.810 ns  ; kk:inst1|led_out[1] ; led_out[1] ; clk_in     ;
; N/A   ; None         ; 13.762 ns  ; kk:inst1|led_out[0] ; led_out[0] ; clk_in     ;
; N/A   ; None         ; 12.486 ns  ; kk:inst1|led_out[3] ; led_out[3] ; clk_in     ;
; N/A   ; None         ; 12.485 ns  ; kk:inst1|led_out[6] ; led_out[6] ; clk_in     ;
+-------+--------------+------------+---------------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 05 14:07:34 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kk_bdf -c kk_bdf
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock:inst|clk_rxd" as buffer
Info: Clock "clk_in" has Internal fmax of 111.64 MHz between source register "kk:inst1|dd[1]" and destination register "kk:inst1|led_out[3]" (period= 8.957 ns)
    Info: + Longest register to register delay is 8.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N6; Fanout = 3; REG Node = 'kk:inst1|dd[1]'
        Info: 2: + IC(2.621 ns) + CELL(0.747 ns) = 3.368 ns; Loc. = LC_X15_Y5_N1; Fanout = 1; COMB Node = 'kk:inst1|Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.183 ns; Loc. = LC_X15_Y5_N2; Fanout = 5; COMB Node = 'kk:inst1|Add0~5'
        Info: 4: + IC(0.809 ns) + CELL(0.200 ns) = 5.192 ns; Loc. = LC_X15_Y5_N9; Fanout = 2; COMB Node = 'kk:inst1|led_out[3]~6'
        Info: 5: + IC(2.465 ns) + CELL(0.591 ns) = 8.248 ns; Loc. = LC_X16_Y3_N3; Fanout = 2; REG Node = 'kk:inst1|led_out[3]'
        Info: Total cell delay = 2.353 ns ( 28.53 % )
        Info: Total interconnect delay = 5.895 ns ( 71.47 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 9.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst|clk_rxd'
            Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X16_Y3_N3; Fanout = 2; REG Node = 'kk:inst1|led_out[3]'
            Info: Total cell delay = 3.375 ns ( 37.42 % )
            Info: Total interconnect delay = 5.645 ns ( 62.58 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst|clk_rxd'
            Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X11_Y9_N6; Fanout = 3; REG Node = 'kk:inst1|dd[1]'
            Info: Total cell delay = 3.375 ns ( 37.42 % )
            Info: Total interconnect delay = 5.645 ns ( 62.58 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "led_out[5]" through register "kk:inst1|led_out[5]" is 14.310 ns
    Info: + Longest clock path from clock "clk_in" to source register is 9.020 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst|clk_rxd'
        Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X15_Y5_N4; Fanout = 2; REG Node = 'kk:inst1|led_out[5]'
        Info: Total cell delay = 3.375 ns ( 37.42 % )
        Info: Total interconnect delay = 5.645 ns ( 62.58 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y5_N4; Fanout = 2; REG Node = 'kk:inst1|led_out[5]'
        Info: 2: + IC(2.592 ns) + CELL(2.322 ns) = 4.914 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'led_out[5]'
        Info: Total cell delay = 2.322 ns ( 47.25 % )
        Info: Total interconnect delay = 2.592 ns ( 52.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Oct 05 14:07:34 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


