// Seed: 1665821249
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output tri0 id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  assign id_3[1'd0] = id_6;
endmodule
