// Seed: 2559067961
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wire id_2
);
  logic id_4;
  wire  id_5;
endmodule
module module_1 #(
    parameter id_15 = 32'd14
) (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wand id_3,
    output wire id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input wand id_14,
    input uwire _id_15,
    output tri id_16,
    input tri1 id_17,
    output wor id_18,
    output uwire id_19,
    input supply1 id_20
);
  logic [id_15 : -1  -  -1] id_22;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_19
  );
  assign modCall_1.id_1 = 0;
endmodule
