0.7
2020.1
May 27 2020
20:09:33
D:/Xilinx/Projects/ass2_bit_serial_binary_adder/ass2_bit_serial_binary_adder.sim/sim_1/synth/func/xsim/serial_adder_tb_func_synth.v,1600851480,verilog,,D:/Xilinx/Projects/ass2_bit_serial_binary_adder/ass2_bit_serial_binary_adder.srcs/sim_1/new/serial_adder_tb.v,,d_flipflop;full_adder;glbl;piso;piso_0;serial_adder,,,,,,,,
D:/Xilinx/Projects/ass2_bit_serial_binary_adder/ass2_bit_serial_binary_adder.srcs/sim_1/new/serial_adder_tb.v,1600446594,verilog,,,,serial_adder_tb,,,,,,,,
