{
  "module_name": "card_ddcb.h",
  "hash_id": "ae765ae604f8c367252bd9608e879c45f16b6c175ee2adc64cb9834f27b43563",
  "original_prompt": "Ingested from linux-6.6.14/drivers/misc/genwqe/card_ddcb.h",
  "human_readable_source": " \n#ifndef __CARD_DDCB_H__\n#define __CARD_DDCB_H__\n\n \n\n#include <linux/types.h>\n#include <asm/byteorder.h>\n\n#include \"genwqe_driver.h\"\n#include \"card_base.h\"\n\n \n#define ASIV_LENGTH\t\t104  \n#define ASIV_LENGTH_ATS\t\t96   \n#define ASV_LENGTH\t\t64\n\nstruct ddcb {\n\tunion {\n\t\t__be32 icrc_hsi_shi_32;\t \n\t\tstruct {\n\t\t\t__be16\ticrc_16;\n\t\t\tu8\thsi;\n\t\t\tu8\tshi;\n\t\t};\n\t};\n\tu8  pre;\t\t \n\tu8  xdir;\t\t \n\t__be16 seqnum_16;\t \n\n\tu8  acfunc;\t\t \n\tu8  cmd;\t\t \n\t__be16 cmdopts_16;\t \n\tu8  sur;\t\t \n\tu8  psp;\t\t \n\t__be16 rsvd_0e_16;\t \n\n\t__be64 fwiv_64;\t\t \n\n\tunion {\n\t\tstruct {\n\t\t\t__be64 ats_64;   \n\t\t\tu8     asiv[ASIV_LENGTH_ATS];  \n\t\t} n;\n\t\tu8  __asiv[ASIV_LENGTH];\t \n\t};\n\tu8     asv[ASV_LENGTH];\t \n\n\t__be16 rsvd_c0_16;\t \n\t__be16 vcrc_16;\t\t \n\t__be32 rsvd_32;\t\t \n\n\t__be64 deque_ts_64;\t \n\n\t__be16 retc_16;\t\t \n\t__be16 attn_16;\t\t \n\t__be32 progress_32;\t \n\n\t__be64 cmplt_ts_64;\t \n\n\t \n\t__be32 ibdc_32;\t\t \n\t__be32 obdc_32;\t\t \n\n\t__be64 rsvd_SLH_64;\t \n\tunion {\t\t\t \n\t\tu8\tpriv[8];\n\t\t__be64\tpriv_64;\n\t};\n\t__be64 disp_ts_64;\t \n} __attribute__((__packed__));\n\n \n#define CRC16_POLYNOMIAL\t0x1021\n\n \n#define DDCB_SHI_INTR\t\t0x04  \n#define DDCB_SHI_PURGE\t\t0x02  \n#define DDCB_SHI_NEXT\t\t0x01  \n\n \n#define DDCB_HSI_COMPLETED\t0x40  \n#define DDCB_HSI_FETCHED\t0x04  \n\n \n#define DDCB_INTR_BE32\t\tcpu_to_be32(0x00000004)\n#define DDCB_PURGE_BE32\t\tcpu_to_be32(0x00000002)\n#define DDCB_NEXT_BE32\t\tcpu_to_be32(0x00000001)\n#define DDCB_COMPLETED_BE32\tcpu_to_be32(0x00004000)\n#define DDCB_FETCHED_BE32\tcpu_to_be32(0x00000400)\n\n \n#define DDCB_PRESET_PRE\t\t0x80\n#define ICRC_LENGTH(n)\t\t((n) + 8 + 8 + 8)   \n#define VCRC_LENGTH(n)\t\t((n))\t\t    \n\n \n\n \n#define SG_CHAINED\t\t(0x6)\n\n \n#define SG_DATA\t\t\t(0x2)\n\n \n#define SG_END_LIST\t\t(0x0)\n\n \nstruct sg_entry {\n\t__be64 target_addr;\n\t__be32 len;\n\t__be32 flags;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}