TimeQuest Timing Analyzer report for FPGA_EP2C
Tue Apr 14 14:29:31 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NADV'
 12. Slow Model Setup: 'NWE'
 13. Slow Model Setup: 'SAVE_ADDR:inst|ADDR[15]'
 14. Slow Model Hold: 'NWE'
 15. Slow Model Hold: 'SAVE_ADDR:inst|ADDR[15]'
 16. Slow Model Hold: 'NADV'
 17. Slow Model Minimum Pulse Width: 'NWE'
 18. Slow Model Minimum Pulse Width: 'NADV'
 19. Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'NWE'
 30. Fast Model Setup: 'NADV'
 31. Fast Model Setup: 'SAVE_ADDR:inst|ADDR[15]'
 32. Fast Model Hold: 'NWE'
 33. Fast Model Hold: 'NADV'
 34. Fast Model Hold: 'SAVE_ADDR:inst|ADDR[15]'
 35. Fast Model Minimum Pulse Width: 'NWE'
 36. Fast Model Minimum Pulse Width: 'NADV'
 37. Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C8T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; NADV                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NADV }                    ;
; NWE                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NWE }                     ;
; SAVE_ADDR:inst|ADDR[15] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SAVE_ADDR:inst|ADDR[15] } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 252.08 MHz ; 163.03 MHz      ; NADV       ; limit due to high minimum pulse width violation (tch) ;
; 307.13 MHz ; 163.03 MHz      ; NWE        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NADV                    ; -2.967 ; -44.584       ;
; NWE                     ; -2.256 ; -19.182       ;
; SAVE_ADDR:inst|ADDR[15] ; 0.688  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -1.645 ; -1.763        ;
; SAVE_ADDR:inst|ADDR[15] ; -1.312 ; -9.461        ;
; NADV                    ; -0.173 ; -1.384        ;
+-------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -2.567 ; -130.127      ;
; NADV                    ; -2.567 ; -101.729      ;
; SAVE_ADDR:inst|ADDR[15] ; 0.500  ; 0.000         ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NADV'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.606 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.990      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -2.187 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.571      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -1.946 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.570     ; 2.330      ;
; -0.739 ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.789      ;
; -0.732 ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.782      ;
; -0.729 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.089      ; 1.772      ;
; -0.713 ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.763      ;
; -0.713 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.763      ;
; -0.358 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.089      ; 1.401      ;
; -0.357 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.089      ; 1.400      ;
; -0.340 ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.089      ; 1.383      ;
; 0.360  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.862      ; 3.260      ;
; 0.360  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.862      ; 3.260      ;
; 0.360  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.862      ; 3.260      ;
; 0.360  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.862      ; 3.260      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -1.134 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.508      ; 2.596      ;
; -0.715 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.508      ; 2.177      ;
; -0.474 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.508      ; 1.936      ;
; 0.339  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 1.000        ; 1.174      ; 1.789      ;
; 0.346  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 1.000        ; 1.174      ; 1.782      ;
; 0.349  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 1.000        ; 1.167      ; 1.772      ;
; 0.365  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 1.000        ; 1.174      ; 1.763      ;
; 0.365  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 1.000        ; 1.174      ; 1.763      ;
; 0.720  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 1.000        ; 1.167      ; 1.401      ;
; 0.721  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 1.000        ; 1.167      ; 1.400      ;
; 0.738  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 1.000        ; 1.167      ; 1.383      ;
; 1.832  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.500        ; 3.940      ; 2.866      ;
; 2.332  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 1.000        ; 3.940      ; 2.866      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.688 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.328      ; 1.380      ;
; 0.693 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.329      ; 1.389      ;
; 0.839 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.329      ; 1.290      ;
; 0.890 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.527      ; 1.218      ;
; 0.892 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.527      ; 1.216      ;
; 0.932 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.525      ; 1.230      ;
; 0.945 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.526      ; 1.219      ;
; 0.954 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.525      ; 1.213      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.645 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.000        ; 3.940      ; 2.866      ;
; -1.145 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; -0.500       ; 3.940      ; 2.866      ;
; -0.051 ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 0.000        ; 1.167      ; 1.383      ;
; -0.034 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 0.000        ; 1.167      ; 1.400      ;
; -0.033 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 0.000        ; 1.167      ; 1.401      ;
; 0.322  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 0.000        ; 1.174      ; 1.763      ;
; 0.322  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 0.000        ; 1.174      ; 1.763      ;
; 0.338  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 0.000        ; 1.167      ; 1.772      ;
; 0.341  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 0.000        ; 1.174      ; 1.782      ;
; 0.348  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 0.000        ; 1.174      ; 1.789      ;
; 1.161  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.508      ; 1.936      ;
; 1.402  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.508      ; 2.177      ;
; 1.821  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.508      ; 2.596      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -1.312 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.525      ; 1.213      ;
; -1.311 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.527      ; 1.216      ;
; -1.309 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.527      ; 1.218      ;
; -1.307 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.526      ; 1.219      ;
; -1.295 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.525      ; 1.230      ;
; -1.039 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.329      ; 1.290      ;
; -0.948 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.328      ; 1.380      ;
; -0.940 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.329      ; 1.389      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NADV'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; -0.173 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 0.327  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.862      ; 3.260      ;
; 1.027  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.089      ; 1.383      ;
; 1.044  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.089      ; 1.400      ;
; 1.045  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.089      ; 1.401      ;
; 1.400  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.763      ;
; 1.400  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.763      ;
; 1.416  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.089      ; 1.772      ;
; 1.419  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.782      ;
; 1.426  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.789      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.633  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.330      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 2.874  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.571      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.570     ; 2.990      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NADV'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; NADV  ; Rise       ; NADV                                                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clk                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clk                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clkout                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clkout                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 4.232 ; 4.232 ; Rise       ; NADV            ;
; A17        ; NADV       ; 3.987 ; 3.987 ; Rise       ; NADV            ;
; A18        ; NADV       ; 4.203 ; 4.203 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 5.652 ; 5.652 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 5.443 ; 5.443 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 5.272 ; 5.272 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 5.387 ; 5.387 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 5.348 ; 5.348 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 5.300 ; 5.300 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 5.652 ; 5.652 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 5.495 ; 5.495 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 5.302 ; 5.302 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 5.498 ; 5.498 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 4.606 ; 4.606 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 4.603 ; 4.603 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 4.606 ; 4.606 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 4.541 ; 4.541 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 4.280 ; 4.280 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 4.245 ; 4.245 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 4.256 ; 4.256 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 4.231 ; 4.231 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 4.250 ; 4.250 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -3.966 ; -3.966 ; Rise       ; NADV            ;
; A17        ; NADV       ; -3.721 ; -3.721 ; Rise       ; NADV            ;
; A18        ; NADV       ; -3.937 ; -3.937 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -5.006 ; -5.006 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -5.177 ; -5.177 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -5.006 ; -5.006 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -5.121 ; -5.121 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -5.082 ; -5.082 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -5.034 ; -5.034 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -5.386 ; -5.386 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -5.229 ; -5.229 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -5.036 ; -5.036 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -5.232 ; -5.232 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -3.918 ; -3.918 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -4.290 ; -4.290 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -4.293 ; -4.293 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -4.228 ; -4.228 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -3.967 ; -3.967 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -3.932 ; -3.932 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -3.943 ; -3.943 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -3.918 ; -3.918 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -3.937 ; -3.937 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 10.521 ; 10.521 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 8.874  ; 8.874  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 8.246  ; 8.246  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 10.620 ; 10.620 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 10.565 ; 10.565 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.261 ; 10.261 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.368 ; 10.368 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.581 ; 10.581 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.590 ; 10.590 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.620 ; 10.620 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 10.362 ; 10.362 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 10.036 ; 10.036 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 10.521 ; 10.521 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 8.874  ; 8.874  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 8.246  ; 8.246  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 10.036 ; 10.036 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 10.565 ; 10.565 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.261 ; 10.261 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.368 ; 10.368 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.581 ; 10.581 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.590 ; 10.590 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.620 ; 10.620 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 10.362 ; 10.362 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 10.036 ; 10.036 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -1.457 ; -11.656       ;
; NADV                    ; -0.979 ; -8.480        ;
; SAVE_ADDR:inst|ADDR[15] ; 0.648  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -0.946 ; -0.946        ;
; NADV                    ; -0.572 ; -4.576        ;
; SAVE_ADDR:inst|ADDR[15] ; -0.120 ; -0.613        ;
+-------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -1.880 ; -95.222       ;
; NADV                    ; -1.880 ; -73.382       ;
; SAVE_ADDR:inst|ADDR[15] ; 0.500  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; 0.293  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.153      ; 0.859      ;
; 0.415  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.153      ; 0.737      ;
; 0.441  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.153      ; 0.711      ;
; 0.595  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 1.000        ; 0.207      ; 0.611      ;
; 0.596  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 1.000        ; 0.213      ; 0.616      ;
; 0.599  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 1.000        ; 0.213      ; 0.613      ;
; 0.607  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 1.000        ; 0.213      ; 0.605      ;
; 0.608  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 1.000        ; 0.213      ; 0.604      ;
; 0.709  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 1.000        ; 0.207      ; 0.497      ;
; 0.709  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 1.000        ; 0.207      ; 0.497      ;
; 0.717  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 1.000        ; 0.207      ; 0.489      ;
; 1.307  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.500        ; 1.634      ; 0.967      ;
; 1.807  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 1.000        ; 1.634      ; 0.967      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NADV'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; -0.081 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 1.079      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.041  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.957      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.067  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.001     ; 0.931      ;
; 0.441  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.053      ; 0.611      ;
; 0.442  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.059      ; 0.616      ;
; 0.445  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.059      ; 0.613      ;
; 0.453  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.059      ; 0.605      ;
; 0.454  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.059      ; 0.604      ;
; 0.555  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.053      ; 0.497      ;
; 0.555  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.053      ; 0.497      ;
; 0.563  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.053      ; 0.489      ;
; 0.933  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.480      ; 1.187      ;
; 0.933  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.480      ; 1.187      ;
; 0.933  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.480      ; 1.187      ;
; 0.933  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.480      ; 1.187      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.648 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.479      ; 0.476      ;
; 0.649 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.480      ; 0.481      ;
; 0.674 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.480      ; 0.462      ;
; 0.717 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.547      ; 0.428      ;
; 0.718 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.548      ; 0.428      ;
; 0.722 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.546      ; 0.432      ;
; 0.728 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.547      ; 0.428      ;
; 0.731 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.546      ; 0.426      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.946 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.000        ; 1.634      ; 0.967      ;
; -0.446 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; -0.500       ; 1.634      ; 0.967      ;
; 0.144  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 0.000        ; 0.207      ; 0.489      ;
; 0.152  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 0.000        ; 0.207      ; 0.497      ;
; 0.152  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 0.000        ; 0.207      ; 0.497      ;
; 0.253  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 0.000        ; 0.213      ; 0.604      ;
; 0.254  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 0.000        ; 0.213      ; 0.605      ;
; 0.262  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 0.000        ; 0.213      ; 0.613      ;
; 0.265  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 0.000        ; 0.213      ; 0.616      ;
; 0.266  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 0.000        ; 0.207      ; 0.611      ;
; 0.420  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.153      ; 0.711      ;
; 0.446  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.153      ; 0.737      ;
; 0.568  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.153      ; 0.859      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NADV'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.572 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; -0.072 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.480      ; 1.187      ;
; 0.298  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.053      ; 0.489      ;
; 0.306  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.053      ; 0.497      ;
; 0.306  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.053      ; 0.497      ;
; 0.407  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.059      ; 0.604      ;
; 0.408  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.059      ; 0.605      ;
; 0.416  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.059      ; 0.613      ;
; 0.419  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.059      ; 0.616      ;
; 0.420  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.053      ; 0.611      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.794  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.931      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.820  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 0.957      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 0.942  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.001     ; 1.079      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.120 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.546      ; 0.426      ;
; -0.120 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.548      ; 0.428      ;
; -0.119 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.547      ; 0.428      ;
; -0.119 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.547      ; 0.428      ;
; -0.114 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.546      ; 0.432      ;
; -0.018 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.480      ; 0.462      ;
; -0.003 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.479      ; 0.476      ;
; 0.001  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.480      ; 0.481      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NADV'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; NADV  ; Rise       ; NADV                                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clk                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clk                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clkout                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clk_delay_ctrl|clkout                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 2.224 ; 2.224 ; Rise       ; NADV            ;
; A17        ; NADV       ; 2.095 ; 2.095 ; Rise       ; NADV            ;
; A18        ; NADV       ; 2.212 ; 2.212 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 2.493 ; 2.493 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 2.440 ; 2.440 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 2.353 ; 2.353 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 2.424 ; 2.424 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 2.383 ; 2.383 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 2.308 ; 2.308 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 2.412 ; 2.412 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 2.416 ; 2.416 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 2.312 ; 2.312 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 2.493 ; 2.493 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 2.297 ; 2.297 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 2.291 ; 2.291 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 2.297 ; 2.297 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 2.272 ; 2.272 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 2.201 ; 2.201 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 2.130 ; 2.130 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 2.136 ; 2.136 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 2.129 ; 2.129 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 2.134 ; 2.134 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -2.104 ; -2.104 ; Rise       ; NADV            ;
; A17        ; NADV       ; -1.975 ; -1.975 ; Rise       ; NADV            ;
; A18        ; NADV       ; -2.092 ; -2.092 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -2.320 ; -2.320 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -2.233 ; -2.233 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -2.304 ; -2.304 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -2.263 ; -2.263 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -2.292 ; -2.292 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -2.296 ; -2.296 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -2.192 ; -2.192 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -2.373 ; -2.373 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -1.990 ; -1.990 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -2.152 ; -2.152 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.158 ; -2.158 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -2.133 ; -2.133 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -2.062 ; -2.062 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -1.991 ; -1.991 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -1.997 ; -1.997 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -1.990 ; -1.990 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -1.995 ; -1.995 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.491 ; 4.491 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 3.967 ; 3.967 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 3.741 ; 3.741 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 4.179 ; 4.179 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 4.153 ; 4.153 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 4.081 ; 4.081 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.088 ; 4.088 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.163 ; 4.163 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 4.164 ; 4.164 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.179 ; 4.179 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 4.084 ; 4.084 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.993 ; 3.993 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.491 ; 4.491 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 3.967 ; 3.967 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 3.741 ; 3.741 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 3.993 ; 3.993 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 4.153 ; 4.153 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 4.081 ; 4.081 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.088 ; 4.088 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.163 ; 4.163 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 4.164 ; 4.164 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.179 ; 4.179 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 4.084 ; 4.084 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.993 ; 3.993 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+--------------------------+---------+---------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack         ; -2.967  ; -1.645  ; N/A      ; N/A     ; -2.567              ;
;  NADV                    ; -2.967  ; -0.572  ; N/A      ; N/A     ; -2.567              ;
;  NWE                     ; -2.256  ; -1.645  ; N/A      ; N/A     ; -2.567              ;
;  SAVE_ADDR:inst|ADDR[15] ; 0.648   ; -1.312  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS          ; -63.766 ; -12.608 ; 0.0      ; 0.0     ; -231.856            ;
;  NADV                    ; -44.584 ; -4.576  ; N/A      ; N/A     ; -101.729            ;
;  NWE                     ; -19.182 ; -1.763  ; N/A      ; N/A     ; -130.127            ;
;  SAVE_ADDR:inst|ADDR[15] ; 0.000   ; -9.461  ; N/A      ; N/A     ; 0.000               ;
+--------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 4.232 ; 4.232 ; Rise       ; NADV            ;
; A17        ; NADV       ; 3.987 ; 3.987 ; Rise       ; NADV            ;
; A18        ; NADV       ; 4.203 ; 4.203 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 5.652 ; 5.652 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 5.443 ; 5.443 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 5.272 ; 5.272 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 5.387 ; 5.387 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 5.348 ; 5.348 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 5.300 ; 5.300 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 5.652 ; 5.652 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 5.495 ; 5.495 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 5.302 ; 5.302 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 5.498 ; 5.498 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 4.606 ; 4.606 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 4.603 ; 4.603 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 4.606 ; 4.606 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 4.541 ; 4.541 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 4.280 ; 4.280 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 4.245 ; 4.245 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 4.256 ; 4.256 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 4.231 ; 4.231 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 4.250 ; 4.250 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -2.104 ; -2.104 ; Rise       ; NADV            ;
; A17        ; NADV       ; -1.975 ; -1.975 ; Rise       ; NADV            ;
; A18        ; NADV       ; -2.092 ; -2.092 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -2.320 ; -2.320 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -2.233 ; -2.233 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -2.304 ; -2.304 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -2.263 ; -2.263 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -2.188 ; -2.188 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -2.292 ; -2.292 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -2.296 ; -2.296 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -2.192 ; -2.192 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -2.373 ; -2.373 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -1.990 ; -1.990 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -2.152 ; -2.152 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.158 ; -2.158 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -2.133 ; -2.133 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -2.062 ; -2.062 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -1.991 ; -1.991 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -1.997 ; -1.997 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -1.990 ; -1.990 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -1.995 ; -1.995 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 10.521 ; 10.521 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 8.874  ; 8.874  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 8.246  ; 8.246  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 10.620 ; 10.620 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 10.565 ; 10.565 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.261 ; 10.261 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.368 ; 10.368 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.581 ; 10.581 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.590 ; 10.590 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.620 ; 10.620 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 10.362 ; 10.362 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 10.036 ; 10.036 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.491 ; 4.491 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 3.967 ; 3.967 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 3.741 ; 3.741 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 3.993 ; 3.993 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 4.153 ; 4.153 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 4.081 ; 4.081 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.088 ; 4.088 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.163 ; 4.163 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 4.164 ; 4.164 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.179 ; 4.179 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 4.084 ; 4.084 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.993 ; 3.993 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; NADV                    ; NADV                    ; 96       ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NADV                    ; 8        ; 8        ; 0        ; 0        ;
; NADV                    ; NWE                     ; 11       ; 0        ; 0        ; 0        ;
; NWE                     ; NWE                     ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NWE                     ; 1        ; 1        ; 0        ; 0        ;
; NADV                    ; SAVE_ADDR:inst|ADDR[15] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; NADV                    ; NADV                    ; 96       ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NADV                    ; 8        ; 8        ; 0        ; 0        ;
; NADV                    ; NWE                     ; 11       ; 0        ; 0        ; 0        ;
; NWE                     ; NWE                     ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NWE                     ; 1        ; 1        ; 0        ; 0        ;
; NADV                    ; SAVE_ADDR:inst|ADDR[15] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 14 14:29:28 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[15] SAVE_ADDR:inst|ADDR[15]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.967       -44.584 NADV 
    Info (332119):    -2.256       -19.182 NWE 
    Info (332119):     0.688         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332146): Worst-case hold slack is -1.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.645        -1.763 NWE 
    Info (332119):    -1.312        -9.461 SAVE_ADDR:inst|ADDR[15] 
    Info (332119):    -0.173        -1.384 NADV 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -130.127 NWE 
    Info (332119):    -2.567      -101.729 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -11.656 NWE 
    Info (332119):    -0.979        -8.480 NADV 
    Info (332119):     0.648         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332146): Worst-case hold slack is -0.946
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.946        -0.946 NWE 
    Info (332119):    -0.572        -4.576 NADV 
    Info (332119):    -0.120        -0.613 SAVE_ADDR:inst|ADDR[15] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880       -95.222 NWE 
    Info (332119):    -1.880       -73.382 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Tue Apr 14 14:29:31 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


