// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_dct_1d2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_address0,
        src_ce0,
        src_q0,
        src_address1,
        src_ce1,
        src_q1,
        tmp_2,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        tmp_21
);

parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 6'b10000;
parameter    ap_ST_st9_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv57_0 = 57'b000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv7_5 = 7'b101;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] src_address0;
output   src_ce0;
input  [15:0] src_q0;
output  [5:0] src_address1;
output   src_ce1;
input  [15:0] src_q1;
input  [3:0] tmp_2;
output  [5:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [15:0] dst_d0;
input  [3:0] tmp_21;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] src_address0;
reg src_ce0;
reg[5:0] src_address1;
reg src_ce1;
reg dst_ce0;
reg dst_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
wire   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
wire   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
wire   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
wire   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
wire   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
wire   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
wire   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
wire   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [3:0] k_reg_269;
reg  signed [15:0] reg_280;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_110;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg   [0:0] exitcond1_reg_630;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_126;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_136;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_146;
reg  signed [15:0] reg_284;
wire   [7:0] tmp_17_cast_fu_296_p1;
reg   [7:0] tmp_17_cast_reg_585;
reg   [5:0] src_addr_reg_590;
reg   [5:0] src_addr_1_reg_595;
reg   [5:0] src_addr_2_reg_600;
reg   [5:0] src_addr_3_reg_605;
reg   [5:0] src_addr_4_reg_610;
reg   [5:0] src_addr_5_reg_615;
reg   [5:0] src_addr_6_reg_620;
reg   [5:0] src_addr_7_reg_625;
wire   [0:0] exitcond1_fu_418_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_630_pp0_iter1;
wire   [3:0] k_1_fu_424_p2;
reg   [3:0] k_1_reg_634;
wire   [63:0] tmp_fu_430_p1;
reg   [63:0] tmp_reg_639;
wire   [7:0] tmp_24_fu_440_p2;
reg   [7:0] tmp_24_reg_649;
reg   [7:0] ap_reg_ppstg_tmp_24_reg_649_pp0_iter1;
reg  signed [14:0] dct_coeff_table_1_load_reg_669;
reg  signed [14:0] dct_coeff_table_3_load_reg_679;
reg   [13:0] dct_coeff_table_0_load_reg_704;
wire  signed [28:0] tmp_10_1_fu_579_p2;
reg  signed [28:0] tmp_10_1_reg_709;
reg  signed [14:0] dct_coeff_table_2_load_reg_714;
wire  signed [28:0] tmp_10_3_fu_573_p2;
reg  signed [28:0] tmp_10_3_reg_719;
reg  signed [14:0] dct_coeff_table_4_load_reg_724;
reg  signed [14:0] dct_coeff_table_5_load_reg_729;
reg  signed [14:0] dct_coeff_table_6_load_reg_734;
reg  signed [14:0] dct_coeff_table_7_load_reg_739;
wire  signed [28:0] tmp_10_5_fu_567_p2;
reg  signed [28:0] tmp_10_5_reg_744;
wire  signed [28:0] grp_fu_560_p3;
reg  signed [28:0] tmp2_reg_749;
(* use_dsp48 = "no" *) wire   [28:0] tmp1_fu_487_p2;
reg   [28:0] tmp1_reg_754;
wire  signed [28:0] grp_fu_545_p3;
reg  signed [28:0] tmp5_reg_759;
wire  signed [28:0] grp_fu_529_p3;
reg  signed [28:0] tmp6_reg_764;
reg   [3:0] k_phi_fu_273_p4;
wire   [63:0] tmp_8_fu_308_p1;
wire   [63:0] tmp_10_fu_319_p3;
wire   [63:0] tmp_12_fu_334_p3;
wire   [63:0] tmp_14_fu_349_p3;
wire   [63:0] tmp_16_fu_364_p3;
wire   [63:0] tmp_18_fu_379_p3;
wire   [63:0] tmp_20_fu_394_p3;
wire   [63:0] tmp_23_fu_409_p3;
wire   [63:0] tmp_35_cast_fu_505_p1;
wire   [6:0] tmp_5_fu_288_p3;
wire   [6:0] tmp_6_fu_300_p3;
wire   [6:0] tmp_9_fu_313_p2;
wire   [6:0] tmp_11_fu_328_p2;
wire   [6:0] tmp_13_fu_343_p2;
wire   [6:0] tmp_15_fu_358_p2;
wire   [6:0] tmp_17_fu_373_p2;
wire   [6:0] tmp_19_fu_388_p2;
wire   [6:0] tmp_22_fu_403_p2;
wire   [7:0] tmp_cast_fu_436_p1;
wire  signed [28:0] grp_fu_552_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp4_fu_509_p2;
wire   [28:0] tmp_s_fu_513_p2;
wire  signed [28:0] grp_fu_536_p3;
wire   [13:0] grp_fu_536_p2;
wire   [13:0] grp_fu_560_p1;
reg    ap_sig_cseq_ST_st9_fsm_5;
reg    ap_sig_453;
reg   [5:0] ap_NS_fsm;
wire   [28:0] grp_fu_560_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
end

dct_dct_1d2_dct_coeff_table_0 #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_dct_1d2_dct_coeff_table_1 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_dct_1d2_dct_coeff_table_2 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_dct_1d2_dct_coeff_table_3 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_dct_1d2_dct_coeff_table_4 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_dct_1d2_dct_coeff_table_5 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_dct_1d2_dct_coeff_table_6 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_dct_1d2_dct_coeff_table_7 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U0(
    .din0(reg_280),
    .din1(dct_coeff_table_6_load_reg_734),
    .din2(grp_fu_536_p3),
    .dout(grp_fu_529_p3)
);

dct_mac_muladd_16s_15s_14ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_14ns_29_1_U1(
    .din0(reg_284),
    .din1(dct_coeff_table_7_load_reg_739),
    .din2(grp_fu_536_p2),
    .dout(grp_fu_536_p3)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U2(
    .din0(reg_284),
    .din1(dct_coeff_table_4_load_reg_724),
    .din2(tmp_10_5_reg_744),
    .dout(grp_fu_545_p3)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U3(
    .din0(reg_280),
    .din1(dct_coeff_table_2_load_reg_714),
    .din2(tmp_10_3_reg_719),
    .dout(grp_fu_552_p3)
);

dct_mac_muladd_16s_14ns_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_14ns_29s_29_1_U4(
    .din0(reg_280),
    .din1(grp_fu_560_p1),
    .din2(tmp_10_1_reg_709),
    .dout(grp_fu_560_p3)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U5(
    .din0(reg_284),
    .din1(dct_coeff_table_5_load_reg_729),
    .dout(tmp_10_5_fu_567_p2)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U6(
    .din0(reg_284),
    .din1(dct_coeff_table_3_load_reg_679),
    .dout(tmp_10_3_fu_573_p2)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U7(
    .din0(reg_280),
    .din1(dct_coeff_table_1_load_reg_669),
    .dout(tmp_10_1_fu_579_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(1'b0 == exitcond1_fu_418_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(exitcond1_reg_630 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        k_reg_269 <= k_1_reg_634;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        k_reg_269 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond1_reg_630_pp0_iter1 <= exitcond1_reg_630;
        ap_reg_ppstg_tmp_24_reg_649_pp0_iter1 <= tmp_24_reg_649;
        exitcond1_reg_630 <= exitcond1_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        dct_coeff_table_0_load_reg_704 <= dct_coeff_table_0_q0;
        dct_coeff_table_2_load_reg_714 <= dct_coeff_table_2_q0;
        dct_coeff_table_4_load_reg_724 <= dct_coeff_table_4_q0;
        dct_coeff_table_5_load_reg_729 <= dct_coeff_table_5_q0;
        dct_coeff_table_6_load_reg_734 <= dct_coeff_table_6_q0;
        dct_coeff_table_7_load_reg_739 <= dct_coeff_table_7_q0;
        tmp_10_1_reg_709 <= tmp_10_1_fu_579_p2;
        tmp_10_3_reg_719 <= tmp_10_3_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_630 == 1'b0))) begin
        dct_coeff_table_1_load_reg_669 <= dct_coeff_table_1_q0;
        dct_coeff_table_3_load_reg_679 <= dct_coeff_table_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        k_1_reg_634 <= k_1_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_630 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        reg_280 <= src_q0;
        reg_284 <= src_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        src_addr_1_reg_595[5 : 3] <= tmp_10_fu_319_p3[5 : 3];
        src_addr_2_reg_600[5 : 3] <= tmp_12_fu_334_p3[5 : 3];
        src_addr_3_reg_605[5 : 3] <= tmp_14_fu_349_p3[5 : 3];
        src_addr_4_reg_610[5 : 3] <= tmp_16_fu_364_p3[5 : 3];
        src_addr_5_reg_615[5 : 3] <= tmp_18_fu_379_p3[5 : 3];
        src_addr_6_reg_620[5 : 3] <= tmp_20_fu_394_p3[5 : 3];
        src_addr_7_reg_625[5 : 3] <= tmp_23_fu_409_p3[5 : 3];
        src_addr_reg_590[5 : 3] <= tmp_8_fu_308_p1[5 : 3];
        tmp_17_cast_reg_585[6 : 3] <= tmp_17_cast_fu_296_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        tmp1_reg_754 <= tmp1_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        tmp2_reg_749 <= grp_fu_560_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        tmp5_reg_759 <= grp_fu_545_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppstg_exitcond1_reg_630_pp0_iter1))) begin
        tmp6_reg_764 <= grp_fu_529_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        tmp_10_5_reg_744 <= tmp_10_5_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b0 == exitcond1_fu_418_p2))) begin
        tmp_24_reg_649 <= tmp_24_fu_440_p2;
        tmp_reg_639[3 : 0] <= tmp_fu_430_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st9_fsm_5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_110) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_126) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_136) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_453) begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_0_ce0 = 1'b1;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        dct_coeff_table_1_ce0 = 1'b1;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_2_ce0 = 1'b1;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        dct_coeff_table_3_ce0 = 1'b1;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_4_ce0 = 1'b1;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_5_ce0 = 1'b1;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_6_ce0 = 1'b1;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_7_ce0 = 1'b1;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        dst_ce0 = 1'b1;
    end else begin
        dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond1_reg_630_pp0_iter1))) begin
        dst_we0 = 1'b1;
    end else begin
        dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_630 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        k_phi_fu_273_p4 = k_1_reg_634;
    end else begin
        k_phi_fu_273_p4 = k_reg_269;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            src_address0 = src_addr_6_reg_620;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            src_address0 = src_addr_2_reg_600;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            src_address0 = src_addr_reg_590;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            src_address0 = src_addr_1_reg_595;
        end else begin
            src_address0 = 'bx;
        end
    end else begin
        src_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            src_address1 = src_addr_7_reg_625;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            src_address1 = src_addr_4_reg_610;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            src_address1 = src_addr_5_reg_615;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            src_address1 = src_addr_3_reg_605;
        end else begin
            src_address1 = 'bx;
        end
    end else begin
        src_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        src_ce0 = 1'b1;
    end else begin
        src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        src_ce1 = 1'b1;
    end else begin
        src_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_fu_418_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
        end
        ap_ST_pp0_stg2_fsm_3 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        ap_ST_st9_fsm_5 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_110 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_126 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_136 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_453 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign dct_coeff_table_0_address0 = tmp_reg_639;

assign dct_coeff_table_1_address0 = tmp_fu_430_p1;

assign dct_coeff_table_2_address0 = tmp_reg_639;

assign dct_coeff_table_3_address0 = tmp_fu_430_p1;

assign dct_coeff_table_4_address0 = tmp_reg_639;

assign dct_coeff_table_5_address0 = tmp_reg_639;

assign dct_coeff_table_6_address0 = tmp_reg_639;

assign dct_coeff_table_7_address0 = tmp_reg_639;

assign dst_address0 = tmp_35_cast_fu_505_p1;

assign dst_d0 = {{tmp_s_fu_513_p2[ap_const_lv32_1C : ap_const_lv32_D]}};

assign exitcond1_fu_418_p2 = ((k_phi_fu_273_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign grp_fu_536_p2 = ap_const_lv29_1000;

assign grp_fu_560_p1 = grp_fu_560_p10;

assign grp_fu_560_p10 = dct_coeff_table_0_load_reg_704;

assign k_1_fu_424_p2 = (k_phi_fu_273_p4 + ap_const_lv4_1);

assign tmp1_fu_487_p2 = ($signed(tmp2_reg_749) + $signed(grp_fu_552_p3));

assign tmp4_fu_509_p2 = ($signed(tmp5_reg_759) + $signed(tmp6_reg_764));

assign tmp_10_fu_319_p3 = {{ap_const_lv57_0}, {tmp_9_fu_313_p2}};

assign tmp_11_fu_328_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_2);

assign tmp_12_fu_334_p3 = {{ap_const_lv57_0}, {tmp_11_fu_328_p2}};

assign tmp_13_fu_343_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_3);

assign tmp_14_fu_349_p3 = {{ap_const_lv57_0}, {tmp_13_fu_343_p2}};

assign tmp_15_fu_358_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_4);

assign tmp_16_fu_364_p3 = {{ap_const_lv57_0}, {tmp_15_fu_358_p2}};

assign tmp_17_cast_fu_296_p1 = tmp_5_fu_288_p3;

assign tmp_17_fu_373_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_5);

assign tmp_18_fu_379_p3 = {{ap_const_lv57_0}, {tmp_17_fu_373_p2}};

assign tmp_19_fu_388_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_6);

assign tmp_20_fu_394_p3 = {{ap_const_lv57_0}, {tmp_19_fu_388_p2}};

assign tmp_22_fu_403_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_7);

assign tmp_23_fu_409_p3 = {{ap_const_lv57_0}, {tmp_22_fu_403_p2}};

assign tmp_24_fu_440_p2 = (tmp_17_cast_reg_585 + tmp_cast_fu_436_p1);

assign tmp_35_cast_fu_505_p1 = ap_reg_ppstg_tmp_24_reg_649_pp0_iter1;

assign tmp_5_fu_288_p3 = {{tmp_21}, {ap_const_lv3_0}};

assign tmp_6_fu_300_p3 = {{tmp_2}, {ap_const_lv3_0}};

assign tmp_8_fu_308_p1 = tmp_6_fu_300_p3;

assign tmp_9_fu_313_p2 = (tmp_6_fu_300_p3 | ap_const_lv7_1);

assign tmp_cast_fu_436_p1 = k_phi_fu_273_p4;

assign tmp_fu_430_p1 = k_phi_fu_273_p4;

assign tmp_s_fu_513_p2 = (tmp1_reg_754 + tmp4_fu_509_p2);

always @ (posedge ap_clk) begin
    tmp_17_cast_reg_585[2:0] <= 3'b000;
    tmp_17_cast_reg_585[7] <= 1'b0;
    src_addr_reg_590[2:0] <= 3'b000;
    src_addr_1_reg_595[2:0] <= 3'b001;
    src_addr_2_reg_600[2:0] <= 3'b010;
    src_addr_3_reg_605[2:0] <= 3'b011;
    src_addr_4_reg_610[2:0] <= 3'b100;
    src_addr_5_reg_615[2:0] <= 3'b101;
    src_addr_6_reg_620[2:0] <= 3'b110;
    src_addr_7_reg_625[2:0] <= 3'b111;
    tmp_reg_639[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //dct_dct_1d2
