#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar  8 12:19:48 2023
# Process ID: 1976
# Current directory: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex
# Command line: vivado.exe -notrace -source c:/Users/062062/Desktop/trimode_example/xc7z020clg400/project_1/project_1.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl
# Log file: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex\vivado.jou
# Running On: AUCHL02NB162062, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 68384 MB
#-----------------------------------------------------------
start_gui
source c:/Users/062062/Desktop/trimode_example/xc7z020clg400/project_1/project_1.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx2022p2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2022p2/Vivado/2022.2/data/ip'.
create_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 1737.273 ; gain = 288.250
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tri_mode_ethernet_mac_0'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1781.781 ; gain = 0.000
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx2022p2/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx2022p2/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
file mkdir c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1
file mkdir c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1/new
close [ open c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1/new/cus.xdc w ]
add_files -fileset constrs_1 c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1/new/cus.xdc
launch_runs impl_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tri_mode_ethernet_mac_0
[Wed Mar  8 12:26:19 2023] Launched tri_mode_ethernet_mac_0_synth_1, synth_1...
Run output will be captured here:
tri_mode_ethernet_mac_0_synth_1: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/tri_mode_ethernet_mac_0_synth_1/runme.log
synth_1: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 12:26:19 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp to c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed Mar  8 15:51:31 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Mar  8 15:52:33 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar  8 15:54:16 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 15:54:16 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar  8 16:02:09 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:02:09 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1/new/cus.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/constrs_1/new/cus.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar  8 16:04:26 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:04:26 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -jobs 8
[Wed Mar  8 16:11:20 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:11:20 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -jobs 8
[Wed Mar  8 16:15:55 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:15:55 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -jobs 8
[Wed Mar  8 16:20:49 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:20:49 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar  8 16:24:30 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp with file c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
launch_runs impl_1 -jobs 8
[Wed Mar  8 16:30:44 2023] Launched synth_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Wed Mar  8 16:30:44 2023] Launched impl_1...
Run output will be captured here: c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 17:02:54 2023...
