vhdtdtfi -lang verilog -prj CPU -o G:/ComputerOrganization/CPU/Fetch.tfi -lib work G:/ComputerOrganization/CPU//Fetch.v -module Fetch -template G:/ComputerOrganization/ISE/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work G:/ComputerOrganization/CPU/Fetch.v -lang verilog -prj CPU -o Fetch.spl -module Fetch -template G:/ComputerOrganization/ISE/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Fetch.spl G:/ComputerOrganization/CPU/Fetch.sym 
