#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul  8 15:02:01 2024
# Process ID: 54840
# Current directory: /nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.runs/synth_1
# Command line: vivado -log hardware.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware.tcl
# Log file: /nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.runs/synth_1/hardware.vds
# Journal file: /nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hardware.tcl -notrace
Command: synth_design -top hardware -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54989 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1766.004 ; gain = 152.520 ; free physical = 24671 ; free virtual = 28395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hardware' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/hardware.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_gen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_gen.vhd:32]
INFO: [Synth 8-638] synthesizing module 'dcf_gen' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/dcf_gen.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'dcf_gen' (2#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/dcf_gen.vhd:31]
INFO: [Synth 8-638] synthesizing module 'top' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/top.vhd:66]
INFO: [Synth 8-638] synthesizing module 'key_control' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/key_control.vhd:46]
INFO: [Synth 8-638] synthesizing module 'debounce' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/debounce.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/debounce.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'key_control' (4#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/key_control.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dcf_decode' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/dcf_decode.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'dcf_decode' (5#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/dcf_decode.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clock_module' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:71]
INFO: [Synth 8-3491] module 'lcd_controller' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:13' bound to instance 'lcd_contr_module' of component 'lcd_controller' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lcd_controller' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:28]
INFO: [Synth 8-3491] module 'ram' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:14' bound to instance 'ram_inst' of component 'ram' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ram' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:28]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'DOW' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:158]
INFO: [Synth 8-638] synthesizing module 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bcd_ascii_conv' (6#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:21]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'hour_1_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:165]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'hour_2_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:172]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'minute_1_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:179]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'minute_2_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:186]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'second_1_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:193]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'second_2_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:200]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'year_1_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:207]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'year_2_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:214]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'year_3_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:221]
INFO: [Synth 8-3491] module 'bcd_ascii_conv' declared at '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/bcd_ascii_conv.vhd:13' bound to instance 'year_4_conv' of component 'bcd_ascii_conv' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'ram' (7#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/ram.vhd:28]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'lcd_controller' (8#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:28]
WARNING: [Synth 8-3848] Net led_alarm_act in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:49]
WARNING: [Synth 8-3848] Net led_alarm_ring in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:50]
WARNING: [Synth 8-3848] Net led_countdown_act in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:51]
WARNING: [Synth 8-3848] Net led_countdown_ring in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:52]
WARNING: [Synth 8-3848] Net led_switch_act in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:53]
WARNING: [Synth 8-3848] Net led_switch_on in module/entity clock_module does not have driver. [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'clock_module' (9#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/clock_module.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/top.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'hardware' (11#1) [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/hardware.vhd:52]
WARNING: [Synth 8-3331] design bcd_ascii_conv has unconnected port clk
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[58]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[57]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[56]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[55]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[54]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[53]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[52]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[51]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[50]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[49]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[48]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[47]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[46]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[45]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[44]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[43]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[42]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[41]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[40]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[39]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[38]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[37]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[36]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[35]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[34]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[33]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[32]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[31]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[30]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[29]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[28]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[27]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[26]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[25]
WARNING: [Synth 8-3331] design ram has unconnected port date_time_i[24]
WARNING: [Synth 8-3331] design ram has unconnected port mode[2]
WARNING: [Synth 8-3331] design ram has unconnected port mode[1]
WARNING: [Synth 8-3331] design ram has unconnected port mode[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port led_alarm_act
WARNING: [Synth 8-3331] design clock_module has unconnected port led_alarm_ring
WARNING: [Synth 8-3331] design clock_module has unconnected port led_countdown_act
WARNING: [Synth 8-3331] design clock_module has unconnected port led_countdown_ring
WARNING: [Synth 8-3331] design clock_module has unconnected port led_switch_act
WARNING: [Synth 8-3331] design clock_module has unconnected port led_switch_on
WARNING: [Synth 8-3331] design clock_module has unconnected port en_1K
WARNING: [Synth 8-3331] design clock_module has unconnected port en_100
WARNING: [Synth 8-3331] design clock_module has unconnected port en_10
WARNING: [Synth 8-3331] design clock_module has unconnected port en_1
WARNING: [Synth 8-3331] design clock_module has unconnected port key_action_imp
WARNING: [Synth 8-3331] design clock_module has unconnected port key_action_long
WARNING: [Synth 8-3331] design clock_module has unconnected port key_mode_imp
WARNING: [Synth 8-3331] design clock_module has unconnected port key_minus_imp
WARNING: [Synth 8-3331] design clock_module has unconnected port key_plus_imp
WARNING: [Synth 8-3331] design clock_module has unconnected port key_plus_minus
WARNING: [Synth 8-3331] design clock_module has unconnected port key_enable
WARNING: [Synth 8-3331] design clock_module has unconnected port de_set
WARNING: [Synth 8-3331] design clock_module has unconnected port de_dow[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_dow[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_dow[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[5]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[4]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[3]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_day[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_month[4]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_month[3]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_month[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_month[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_month[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[7]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[6]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[5]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[4]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[3]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_year[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[5]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[4]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[3]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_hour[0]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[6]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[5]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[4]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[3]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[2]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[1]
WARNING: [Synth 8-3331] design clock_module has unconnected port de_min[0]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[7]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[6]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[5]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[4]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[3]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1821.754 ; gain = 208.270 ; free physical = 24689 ; free virtual = 28413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.723 ; gain = 211.238 ; free physical = 24689 ; free virtual = 28413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.723 ; gain = 211.238 ; free physical = 24689 ; free virtual = 28413
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/zedboard_master.xdc]
Finished Parsing XDC File [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hardware_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hardware_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.285 ; gain = 0.000 ; free physical = 24558 ; free virtual = 28282
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1963.285 ; gain = 0.000 ; free physical = 24557 ; free virtual = 28281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24669 ; free virtual = 28393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24669 ; free virtual = 28393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24669 ; free virtual = 28393
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_controller'
INFO: [Synth 8-5544] ROM "enable_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                set_init |                             0001 |                             0001
                    init |                             0010 |                             0010
                set_mode |                             0011 |                             0011
            display_time |                             0100 |                             0101
            display_date |                             0101 |                             0100
           display_alarm |                             0110 |                             0110
  display_time_switch_on |                             0111 |                             0111
 display_time_switch_off |                             1000 |                             1000
 display_countdown_timer |                             1001 |                             1001
       display_stopwatch |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lcd_controller'
WARNING: [Synth 8-327] inferring latch for variable 'lcd_rs_reg' [/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.srcs/sources_1/new/lcd_controller.vhd:279]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24659 ; free virtual = 28383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	1024 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	  40 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hardware 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module dcf_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  40 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module key_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dcf_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	1024 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
Module lcd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design hardware has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design hardware has port LED[2] driven by constant 0
WARNING: [Synth 8-3331] design hardware has unconnected port SW[7]
WARNING: [Synth 8-3331] design hardware has unconnected port SW[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][0]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][0]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][1]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][3]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][1]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][1]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][1]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][2]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][2]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][2]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][2]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][6]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][2]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][3]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][3]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][4]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][3]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][4]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][3]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][4]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][4]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][7]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][4]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][7]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][4]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][7]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][5]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][5]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][5]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][5]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][6]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][6]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][6]' (FDSE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][6] )
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[47][7]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][7]'
INFO: [Synth 8-3886] merging instance 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[45][7]' (FDRE) to 'top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/clock_module/lcd_contr_module/ram_inst/ram_reg[46][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top/clock_module/lcd_contr_module/lcd_rw_reg )
WARNING: [Synth 8-3332] Sequential element (top/clock_module/lcd_contr_module/FSM_sequential_state_reg[3]) is unused and will be removed from module hardware.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24626 ; free virtual = 28354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24522 ; free virtual = 28250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24520 ; free virtual = 28248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     3|
|3     |LUT1   |     9|
|4     |LUT2   |    24|
|5     |LUT3   |    18|
|6     |LUT4   |    33|
|7     |LUT5   |    15|
|8     |LUT6   |    73|
|9     |MUXF7  |     1|
|10    |FDRE   |    71|
|11    |FDSE   |     8|
|12    |LD     |     1|
|13    |IBUF   |     4|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |   281|
|2     |  clock_gen            |clock_gen      |    65|
|3     |  dcf_gen              |dcf_gen        |    63|
|4     |  top                  |top            |   115|
|5     |    clock_module       |clock_module   |   115|
|6     |      lcd_contr_module |lcd_controller |   115|
|7     |        ram_inst       |ram            |    14|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24519 ; free virtual = 28247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1963.285 ; gain = 211.238 ; free physical = 24574 ; free virtual = 28301
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.285 ; gain = 349.801 ; free physical = 24590 ; free virtual = 28318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.145 ; gain = 0.000 ; free physical = 24524 ; free virtual = 28252
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1997.145 ; gain = 630.375 ; free physical = 24622 ; free virtual = 28350
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.145 ; gain = 0.000 ; free physical = 24622 ; free virtual = 28350
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge93zow/fpga_clock_module/lab/skeleton/projlab/projlab.runs/synth_1/hardware.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_utilization_synth.rpt -pb hardware_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 15:02:33 2024...
