( ( nil
  version "2.1"
  mapType "incremental"
  blockName "gain_cell_ref_gen"
  repList "auCdl schematic"
  stopList "auCdl"
  hierDelim "."
  netlistDir "/home/xxwang1/OpenRAM/technology/tsmcN40/sp_lib"
 )
( model
( "OpenRAM/gain_cell_ref_gen/schematic" "gain_cell_ref_gen" )
 )
( "gain_cell_ref_gen" "ihnl/cds0/map" )
 )
