###############################################################
#  Generated by:      Cadence Tempus 22.11-s001_1
#  OS:                Linux x86_64(Host ID CICS19.kletech.ac.in)
#  Generated on:      Sat Oct 18 14:42:40 2025
#  Design:            cpu_sys_emep_top
#  Command:           report_clock_timing -type summary > $report_dir/clock_summary.rpt
###############################################################

  Clock: LIFE_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/u_swtop_port_dec/life_clk_timer_r_reg_4_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_gmux_cpu_auxclk/U_clk1_sel_sync/signal_in_d1_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/u_swtop_port_dec/life_clk_timer_r_reg_5_/CK
       0.000	     0.000	r    U_cpu_sys_top/u_swtop_port_dec/life_clk_timer_r_reg_5_/CK

  Clock: SWCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_emep_top/i_emep_top_clk_rst_gen/ep_core_pl_rate_r_reg_0_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_0_reg/U_clk_dff/CK

  Maximum skew: 
            	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/trans_inst/conf/conf0/cfgrw/cfg_wdata_reg_15_/CK
       0.000	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/trans_inst/conf/conf0/intreg/msi_data_reg_15_/CK

  Clock: EEP_TCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_rst_gen/tl_rstn_r_reg/CK

  Minimum capture latency: 
            	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/cdc_inst/g_2bits_0__resync_equ_req/gcdc_pulse_req_sync/U_sync_cell_0_/CK

  Maximum skew: 
            	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/trans_inst/conf/conf0/cfgrw/cfg_wdata_reg_15_/CK
       0.000	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/trans_inst/conf/conf0/intreg/msi_data_reg_15_/CK

  Clock: APB_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/top_pready_r_reg/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/APBBrg_sec/u_cmd_fifo/rd_ptr_reg_1_/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/APBBrg_sec/u_cmd_fifo/empty_reg/CK
       0.000	     0.000	r    U_cpu_sys_top/u_pcie_sw_top_cfg_reg_map/sw_ioexp21_cntl_reg_sw_ioexp_portno_r_reg_5_/CK

  Clock: SPI_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_spi_clk_o/sync_rst_reg_r_reg_0_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_ctrl/tx_rx_diff_cnt_r_reg_1_/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_ctrl/rx_shift_reg_r_reg_22_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_fifo/u_spi_rxfifo/mem_reg_10__22_/CK

  Clock: MII_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_rtc_eclkdivby2_reg/U_clk_dff/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/asyn_rst/sw_rstb_rxck_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/txdma/txpkt2mac/rd_tfifo/syn1_reg/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/txdma/txpkt2mac/rd_tfifo/syn1_reg/CK

  Clock: EEP_PCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_rst_gen/pl_crstncnt_reg_0_/CK

  Minimum capture latency: 
            	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/cdc_inst/g_2bits_0__resync_equ_req/gcdc_pulse_ack_sync/U_sync_cell_0_/CK

  Maximum skew: 
            	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/cdc_inst/resync_txproterr/gcdc_vector_ack_sync/U_sync_cell_0_/CK
       0.000	     0.000	r    U_emep_top/i_pcie_ctrl/core_inst/cdc_inst/resync_txproterr/gcdc_vector_req_in_reg/CK

  Clock: MII_TXCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/txmac/txcrc_gen/crc_reg_reg_16_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/asyn_rst/sw_rstb_rxck_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/txdma/txpkt2mac/rd_tfifo/syn1_reg/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/txdma/txpkt2mac/rd_tfifo/syn1_reg/CK

  Clock: MCUCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sl6_c1_mem_1/U_clk2_sel_sync/signal_synched_reg/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_c1_mcu_clk_o/sync_rst_reg_r_reg_1_/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_c1_mcu_clk_o/sync_rst_reg_r_reg_0_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sl3_c1_mem_0/U_clk1_sel_sync/signal_in_d1_reg/CK

  Clock: FUSE_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/fuse_clk_cntr_reg_1_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/fuse_clk_cntr_reg_2_/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/fuse_clk_cntr_reg_2_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/fuse_clk_cntr_reg_2_/CK

  Clock: SPI_CLK_IN

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/spi_in_r_reg_3_/CK

  Minimum capture latency: 
            	     0.000	ri   U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_spiif/spi_in_r_reg_0_/CK

  Maximum skew: 

  Clock: DSP_PCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_rst_gen/pl_rstn_r_reg/CK

  Minimum capture latency: 
            	     0.000	r    U_emep_top/i_pipe_handshk/i_pipeA_box/phy_rate_o_reg_1_/CK

  Maximum skew: 
            	     0.000	r    U_emep_top/i_pipe_handshk/i_pipeA_box/txdetectrx_d_reg_0_/CK
       0.000	     0.000	r    U_emep_top/i_pipe_handshk/i_pipeA_box/receiver_det_wait_cnt_reg_0_/CK

  Clock: JTAG_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	f    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/U_jtag_dbg_port/U_jtag_tdr_controller/tdr_tdo_o_reg/CKN

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/cpu_subsystem/n8_core/edm/edm_tap/sync_comp/a_signal_sync1_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/cpu_subsystem/n8_core/edm/edm_tap/trst_sync2_reg/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/cpu_subsystem/n8_core/edm/edm_tap/tap_addr_scan_reg_5_/CK

  Clock: CPU_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_emep_top/i_emep_app_top/i_apb_decoder/apb_prdata_r_reg_24_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/spi/u_spi_ahbif_ctrl/mem_idle_r_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_ahb_clk_o/sync_rst_reg_r_reg_0_/CK
       0.000	     0.000	r    U_emep_top/i_emep_app_top/i_apb_decoder/U_pready_sync/signal_in_d1_reg/CK

  Clock: RMII_CLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_rmii_clk_o/sync_rst_reg_r_reg_0_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_mii2rmii_brg/rx_state_reg_0_/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_rmii_clk_o/sync_rst_reg_r_reg_0_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_mii2rmii_brg/mii_rxdata_reg_3_/CK

  Clock: SWCLK_DIV4

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_spi_clkdivby2_reg/U_clk_dff/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_gmux_cpu_auxclk/U_clk2_sel_sync/signal_in_d1_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_sw_clk_o/sync_rst_reg_r_reg_1_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_sw_clk_o/sync_rst_reg_r_reg_0_/CK

  Clock: REFCLK0

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_spi_clkdivby2_reg/U_clk_dff/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_gmux_cpu_auxclk/U_clk1_sel_sync/signal_in_d1_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_reset_n_ref_clk_o/sync_rst_reg_r_reg_0_/CK
       0.000	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sl6_c1_mem_1/U_clk1_sel_sync/signal_in_d1_reg/CK

  Clock: SWCLK_DIV2

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_sw_clkdivby2_1_reg/U_clk_dff/CK

  Maximum skew: 

  Clock: MII_RXCLK

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------

  Maximum launch latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/rxmac/rxcrc_chk/crc_reg_reg_22_/CK

  Minimum capture latency: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/asyn_rst/sw_rstb_rxck_reg/CK

  Maximum skew: 
            	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/rxmac/rcv_state1/RBufferdata3/g1/qtmp_reg/CK
       0.000	     0.000	r    U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/macahb/rxmac/rcv_state1/RBufferdata3/g1/qtmp_reg/CK

