// Seed: 803126837
module module_0 (
    output supply0 id_0,
    input tri0 id_1
    , id_6,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4
);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input logic id_2,
    output uwire id_3
);
  wor id_5 = 1;
  reg id_6;
  always @(1'b0) begin
    id_6 <= id_2;
  end
  module_0(
      id_3, id_0, id_0, id_1, id_3
  );
  reg id_7;
  assign id_6 = id_7;
  always @(posedge {1{id_6}}) begin
    id_6 = 1;
  end
endmodule
