// Seed: 3618081951
module module_0 (
    id_1
);
  inout wire id_1;
  final begin : LABEL_0
    id_1 <= (-1 + 1) ? id_1 : id_1;
    if (id_1 - -1) id_1 <= 1'h0;
  end
  tri id_2;
  localparam id_3 = -1;
  reg id_4 = id_1;
  if (id_2) wire id_5, id_6, id_7, id_8, id_9;
  else assign id_2 = -1'b0;
  genvar id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 <= id_7;
  module_0 modCall_1 (id_7);
endmodule
