

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Wed Sep 25 13:01:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.953 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1284|     1284|  4.276 us|  4.276 us|  1284|  1284|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop14_loop15  |     1282|     1282|         5|          2|          1|   640|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      209|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      197|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      146|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_199_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln109_fu_211_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_291_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln116_1_fu_375_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln116_2_fu_411_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln116_3_fu_417_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln116_fu_369_p2        |         +|   0|  0|  17|          11|          11|
    |sub_ln115_fu_381_p2        |         -|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165           |       and|   0|  0|   2|           1|           1|
    |ap_condition_392           |       and|   0|  0|   2|           1|           1|
    |ap_condition_395           |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_193_p2       |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln110_fu_217_p2       |      icmp|   0|  0|  15|           7|           8|
    |or_ln115_1_fu_322_p2       |        or|   0|  0|   8|           8|           2|
    |or_ln115_2_fu_273_p2       |        or|   0|  0|   8|           8|           1|
    |or_ln115_3_fu_344_p2       |        or|   0|  0|   7|           7|           1|
    |or_ln115_fu_305_p2         |        or|   0|  0|   8|           8|           2|
    |select_ln109_1_fu_223_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln109_fu_241_p3     |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 209|         127|          89|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v40_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v41_load             |   9|          2|    7|         14|
    |indvar_flatten_fu_80                  |   9|          2|   10|         20|
    |v182_address0                         |  14|          3|   12|         36|
    |v182_address1                         |  14|          3|   12|         36|
    |v39_0_address0                        |  14|          3|   11|         33|
    |v39_0_d0                              |  14|          3|   32|         96|
    |v39_1_address0                        |  14|          3|   11|         33|
    |v39_1_d0                              |  14|          3|   32|         96|
    |v40_fu_76                             |   9|          2|    4|          8|
    |v41_fu_72                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 197|         43|  158|        427|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln116_1_reg_535               |  11|   0|   11|          0|
    |add_ln116_3_reg_540               |  11|   0|   11|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_503                     |   6|   0|    6|          0|
    |icmp_ln109_reg_474                |   1|   0|    1|          0|
    |icmp_ln110_reg_483                |   1|   0|    1|          0|
    |indvar_flatten_fu_80              |  10|   0|   10|          0|
    |reg_167                           |  32|   0|   32|          0|
    |reg_171                           |  32|   0|   32|          0|
    |select_ln109_1_reg_488            |   4|   0|    4|          0|
    |select_ln109_reg_497              |   7|   0|    7|          0|
    |tmp_s_reg_508                     |   6|   0|    8|          2|
    |v40_fu_76                         |   4|   0|    4|          0|
    |v41_fu_72                         |   7|   0|    7|          0|
    |v41_load_reg_478                  |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  148|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v182_address0   |  out|   12|   ap_memory|          v182|         array|
|v182_ce0        |  out|    1|   ap_memory|          v182|         array|
|v182_q0         |   in|   32|   ap_memory|          v182|         array|
|v182_address1   |  out|   12|   ap_memory|          v182|         array|
|v182_ce1        |  out|    1|   ap_memory|          v182|         array|
|v182_q1         |   in|   32|   ap_memory|          v182|         array|
|v39_0_address0  |  out|   11|   ap_memory|         v39_0|         array|
|v39_0_ce0       |  out|    1|   ap_memory|         v39_0|         array|
|v39_0_we0       |  out|    1|   ap_memory|         v39_0|         array|
|v39_0_d0        |  out|   32|   ap_memory|         v39_0|         array|
|v39_1_address0  |  out|   11|   ap_memory|         v39_1|         array|
|v39_1_ce0       |  out|    1|   ap_memory|         v39_1|         array|
|v39_1_we0       |  out|    1|   ap_memory|         v39_1|         array|
|v39_1_d0        |  out|   32|   ap_memory|         v39_1|         array|
+----------------+-----+-----+------------+--------------+--------------+

