// Seed: 1650421175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  uwire id_8;
  assign id_1 = 1 && !id_6 === 1 && id_8 && 1;
  assign id_3[1] = 1 !=? 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_21 = 1;
  generate
    if (id_13) begin
      assign id_3 = 1;
    end else begin
      tri0 id_22 = 1;
    end
  endgenerate
  assign {id_13[(1)], "", 1} = 1'h0;
  module_0(
      id_21, id_16, id_13, id_8, id_8, id_19, id_15
  );
  wire id_23;
endmodule
