

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Wed Jul 14 13:45:52 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN_MUL_FIX
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.460|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  577|  7873|  577|  7873|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+------+----------+-----------+-----------+--------+----------+
        |                        |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Iterate_Channel       |  576|  7872|  6 ~ 82  |          -|          -|      96|    no    |
        | + Iterate_SpksElement  |    2|    78|         2|          -|          -| 1 ~ 39 |    no    |
        +------------------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    104|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      16|     12|    0|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      85|    241|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |c_V_U  |estimate_FR_c_V  |        0|  16|  12|    0|    95|    8|     1|          760|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  16|  12|    0|    95|    8|     1|          760|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1498_1_fu_230_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln1498_fu_208_p2    |     +    |      0|  0|  17|          13|          13|
    |i_fu_173_p2             |     +    |      0|  0|  15|           7|           1|
    |j_fu_219_p2             |     +    |      0|  0|  15|           8|           1|
    |icmp_ln10_fu_214_p2     |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1498_fu_240_p2   |   icmp   |      0|  0|  18|          19|           1|
    |icmp_ln9_fu_167_p2      |   icmp   |      0|  0|  11|           7|           7|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 104|          75|          44|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |FR_V_address0        |  15|          3|    7|         21|
    |FR_V_d0              |  15|          3|    8|         24|
    |ap_NS_fsm            |  38|          7|    1|          7|
    |c_V_address0         |  15|          3|    7|         21|
    |c_V_d0               |  15|          3|    8|         24|
    |i_0_reg_139          |   9|          2|    7|         14|
    |i_op_assign_reg_151  |   9|          2|    8|         16|
    |nospikes_0_fu_62     |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 125|         25|   47|        129|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln1498_reg_288       |  10|   0|   13|          3|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |c_V_addr_1_reg_293       |   7|   0|    7|          0|
    |elements_V_load_reg_298  |   8|   0|    8|          0|
    |i_0_reg_139              |   7|   0|    7|          0|
    |i_op_assign_reg_151      |   8|   0|    8|          0|
    |i_reg_271                |   7|   0|    7|          0|
    |j_reg_306                |   8|   0|    8|          0|
    |nospikes_0_fu_62         |   1|   0|    1|          0|
    |zext_ln10_reg_276        |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|  129|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_V_address0  | out |   12|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce0       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q0        |  in |   19|  ap_memory |  spksTime_V  |     array    |
|elements_V_address0  | out |    7|  ap_memory |  elements_V  |     array    |
|elements_V_ce0       | out |    1|  ap_memory |  elements_V  |     array    |
|elements_V_q0        |  in |    8|  ap_memory |  elements_V  |     array    |
|FR_V_address0        | out |    7|  ap_memory |     FR_V     |     array    |
|FR_V_ce0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_we0             | out |    1|  ap_memory |     FR_V     |     array    |
|FR_V_d0              | out |    8|  ap_memory |     FR_V     |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

