<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <title>Amin Jadidi</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="Author" content="Amin">
  <link href="bootstrap.css" rel="stylesheet">
  <link href="custom.css" rel="stylesheet">
    
</head>

<body>
<body style="background-color:rgba(229, 237, 251,0.5);">
</body>
<h1>Amin Jadidi's Homepage</h1>
</div>
<h2></h2>
<table class="imgtable"><tr><td>
<img src="AMIN.jpg" alt="" width="187px" height="196px" />&nbsp;</td>
<td align="left"><p>Amin Jadidi, Ph.D. Candidate <br /></p>
Department of Computer Science and Engineering<br>
Penn State University, University Park, PA, 16802 <br>
<p><b>Email</b> : axj945@cse.psu.edu <br />
<a href="https://scholar.google.com/citations?user=rDUQ8ToAAAAJ&hl=en">Link to my Google Scholar Profile</a>
<br /></p>
</td></tr></table>


  <h2>About</h2>
  <!--About Me-->
  <div class="container">
    I am currently pursuing my PhD in Computer Science and Engineering at The Pennsylvania State University. 
	I am a member of High Performance Computing Lab <a href="http://www.cse.psu.edu/hpcl/people.html">(HPCL)</a> where I work with my advisors <a href="http://www.cse.psu.edu/hpcl/das.html">Dr. Chita R. Das</a> and 
	<a href="http://www.cse.psu.edu/~kandemir/">Dr. Mahmut T. Kandemir</a>.
	My research interests are design and analysis of memory/storage systems and their interactions with processors in modern CPUs and GPUs. <br><br>

  </div>
      
	  
  <!--Publications-->
  <div class="container">
    <hr>
      <h2>Publications</h2>
	<ul>

	
    <li><strong>Leveraging Value Locality for Efficient Design of a Hybrid Cache in Multicore Processors </strong><br>
    Mohammad Arjomand, <b><u>Amin Jadidi</u></b>, Mahmut Kandemir, Chita Das<br>
      <i> The IEEE/ACM International Conference on Computer Aided Design <b><span style="color: FireBrick ">(ICCAD)</span></b>, November 13-16, 2017. </i> <br><br>
    
    <li> <strong>Exploring the Potential for Collaborative Data Compression and Hard-Error Tolerance in PCM Memories </strong><br>
    <b><u>Amin Jadidi</u></b>, Mohammad Arjomand, Mohammad Tavana, David Kaeli, Mahmut Kandemir, Chita Das <br>
      <i> The IEEE/IFIP International Conference on Dependable Systems and Networks <b><span style="color: FireBrick ">(DSN)</span></b>, June 26-29, 2017. </i> <br><br>

   <li><strong>A Study on Performance and Power Efficiency of Dense Non-Volatile Caches in Multi-Core Systems </strong><br>
    <b><u>Amin Jadidi</u></b>, Mohammad Arjomand, Mahmut Kandemir, Chita Das <br>
      <i> The ACM International Conference on Measurement and Modeling of Computer Systems <b><span style="color: FireBrick ">(SIGMETRICS)</span></b>, June 5-9, 2017. </i> <br><br>
	  
	<li><strong>Optimizing Energy Consumption in GPUS Through Feedback-Driven CTA Scheduling </strong><br>
    <b><u>Amin Jadidi</u></b>, Mohammad Arjomand, Mahmut Kandemir, Chita Das<br>
      <i> The International Conference on High Performance Computing <b><span style="color: FireBrick ">(HPC)</span></b>, April 23-12, 2017. </i> <br><br>
	  
    <li><strong>HL-PCM: MLC PCM Main Memory with Accelerated Read </strong><br>
    Mohammad Arjomand, <b><u>Amin Jadidi</u></b>, Mahmut kandemir, Anand Sivasubramaniam, Chita Das <br>
      <i> IEEE Transactions on Parallel and Distributed Systems <b><span style="color: FireBrick ">(TPDS)</span></b>, 2017. </i> <br><br>
    
    <li><strong>HL-PCM: MLC PCM Main Memory with Accelerated Read</strong> <br>
    Mohammad Arjomand, <b><u>Amin Jadidi</u></b>, Mahmut Kandemir, Anand Sivasubramaniam, Chita Das<br>
    <i> IEEE International Symposium on Performance Analysis of Systems and Software <b><span style="color: FireBrick ">(ISPASS)</span></b>, April 17–19, 2016.</i> <br><br>
      
    <li><strong>A Morphable Phase Change Memory Architecture Considering Frequent Zero Values</strong> <br>
    Mohammad Arjomand, <b><u>Amin Jadidi</u></b>, Ali Shafiee, Hamid Sarbazi-Azad<br>
    <i> The IEEE International Conference on Computer Design <b><span style="color: FireBrick ">(ICCD)</span></b>, October 9–12, 2011.</i> <br><br>
       
    <li><strong>High-Endurance and Performance-Efficient Design of Hybrid Cache Architectures through Adaptive Line Replacement</strong> <br>
    <b><u>Amin Jadidi</u></b>, Mohammad Arjomand, Hamid Sarbazi-Azad<br>
    <i> The IEEE/ACM International Symposium on Low Power Electronics and Design <b><span style="color: FireBrick ">(ISLPED)</span></b>, August 1–3, 2011.</i> <br>
	<i><b><span style="color: Red">Best Paper Nominee</b> </i><br><br>
  </ul>
  </div>

  
 <!--Teaching-->
  <div class="container">
    <hr>
      <h2>Teaching</h2>
	<ul>
	
    <li>Teaching Assistant, Introduction to C++ Programming,  Fall 2012 <br>
    <li>Teaching Assistant, Discrete Mathematics for Computer Science, Spring 2013 <br>  
    <li>Teaching Assistant, Introduction to System Programming, Fall 2013 <br>
    <li>Teaching Assistant, Digital Design: Theory and Practice, Spring 2016<br>
    <li>Teaching Assistant, Digital Design: Theory and Practice, Fall 2017<br>
    <li>Teaching Assistant,  Introduction to Python Programming, Spring 2017<br>	

  </ul>
  </div>
  
</body>

</html>

