<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Inc/stm32f4xx_hal_dfsdm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_hal_dfsdm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__dfsdm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_HAL_DFSDM_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_HAL_DFSDM_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  HAL_DFSDM_CHANNEL_STATE_RESET = 0x00U, </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  HAL_DFSDM_CHANNEL_STATE_READY = 0x01U, </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  HAL_DFSDM_CHANNEL_STATE_ERROR = 0xFFU  </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}HAL_DFSDM_Channel_StateTypeDef;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___output_clock_type_def.html">   74</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a2031a00777d7aa7e913c994a55e51422">   76</a></span>&#160;  FunctionalState <a class="code" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a2031a00777d7aa7e913c994a55e51422">Activation</a>; </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a7bd3c49fa2f97a546b88316e9124f538">   77</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a7bd3c49fa2f97a546b88316e9124f538">Selection</a>;  </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#af57d81a389b3f15666f02f7811529956">   79</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___channel___output_clock_type_def.html#af57d81a389b3f15666f02f7811529956">Divider</a>;    </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___output_clock_type_def.html">DFSDM_Channel_OutputClockTypeDef</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___input_type_def.html">   86</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___input_type_def.html#ad89324f120c57d9d0ab5798a103067bb">   88</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___input_type_def.html#ad89324f120c57d9d0ab5798a103067bb">Multiplexer</a>; </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___input_type_def.html#a65a6bba10b43ce8cddd6722903af07d8">   90</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___input_type_def.html#a65a6bba10b43ce8cddd6722903af07d8">DataPacking</a>; </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___input_type_def.html#a3a93133f2585c9850c03dbec41992e7c">   92</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___input_type_def.html#a3a93133f2585c9850c03dbec41992e7c">Pins</a>;        </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___input_type_def.html">DFSDM_Channel_InputTypeDef</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#acd6b6cc79eda4a70ed78e4db134e77a5">  101</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#acd6b6cc79eda4a70ed78e4db134e77a5">Type</a>;     </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#abcd8f7e265deaade6bcc3e05578305a4">  103</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#abcd8f7e265deaade6bcc3e05578305a4">SpiClock</a>; </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html">DFSDM_Channel_SerialInterfaceTypeDef</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___awd_type_def.html">  110</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___awd_type_def.html#a1d27322f3b2c167cf410dd0934f1d958">  112</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___awd_type_def.html#a1d27322f3b2c167cf410dd0934f1d958">FilterOrder</a>;  </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___awd_type_def.html#a4334713efeca246a43eda97618899fd8">  114</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___channel___awd_type_def.html#a4334713efeca246a43eda97618899fd8">Oversampling</a>; </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___awd_type_def.html">DFSDM_Channel_AwdTypeDef</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#af2c72ad92d75db770917b2ebf1697086">  123</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___channel___output_clock_type_def.html">DFSDM_Channel_OutputClockTypeDef</a>     <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#af2c72ad92d75db770917b2ebf1697086">OutputClock</a>;     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#a9124307f228553d12c5bdc1a4f9295e4">  124</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___channel___input_type_def.html">DFSDM_Channel_InputTypeDef</a>           <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#a9124307f228553d12c5bdc1a4f9295e4">Input</a>;           </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#a67acdfda45b913652ad5d7bceb8bf15e">  125</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___channel___serial_interface_type_def.html">DFSDM_Channel_SerialInterfaceTypeDef</a> <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#a67acdfda45b913652ad5d7bceb8bf15e">SerialInterface</a>; </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#ad4b3eaf024c85ade85091892a26f4e64">  126</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___channel___awd_type_def.html">DFSDM_Channel_AwdTypeDef</a>             <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#ad4b3eaf024c85ade85091892a26f4e64">Awd</a>;             </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#a0c190e97530b02a76cce142026307092">  127</a></span>&#160;  int32_t                              <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#a0c190e97530b02a76cce142026307092">Offset</a>;          </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___init_type_def.html#a9bb244d6569940b51a0e4b9a913a50a4">  129</a></span>&#160;  uint32_t                             <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html#a9bb244d6569940b51a0e4b9a913a50a4">RightBitShift</a>;   </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html">DFSDM_Channel_InitTypeDef</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___handle_type_def.html">  136</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___handle_type_def.html#a87096fbb93531e6031c8142eacdd7bbe">  138</a></span>&#160;  DFSDM_Channel_TypeDef          *<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html#a87096fbb93531e6031c8142eacdd7bbe">Instance</a>; </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___handle_type_def.html#a67e9cae4919d033aab7b498474a4f56c">  139</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___channel___init_type_def.html">DFSDM_Channel_InitTypeDef</a>      <a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html#a67e9cae4919d033aab7b498474a4f56c">Init</a>;      </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___channel___handle_type_def.html#a90d27e65ba2fb4cb008d759031d37018">  140</a></span>&#160;  HAL_DFSDM_Channel_StateTypeDef <a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html#a90d27e65ba2fb4cb008d759031d37018">State</a>;     </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098ce">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea89cab9041acbc6e14d72c2010f84326a">  148</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea89cab9041acbc6e14d72c2010f84326a">HAL_DFSDM_FILTER_STATE_RESET</a>   = 0x00U, </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea7d9f8dbc1d25c6c22bc03a5245d773c5">  149</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea7d9f8dbc1d25c6c22bc03a5245d773c5">HAL_DFSDM_FILTER_STATE_READY</a>   = 0x01U, </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea2b11b615e6b261f3910ac46aecb63914">  150</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea2b11b615e6b261f3910ac46aecb63914">HAL_DFSDM_FILTER_STATE_REG</a>     = 0x02U, </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea00e92756a822be9104b61d7dd11aac84">  151</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea00e92756a822be9104b61d7dd11aac84">HAL_DFSDM_FILTER_STATE_INJ</a>     = 0x03U, </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea3d4278aae9ab9f00c93f6613f39f60be">  152</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea3d4278aae9ab9f00c93f6613f39f60be">HAL_DFSDM_FILTER_STATE_REG_INJ</a> = 0x04U, </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea012395014492161b0998a75534080ab8">  153</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea012395014492161b0998a75534080ab8">HAL_DFSDM_FILTER_STATE_ERROR</a>   = 0xFFU  </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}<a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098ce">HAL_DFSDM_Filter_StateTypeDef</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___regular_param_type_def.html">  159</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a2ca4c88223d828bafbd47e86331efd6b">  161</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a2ca4c88223d828bafbd47e86331efd6b">Trigger</a>;  </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a1916ecc03037ef672041dc6767e14e5f">  163</a></span>&#160;  FunctionalState <a class="code" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a1916ecc03037ef672041dc6767e14e5f">FastMode</a>; </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a4adcab8ff576fa4d705a9fe03132ce42">  164</a></span>&#160;  FunctionalState <a class="code" href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a4adcab8ff576fa4d705a9fe03132ce42">DmaMode</a>;  </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___regular_param_type_def.html">DFSDM_Filter_RegularParamTypeDef</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ac861d231c1ae705b0b64c51ffdd021a9">  172</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ac861d231c1ae705b0b64c51ffdd021a9">Trigger</a>;        </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a211503e4f438b6bac87a6eea7b0ce8e5">  174</a></span>&#160;  FunctionalState <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a211503e4f438b6bac87a6eea7b0ce8e5">ScanMode</a>;       </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a89402220a794d27d195c070451d8748a">  175</a></span>&#160;  FunctionalState <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a89402220a794d27d195c070451d8748a">DmaMode</a>;        </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#af44bb7fc52c2da45a180d955ed257b1b">  176</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#af44bb7fc52c2da45a180d955ed257b1b">ExtTrigger</a>;     </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ab0ff687df5d5200bfd1cb60f55854198">  178</a></span>&#160;  uint32_t        <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ab0ff687df5d5200bfd1cb60f55854198">ExtTriggerEdge</a>; </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html">DFSDM_Filter_InjectedParamTypeDef</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___filter_param_type_def.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a4487026369156e7bf41fc424743243bc">  187</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a4487026369156e7bf41fc424743243bc">SincOrder</a>;       </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a41a57bc18c659499de790a9941b9a0a7">  189</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a41a57bc18c659499de790a9941b9a0a7">Oversampling</a>;    </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a09c7537c423dca6f3c1178eb56c0fcc3">  191</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a09c7537c423dca6f3c1178eb56c0fcc3">IntOversampling</a>; </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___filter_param_type_def.html">DFSDM_Filter_FilterParamTypeDef</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___init_type_def.html">  198</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___init_type_def.html#a6672a1580156a159d2d7287f73495ebf">  200</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___filter___regular_param_type_def.html">DFSDM_Filter_RegularParamTypeDef</a>  <a class="code" href="struct_d_f_s_d_m___filter___init_type_def.html#a6672a1580156a159d2d7287f73495ebf">RegularParam</a>;  </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___init_type_def.html#ab44cd9cd63e7f27356f2bdceab0b5bc5">  201</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___filter___injected_param_type_def.html">DFSDM_Filter_InjectedParamTypeDef</a> <a class="code" href="struct_d_f_s_d_m___filter___init_type_def.html#ab44cd9cd63e7f27356f2bdceab0b5bc5">InjectedParam</a>; </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___init_type_def.html#aeadf01aa2b3266e0ab50c3a6cede6078">  202</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___filter___filter_param_type_def.html">DFSDM_Filter_FilterParamTypeDef</a>   <a class="code" href="struct_d_f_s_d_m___filter___init_type_def.html#aeadf01aa2b3266e0ab50c3a6cede6078">FilterParam</a>;   </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___init_type_def.html">DFSDM_Filter_InitTypeDef</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html">  208</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#ad9cce72eef13a109703e688d11634cc7">  210</a></span>&#160;  DFSDM_Filter_TypeDef          *<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#ad9cce72eef13a109703e688d11634cc7">Instance</a>;           </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#abd090d7e5b7c34f8cf339b9925c89ef3">  211</a></span>&#160;  <a class="code" href="struct_d_f_s_d_m___filter___init_type_def.html">DFSDM_Filter_InitTypeDef</a>      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#abd090d7e5b7c34f8cf339b9925c89ef3">Init</a>;                </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a8a60fb1b4ca8baafbc40a47c4bea9cdf">  212</a></span>&#160;  <a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a>             *<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a8a60fb1b4ca8baafbc40a47c4bea9cdf">hdmaReg</a>;            </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a8091f06c5ad766d01d8b9b643ceff905">  213</a></span>&#160;  <a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a>             *<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a8091f06c5ad766d01d8b9b643ceff905">hdmaInj</a>;            </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a08954db461f2d66ed6090355243d2ebe">  214</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a08954db461f2d66ed6090355243d2ebe">RegularContMode</a>;     </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#abb70d94c210dc8363ed23a914e7145d2">  215</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#abb70d94c210dc8363ed23a914e7145d2">RegularTrigger</a>;      </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#ae97438b4a70a391279cc58ba1f4d30f0">  216</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#ae97438b4a70a391279cc58ba1f4d30f0">InjectedTrigger</a>;     </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a38ce95466252a9a82aace6a4f683fe36">  217</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a38ce95466252a9a82aace6a4f683fe36">ExtTriggerEdge</a>;      </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a1db671765916d81a4c8f45ae2745b135">  218</a></span>&#160;  FunctionalState               <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a1db671765916d81a4c8f45ae2745b135">InjectedScanMode</a>;    </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#ad458eda9a875f82d986d64e2b668cfac">  219</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#ad458eda9a875f82d986d64e2b668cfac">InjectedChannelsNbr</a>; </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a9a48e99288592101ce4354d3d938ba12">  220</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a9a48e99288592101ce4354d3d938ba12">InjConvRemaining</a>;    </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a9109c8ae38717aee518d6fb6ca851146">  221</a></span>&#160;  <a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098ce">HAL_DFSDM_Filter_StateTypeDef</a> <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a9109c8ae38717aee518d6fb6ca851146">State</a>;               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___handle_type_def.html#a7cf65d50aa604d4d65200217261b104a">  222</a></span>&#160;  uint32_t                      <a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html#a7cf65d50aa604d4d65200217261b104a">ErrorCode</a>;           </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html">  228</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#af92471f1789fa363093b160b27d0c27b">  230</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#af92471f1789fa363093b160b27d0c27b">DataSource</a>;      </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#aeebbb40d0563c0b0becaa1c32131db79">  232</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#aeebbb40d0563c0b0becaa1c32131db79">Channel</a>;         </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a6cf503e31810bd1f859edbdadae8f9bf">  234</a></span>&#160;  int32_t  <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a6cf503e31810bd1f859edbdadae8f9bf">HighThreshold</a>;   </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a09da5b2fe050fe41953cebcc79d4f110">  236</a></span>&#160;  int32_t  <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a09da5b2fe050fe41953cebcc79d4f110">LowThreshold</a>;    </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a4109eb444ca912cf86894dcdcf6a0c4d">  238</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a4109eb444ca912cf86894dcdcf6a0c4d">HighBreakSignal</a>; </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#ab6cf726cf8bcbbe25b99d23785b2566d">  240</a></span>&#160;  uint32_t <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html#ab6cf726cf8bcbbe25b99d23785b2566d">LowBreakSignal</a>;  </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}<a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html">DFSDM_Filter_AwdParamTypeDef</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#if defined(SYSCFG_MCHDLYCR_BSCKSEL)  </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html">  251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ac191fc033fb387179775c3aa65a98004">  253</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ac191fc033fb387179775c3aa65a98004">DFSDM1ClockIn</a>;            </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a9decf6a2cb5b66888326331ab9a9a63a">  255</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a9decf6a2cb5b66888326331ab9a9a63a">DFSDM2ClockIn</a>;            </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aedcddd667ba373ebb534e4253c826379">  257</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aedcddd667ba373ebb534e4253c826379">DFSDM1ClockOut</a>;            </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ab8fa5d1e813a02ae23c5549d9cf05a3d">  259</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ab8fa5d1e813a02ae23c5549d9cf05a3d">DFSDM2ClockOut</a>;            </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a7afbb9d311be09dbb1509cbbcf629cab">  261</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a7afbb9d311be09dbb1509cbbcf629cab">DFSDM1BitClkDistribution</a>; </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#af788b65dd2e73b7e3ea271f16bf3613e">  265</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#af788b65dd2e73b7e3ea271f16bf3613e">DFSDM2BitClkDistribution</a>; </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aca87fed728c1ee6f41ef01b3f2f6f511">  271</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aca87fed728c1ee6f41ef01b3f2f6f511">DFSDM1DataDistribution</a>;   </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a14c0928c96df998a5f0dfa218afeb0ef">  273</a></span>&#160;  uint32_t  <a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a14c0928c96df998a5f0dfa218afeb0ef">DFSDM2DataDistribution</a>;  </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}<a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html">DFSDM_MultiChannelConfigTypeDef</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* SYSCFG_MCHDLYCR_BSCKSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* End of exported types -----------------------------------------------------*/</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM    0x00000000U             </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO     DFSDM_CHCFGR1_CKOUTSRC  </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_EXTERNAL_INPUTS        0x00000000U             </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_INTERNAL_REGISTER      DFSDM_CHCFGR1_DATMPX_1  </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_STANDARD_MODE          0x00000000U             </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_INTERLEAVED_MODE       DFSDM_CHCFGR1_DATPACK_0 </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_DUAL_MODE              DFSDM_CHCFGR1_DATPACK_1 </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SAME_CHANNEL_PINS      0x00000000U             </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS DFSDM_CHCFGR1_CHINSEL   </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_RISING             0x00000000U             </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_FALLING            DFSDM_CHCFGR1_SITP_0    </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_MANCHESTER_RISING      DFSDM_CHCFGR1_SITP_1    </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_MANCHESTER_FALLING     DFSDM_CHCFGR1_SITP      </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL              0x00000000U              </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL              DFSDM_CHCFGR1_SPICKSEL_0 </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING DFSDM_CHCFGR1_SPICKSEL_1 </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING  DFSDM_CHCFGR1_SPICKSEL   </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_FASTSINC_ORDER         0x00000000U              </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SINC1_ORDER            DFSDM_CHAWSCDR_AWFORD_0  </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SINC2_ORDER            DFSDM_CHAWSCDR_AWFORD_1  </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_SINC3_ORDER            DFSDM_CHAWSCDR_AWFORD    </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SW_TRIGGER              0x00000000U              </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SYNC_TRIGGER            0x00000001U              </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIGGER             0x00000002U              </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx) </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* Trigger for stm32f413xx and STM32f423xx devices */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM1_TRGO  0x00000000U                                       </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM3_TRGO  DFSDM_FLTCR1_JEXTSEL_0                            </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM8_TRGO  DFSDM_FLTCR1_JEXTSEL_1                            </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM10_OC1  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_1) </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM2_TRGO  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_1) </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM4_TRGO  DFSDM_FLTCR1_JEXTSEL_2                            </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM11_OC1  DFSDM_FLTCR1_JEXTSEL_2                            </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM6_TRGO  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_2) </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM7_TRGO  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_2) </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_EXTI11     (DFSDM_FLTCR1_JEXTSEL_1 | DFSDM_FLTCR1_JEXTSEL_2) </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_EXTI15     DFSDM_FLTCR1_JEXTSEL                              </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* Trigger for stm32f412xx devices */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM1_TRGO  0x00000000U                                       </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM3_TRGO  DFSDM_FLTCR1_JEXTSEL_0                            </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM8_TRGO  DFSDM_FLTCR1_JEXTSEL_1                            </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM10_OC1  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_1) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM4_TRGO  DFSDM_FLTCR1_JEXTSEL_2                            </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_TIM6_TRGO  (DFSDM_FLTCR1_JEXTSEL_0 | DFSDM_FLTCR1_JEXTSEL_2) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_EXTI11     (DFSDM_FLTCR1_JEXTSEL_1 | DFSDM_FLTCR1_JEXTSEL_2) </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_EXTI15     DFSDM_FLTCR1_JEXTSEL                              </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_RISING_EDGE  DFSDM_FLTCR1_JEXTEN_0    </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_FALLING_EDGE DFSDM_FLTCR1_JEXTEN_1    </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_EXT_TRIG_BOTH_EDGES   DFSDM_FLTCR1_JEXTEN      </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_FASTSINC_ORDER        0x00000000U                                 </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SINC1_ORDER           DFSDM_FLTFCR_FORD_0                         </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SINC2_ORDER           DFSDM_FLTFCR_FORD_1                         </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SINC3_ORDER           (DFSDM_FLTFCR_FORD_0 | DFSDM_FLTFCR_FORD_1) </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SINC4_ORDER           DFSDM_FLTFCR_FORD_2                         </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_SINC5_ORDER           (DFSDM_FLTFCR_FORD_0 | DFSDM_FLTFCR_FORD_2) </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_AWD_FILTER_DATA       0x00000000U             </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_AWD_CHANNEL_DATA      DFSDM_FLTCR1_AWFSEL     </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_ERROR_NONE             0x00000000U            </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_ERROR_REGULAR_OVERRUN  0x00000001U            </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_ERROR_INJECTED_OVERRUN 0x00000002U            </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define DFSDM_FILTER_ERROR_DMA              0x00000003U            </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define DFSDM_NO_BREAK_SIGNAL               0x00000000U            </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define DFSDM_BREAK_SIGNAL_0                0x00000001U            </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define DFSDM_BREAK_SIGNAL_1                0x00000002U            </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define DFSDM_BREAK_SIGNAL_2                0x00000004U            </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define DFSDM_BREAK_SIGNAL_3                0x00000008U            </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFSDM Channels ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* The DFSDM channels are defined as follows:</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">   - in 16-bit LSB the channel mask is set</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">   - in 16-bit MSB the channel number is set</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">   e.g. for channel 3 definition:</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">        - the channel mask is 0x00000008 (bit 3 is set)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">        - the channel number 3 is 0x00030000 </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">        --&gt; Consequently, channel 3 definition is 0x00000008 | 0x00030000 = 0x00030008 */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_0                     0x00000001U</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_1                     0x00010002U</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_2                     0x00020004U</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_3                     0x00030008U</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_4                     0x00040010U            </span><span class="comment">/* only for stmm32f413xx and stm32f423xx devices */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_5                     0x00050020U            </span><span class="comment">/* only for stmm32f413xx and stm32f423xx devices */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_6                     0x00060040U            </span><span class="comment">/* only for stmm32f413xx and stm32f423xx devices */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define DFSDM_CHANNEL_7                     0x00070080U            </span><span class="comment">/* only for stmm32f413xx and stm32f423xx devices */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define DFSDM_CONTINUOUS_CONV_OFF            0x00000000U           </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define DFSDM_CONTINUOUS_CONV_ON             0x00000001U           </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define DFSDM_AWD_HIGH_THRESHOLD            0x00000000U            </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define DFSDM_AWD_LOW_THRESHOLD             0x00000001U            </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#if defined(SYSCFG_MCHDLYCR_BSCKSEL)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define DFSDM1_CKOUT_DFSDM2_CKOUT           0x00000080U</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define DFSDM1_CKOUT_DFSDM1                 0x00000000U</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define DFSDM2_CKOUT_DFSDM2_CKOUT           0x00040000U</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define DFSDM2_CKOUT_DFSDM2                 0x00000000U  </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define DFSDM1_CKIN_DFSDM2_CKOUT            0x00000040U</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define DFSDM1_CKIN_PAD                     0x00000000U</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define DFSDM2_CKIN_DFSDM2_CKOUT            0x00020000U</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define DFSDM2_CKIN_PAD                     0x00000000U</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define DFSDM1_T4_OC2_BITSTREAM_CKIN0       0x00000000U                   </span><span class="comment">/* TIM4_OC2 to CLKIN0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define DFSDM1_T4_OC2_BITSTREAM_CKIN2       SYSCFG_MCHDLYCR_DFSDM1CK02SEL </span><span class="comment">/* TIM4_OC2 to CLKIN2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define DFSDM1_T4_OC1_BITSTREAM_CKIN3       SYSCFG_MCHDLYCR_DFSDM1CK13SEL </span><span class="comment">/* TIM4_OC1 to CLKIN3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define DFSDM1_T4_OC1_BITSTREAM_CKIN1       0x00000000U                   </span><span class="comment">/* TIM4_OC1 to CLKIN1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC4_BITSTREAM_CKIN0       0x00000000U                   </span><span class="comment">/* TIM3_OC4 to CKIN0 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC4_BITSTREAM_CKIN4       SYSCFG_MCHDLYCR_DFSDM2CK04SEL </span><span class="comment">/* TIM3_OC4 to CKIN4 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC3_BITSTREAM_CKIN5       SYSCFG_MCHDLYCR_DFSDM2CK15SEL </span><span class="comment">/* TIM3_OC3 to CKIN5 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC3_BITSTREAM_CKIN1       0x00000000U                   </span><span class="comment">/* TIM3_OC3 to CKIN1 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC2_BITSTREAM_CKIN6       SYSCFG_MCHDLYCR_DFSDM2CK26SEL </span><span class="comment">/* TIM3_OC2to CKIN6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC2_BITSTREAM_CKIN2       0x00000000U                   </span><span class="comment">/* TIM3_OC2 to CKIN2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC1_BITSTREAM_CKIN3       0x00000000U                   </span><span class="comment">/* TIM3_OC1 to CKIN3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define DFSDM2_T3_OC1_BITSTREAM_CKIN7       SYSCFG_MCHDLYCR_DFSDM2CK37SEL </span><span class="comment">/* TIM3_OC1 to CKIN7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define DFSDM1_DATIN0_TO_DATIN0_PAD       0x00000000U</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define DFSDM1_DATIN0_TO_DATIN1_PAD       SYSCFG_MCHDLYCR_DFSDM1D0SEL</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define DFSDM1_DATIN2_TO_DATIN2_PAD       0x00000000U</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define DFSDM1_DATIN2_TO_DATIN3_PAD       SYSCFG_MCHDLYCR_DFSDM1D2SEL</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN0_TO_DATIN0_PAD       0x00000000U</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN0_TO_DATIN1_PAD       SYSCFG_MCHDLYCR_DFSDM2D0SEL</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN2_TO_DATIN2_PAD       0x00000000U</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN2_TO_DATIN3_PAD       SYSCFG_MCHDLYCR_DFSDM2D2SEL</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN4_TO_DATIN4_PAD       0x00000000U</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN4_TO_DATIN5_PAD       SYSCFG_MCHDLYCR_DFSDM2D4SEL </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN6_TO_DATIN6_PAD       0x00000000U </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define DFSDM2_DATIN6_TO_DATIN7_PAD       SYSCFG_MCHDLYCR_DFSDM2D6SEL </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define HAL_MCHDLY_CLOCK_DFSDM2       SYSCFG_MCHDLYCR_MCHDLY2EN</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define HAL_MCHDLY_CLOCK_DFSDM1       SYSCFG_MCHDLYCR_MCHDLY1EN</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CKIN_PAD           0x00040000U</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CKIN_DM            SYSCFG_MCHDLYCR_DFSDM2CFG</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CKIN_PAD           0x00000000U</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CKIN_DM            SYSCFG_MCHDLYCR_DFSDM1CFG</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CKOUT_DFSDM2       0x10000000U</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CKOUT_M27          SYSCFG_MCHDLYCR_DFSDM2CKOSEL</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CKOUT_DFSDM1       0x00000000U</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CKOUT_M27          SYSCFG_MCHDLYCR_DFSDM1CKOSEL</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define HAL_DATAIN0_DFSDM2_PAD        0x10000000U</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define HAL_DATAIN0_DFSDM2_DATAIN1    SYSCFG_MCHDLYCR_DFSDM2D0SEL</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define HAL_DATAIN0_DFSDM1_PAD        0x00000000U</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define HAL_DATAIN0_DFSDM1_DATAIN1    SYSCFG_MCHDLYCR_DFSDM1D0SEL</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define HAL_DATAIN2_DFSDM2_PAD        0x10000000U</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define HAL_DATAIN2_DFSDM2_DATAIN3    SYSCFG_MCHDLYCR_DFSDM2D2SEL</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define HAL_DATAIN2_DFSDM1_PAD        0x00000000U</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define HAL_DATAIN2_DFSDM1_DATAIN3    SYSCFG_MCHDLYCR_DFSDM1D2SEL</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define HAL_DATAIN4_DFSDM2_PAD        0x00000000U</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define HAL_DATAIN4_DFSDM2_DATAIN5    SYSCFG_MCHDLYCR_DFSDM2D4SEL</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define HAL_DATAIN6_DFSDM2_PAD        0x00000000U</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define HAL_DATAIN6_DFSDM2_DATAIN7    SYSCFG_MCHDLYCR_DFSDM2D6SEL</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CLKIN0_TIM4OC2      0x01000000U</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CLKIN2_TIM4OC2      SYSCFG_MCHDLYCR_DFSDM1CK02SEL</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CLKIN1_TIM4OC1      0x02000000U</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define HAL_DFSDM1_CLKIN3_TIM4OC1      SYSCFG_MCHDLYCR_DFSDM1CK13SEL</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN0_TIM3OC4      0x04000000U</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN4_TIM3OC4      SYSCFG_MCHDLYCR_DFSDM2CK04SEL</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN1_TIM3OC3      0x08000000U</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN5_TIM3OC3      SYSCFG_MCHDLYCR_DFSDM2CK15SEL</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN2_TIM3OC2      0x10000000U</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN6_TIM3OC2      SYSCFG_MCHDLYCR_DFSDM2CK26SEL</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN3_TIM3OC1      0x00000000U</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define HAL_DFSDM2_CLKIN7_TIM3OC1      SYSCFG_MCHDLYCR_DFSDM2CK37SEL</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_MCHDLYCR_BSCKSEL*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* End of exported constants -------------------------------------------------*/</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/* Exported macros -----------------------------------------------------------*/</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define __HAL_DFSDM_CHANNEL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_DFSDM_CHANNEL_STATE_RESET)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define __HAL_DFSDM_FILTER_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_DFSDM_FILTER_STATE_RESET)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* End of exported macros ----------------------------------------------------*/</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/* Channel initialization and de-initialization functions *********************/</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group1___channel.html#gaf28ffcd8b0d5ffaacacc7172ed98627e">HAL_DFSDM_ChannelInit</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group1___channel.html#ga2332d420830e12947acd23e1dde2c291">HAL_DFSDM_ChannelDeInit</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group1___channel.html#gabb505c1d8c5289b87c5b9a2bb0f3732e">HAL_DFSDM_ChannelMspInit</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group1___channel.html#ga888708ab32bed40441958b152bf99cfe">HAL_DFSDM_ChannelMspDeInit</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* Channel operation functions ************************************************/</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga3f35c6324c4a81607a02966d485cf2a1">HAL_DFSDM_ChannelCkabStart</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaeba9fb6e581c63259eae9e8ece2fe04e">HAL_DFSDM_ChannelCkabStart_IT</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaec01b0e749307a44a81031f3c0477697">HAL_DFSDM_ChannelCkabStop</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga61ab9f2b9751b5b8188ddc95a6e169bb">HAL_DFSDM_ChannelCkabStop_IT</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga131659d22dd4d04ac2fa821e15354959">HAL_DFSDM_ChannelScdStart</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel, uint32_t Threshold, uint32_t BreakSignal);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga34a165ae549e41e079381a4446b5abb3">HAL_DFSDM_ChannelScdStart_IT</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel, uint32_t Threshold, uint32_t BreakSignal);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaa2d5a663da5dfc068f4a4e78552f2458">HAL_DFSDM_ChannelScdStop</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gafce3176eb397de3f3a4ea81b175e31dd">HAL_DFSDM_ChannelScdStop_IT</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;int16_t           <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga69985363af63e4a9f8ae8fc4fa6d4619">HAL_DFSDM_ChannelGetAwdValue</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaba6e82154aa75034e6b5d732e25c00ab">HAL_DFSDM_ChannelModifyOffset</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel, int32_t Offset);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gae16e3eee2654dbc713fac485628bd4fa">HAL_DFSDM_ChannelPollForCkab</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel, uint32_t Timeout);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gac175507d6bc776153d81dae44473b8f7">HAL_DFSDM_ChannelPollForScd</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel, uint32_t Timeout);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga60eedd605e357cff34029c35922988ec">HAL_DFSDM_ChannelCkabCallback</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group2___channel.html#gac5980eef7525a99c9e6c7429171f15f2">HAL_DFSDM_ChannelScdCallback</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* Channel state function *****************************************************/</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;HAL_DFSDM_Channel_StateTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___channel.html#ga1557e06cb9b288eb0cebf557d510ad25">HAL_DFSDM_ChannelGetState</a>(<a class="code" href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a> *hdfsdm_channel);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/* Filter initialization and de-initialization functions *********************/</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group1___filter.html#gac472a795048579a842fd4d86fc88069a">HAL_DFSDM_FilterInit</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group1___filter.html#gaea6f2756cd3ac0834dc253aadcbed6bc">HAL_DFSDM_FilterDeInit</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group1___filter.html#ga005c02ded0f81f64452cfb7091e1889b">HAL_DFSDM_FilterMspInit</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group1___filter.html#ga5769248f0c5ac91eaad102e167adc4af">HAL_DFSDM_FilterMspDeInit</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* Filter control functions *********************/</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___filter.html#ga066f14b526efd7bc93e05060018e767a">HAL_DFSDM_FilterConfigRegChannel</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter,</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;                                                   uint32_t                    Channel,</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                                   uint32_t                    ContinuousMode);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group2___filter.html#gac63a2ff19eecb217b20a32712df32520">HAL_DFSDM_FilterConfigInjChannel</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                                   uint32_t                    Channel);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* Filter operation functions *********************/</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga10cbc496c5d3ae7180e5e93493d5257a">HAL_DFSDM_FilterRegularStart</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaf997e42d57f630d8ac863fa4b54d538a">HAL_DFSDM_FilterRegularStart_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga6c8d99fd304a59141ca03edd89054743">HAL_DFSDM_FilterRegularStart_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, int32_t *pData, uint32_t Length);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga5719de1d07a37303afcceb59c1035633">HAL_DFSDM_FilterRegularMsbStart_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, int16_t *pData, uint32_t Length);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga73c267749d7847a98f64a46cc6a02e95">HAL_DFSDM_FilterRegularStop</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga18044c894aca5678a0323ec34f702f79">HAL_DFSDM_FilterRegularStop_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga84633b5731568baffe9b853b32a3d8b6">HAL_DFSDM_FilterRegularStop_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gab317753f70804a0c439405c8c837e8fd">HAL_DFSDM_FilterInjectedStart</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaa0a1656c691c65ad10cfed87732abcef">HAL_DFSDM_FilterInjectedStart_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga1d79b2b636907d46875ae2314caaad1c">HAL_DFSDM_FilterInjectedStart_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, int32_t *pData, uint32_t Length);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga607644833d6554367360f76815476bcc">HAL_DFSDM_FilterInjectedMsbStart_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, int16_t *pData, uint32_t Length);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gad5d6c5ea4b430cd7fbfa35606bf81c46">HAL_DFSDM_FilterInjectedStop</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gab8b64d6fc0d81a58d74afcdc31977bb0">HAL_DFSDM_FilterInjectedStop_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga7049c571fc0323c224b2e6fc25958369">HAL_DFSDM_FilterInjectedStop_DMA</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga283c684998ff0679e7315cabac51b30c">HAL_DFSDM_FilterAwdStart_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter,</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                              <a class="code" href="struct_d_f_s_d_m___filter___awd_param_type_def.html">DFSDM_Filter_AwdParamTypeDef</a>* awdParam);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga634f31be4f50f369381d7e5cb806bece">HAL_DFSDM_FilterAwdStop_IT</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gabe449dfca941147d84ac8e0615092643">HAL_DFSDM_FilterExdStart</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t Channel);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga448d2529f7c31dea7c18561677731d6c">HAL_DFSDM_FilterExdStop</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;int32_t  <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga64bb25a57dd27f82f5561590d4ca28d8">HAL_DFSDM_FilterGetRegularValue</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t* Channel);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;int32_t  <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2da060358092fca6e500d6953d351db8">HAL_DFSDM_FilterGetInjectedValue</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t* Channel);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;int32_t  <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga4272266095f0e91ed74834c52f1dcc84">HAL_DFSDM_FilterGetExdMaxValue</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t* Channel);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;int32_t  <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gace85f242c31611d5955626062a7fe77a">HAL_DFSDM_FilterGetExdMinValue</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t* Channel);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;uint32_t <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaab41c7f7ad28bc90a57ac93cc308bedc">HAL_DFSDM_FilterGetConvTimeValue</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2ae4d3434c5fcd4e6991297cd298c1a4">HAL_DFSDM_IRQHandler</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga5a8033a7c38fc709d8c9e45d24526980">HAL_DFSDM_FilterPollForRegConversion</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t Timeout);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;HAL_StatusTypeDef <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga8a5ecba4e615ebcdc8524056a3dedbdf">HAL_DFSDM_FilterPollForInjConversion</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t Timeout);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga06621b6d32ad1a8bfa669e6d72a3ccf5">HAL_DFSDM_FilterRegConvCpltCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gad64d5a395df672c8008e08dd320a1b62">HAL_DFSDM_FilterRegConvHalfCpltCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2fa70d502eca29eb7c979b743f42ece6">HAL_DFSDM_FilterInjConvCpltCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#gafcb158095e08c423d88eae62652b9ebc">HAL_DFSDM_FilterInjConvHalfCpltCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga518cdb7b251549e39eb7fb34d7496270">HAL_DFSDM_FilterAwdCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter, uint32_t Channel, uint32_t Threshold);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga6ffa9cc7d62c352c25293782f6d76957">HAL_DFSDM_FilterErrorCallback</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* Filter state functions *****************************************************/</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<a class="code" href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098ce">HAL_DFSDM_Filter_StateTypeDef</a> <a class="code" href="group___d_f_s_d_m___exported___functions___group4___filter.html#ga49d1339edd2b22aa01f0932842bbe42b">HAL_DFSDM_FilterGetState</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;uint32_t                      <a class="code" href="group___d_f_s_d_m___exported___functions___group4___filter.html#ga37c70d19fe7d761e3c131e93046df2ac">HAL_DFSDM_FilterGetError</a>(<a class="code" href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a> *hdfsdm_filter);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#if defined(SYSCFG_MCHDLYCR_BSCKSEL)</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gae7404913aca546586ada74f489082f5e">HAL_DFSDM_ConfigMultiChannelDelay</a>(<a class="code" href="struct_d_f_s_d_m___multi_channel_config_type_def.html">DFSDM_MultiChannelConfigTypeDef</a>* mchdlystruct);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga5c4efe9470b4cd08fe6cfddb090fe613">HAL_DFSDM_BitstreamClock_Start</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gaf2aeaac74d3837078bdb0708c81f0754">HAL_DFSDM_BitstreamClock_Stop</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gaf9d8170b00c334c295be7d52ea3c9bf1">HAL_DFSDM_DisableDelayClock</a>(uint32_t MCHDLY);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga974eff75c8b887d0d12fe0ca809a398d">HAL_DFSDM_EnableDelayClock</a>(uint32_t MCHDLY);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga6cbb75223a0f9cf5046cb78f0e8f6314">HAL_DFSDM_ClockIn_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga3e3ff7345f3d8ea692b22319061e7299">HAL_DFSDM_ClockOut_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gab7e36d074da3c9ab25fd47da4756d91c">HAL_DFSDM_DataIn0_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga2e6beeeb425e29d1a950b371e81e78fd">HAL_DFSDM_DataIn2_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gacd85e4e7b40dd84b5b0b1266e5908fe9">HAL_DFSDM_DataIn4_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#gadd3eee1ffd47d855d8488fa2fbbebc23">HAL_DFSDM_DataIn6_SourceSelection</a>(uint32_t source);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga0cf4fdd4bdf6b45b87bdf799d93ce5c4">HAL_DFSDM_BitStreamClkDistribution_Config</a>(uint32_t source);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_MCHDLYCR_BSCKSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* End of exported functions -------------------------------------------------*/</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_OUTPUT_CLOCK(CLOCK)          (((CLOCK) == DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM) || \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                                       ((CLOCK) == DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO))</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(DIVIDER) ((2U &lt;= (DIVIDER)) &amp;&amp; ((DIVIDER) &lt;= 256U))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_INPUT(INPUT)                 (((INPUT) == DFSDM_CHANNEL_EXTERNAL_INPUTS) || \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                                                       ((INPUT) == DFSDM_CHANNEL_INTERNAL_REGISTER))</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_DATA_PACKING(MODE)           (((MODE) == DFSDM_CHANNEL_STANDARD_MODE) || \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CHANNEL_INTERLEAVED_MODE) || \</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CHANNEL_DUAL_MODE))</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_INPUT_PINS(PINS)             (((PINS) == DFSDM_CHANNEL_SAME_CHANNEL_PINS) || \</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                                       ((PINS) == DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_SERIAL_INTERFACE_TYPE(MODE)  (((MODE) == DFSDM_CHANNEL_SPI_RISING) || \</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CHANNEL_SPI_FALLING) || \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CHANNEL_MANCHESTER_RISING) || \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CHANNEL_MANCHESTER_FALLING))</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_SPI_CLOCK(TYPE)              (((TYPE) == DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL) || \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                                       ((TYPE) == DFSDM_CHANNEL_SPI_CLOCK_INTERNAL) || \</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">                                                       ((TYPE) == DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING) || \</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                                       ((TYPE) == DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_RISING))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_FILTER_ORDER(ORDER)          (((ORDER) == DFSDM_CHANNEL_FASTSINC_ORDER) || \</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_CHANNEL_SINC1_ORDER) || \</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_CHANNEL_SINC2_ORDER) || \</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_CHANNEL_SINC3_ORDER))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(RATIO)       ((1U &lt;= (RATIO)) &amp;&amp; ((RATIO) &lt;= 32U))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_OFFSET(VALUE)                 ((-8388608 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 8388607))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(VALUE)        ((VALUE) &lt;= 0x1FU)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define IS_DFSDM_CHANNEL_SCD_THRESHOLD(VALUE)          ((VALUE) &lt;= 0xFFU)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_REG_TRIGGER(TRIG)             (((TRIG) == DFSDM_FILTER_SW_TRIGGER) || \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_SYNC_TRIGGER))</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_INJ_TRIGGER(TRIG)             (((TRIG) == DFSDM_FILTER_SW_TRIGGER) || \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_SYNC_TRIGGER) || \</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIGGER))</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#if defined (STM32F413xx) || defined (STM32F423xx)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_EXT_TRIG(TRIG)                (((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM1_TRGO) || \</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM3_TRGO) || \</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM8_TRGO) || \</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM10_OC1) || \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM2_TRGO) || \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM4_TRGO) || \</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM11_OC1) || \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM6_TRGO) || \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_EXTI11)    || \</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_EXTI15))</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define IS_DFSDM_DELAY_CLOCK(CLOCK)                     (((CLOCK) == HAL_MCHDLY_CLOCK_DFSDM2) || \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                                         ((CLOCK) == HAL_MCHDLY_CLOCK_DFSDM1)) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_EXT_TRIG(TRIG)                (((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM1_TRGO) || \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM3_TRGO) || \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM8_TRGO) || \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM10_OC1) || \</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM4_TRGO) || \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_TIM6_TRGO) || \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_EXTI11) || \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                                                       ((TRIG) == DFSDM_FILTER_EXT_TRIG_EXTI15))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_EXT_TRIG_EDGE(EDGE)           (((EDGE) == DFSDM_FILTER_EXT_TRIG_RISING_EDGE)  || \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">                                                       ((EDGE) == DFSDM_FILTER_EXT_TRIG_FALLING_EDGE)  || \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                                                       ((EDGE) == DFSDM_FILTER_EXT_TRIG_BOTH_EDGES))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_SINC_ORDER(ORDER)             (((ORDER) == DFSDM_FILTER_FASTSINC_ORDER) || \</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_FILTER_SINC1_ORDER) || \</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_FILTER_SINC2_ORDER) || \</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_FILTER_SINC3_ORDER) || \</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_FILTER_SINC4_ORDER) || \</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">                                                       ((ORDER) == DFSDM_FILTER_SINC5_ORDER))</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_OVS_RATIO(RATIO)               ((1U &lt;= (RATIO)) &amp;&amp; ((RATIO) &lt;= 1024U))</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(RATIO)    ((1U &lt;= (RATIO)) &amp;&amp; ((RATIO) &lt;= 256U))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_AWD_DATA_SOURCE(DATA)         (((DATA) == DFSDM_FILTER_AWD_FILTER_DATA)  || \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                                       ((DATA) == DFSDM_FILTER_AWD_CHANNEL_DATA))</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define IS_DFSDM_FILTER_AWD_THRESHOLD(VALUE)           ((-8388608 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 8388607))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define IS_DFSDM_BREAK_SIGNALS(VALUE)                  ((VALUE) &lt;= 0x0FU)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define IS_DFSDM_REGULAR_CHANNEL(CHANNEL)             (((CHANNEL) == DFSDM_CHANNEL_0)  || \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_1)  || \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_2)  || \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_3)  || \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_4)  || \</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_5)  || \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_6)  || \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_7))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define IS_DFSDM_INJECTED_CHANNEL(CHANNEL)            (((CHANNEL) != 0U) &amp;&amp; ((CHANNEL) &lt;= 0x000F00FFU))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define IS_DFSDM_REGULAR_CHANNEL(CHANNEL)             (((CHANNEL) == DFSDM_CHANNEL_0)  || \</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_1)  || \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_2)  || \</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">                                                       ((CHANNEL) == DFSDM_CHANNEL_3))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define IS_DFSDM_INJECTED_CHANNEL(CHANNEL)            (((CHANNEL) != 0U) &amp;&amp; ((CHANNEL) &lt;= 0x0003000FU))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define IS_DFSDM_CONTINUOUS_MODE(MODE)                (((MODE) == DFSDM_CONTINUOUS_CONV_OFF)  || \</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">                                                       ((MODE) == DFSDM_CONTINUOUS_CONV_ON))</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#if defined(DFSDM2_Channel0)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define IS_DFSDM1_CHANNEL_INSTANCE(INSTANCE)          (((INSTANCE) == DFSDM1_Channel0) || \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == DFSDM1_Channel1) || \</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == DFSDM1_Channel2) || \</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == DFSDM1_Channel3))</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define IS_DFSDM1_FILTER_INSTANCE(INSTANCE)          (((INSTANCE) == DFSDM1_Filter0) || \</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == DFSDM1_Filter1)) </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM2_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#if defined(SYSCFG_MCHDLYCR_BSCKSEL)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define IS_DFSDM_CLOCKIN_SELECTION(SELECTION)           (((SELECTION) == HAL_DFSDM2_CKIN_PAD) || \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM2_CKIN_DM)  || \</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM1_CKIN_PAD) || \</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM1_CKIN_DM)) </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define IS_DFSDM_CLOCKOUT_SELECTION(SELECTION)         (((SELECTION) == HAL_DFSDM2_CKOUT_DFSDM2) || \</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM2_CKOUT_M27)    || \</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM1_CKOUT_DFSDM1) || \</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DFSDM1_CKOUT_M27)) </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define IS_DFSDM_DATAIN0_SRC_SELECTION(SELECTION)        (((SELECTION) == HAL_DATAIN0_DFSDM2_PAD)    || \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN0_DFSDM2_DATAIN1) || \</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN0_DFSDM1_PAD)     || \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN0_DFSDM1_DATAIN1))</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define IS_DFSDM_DATAIN2_SRC_SELECTION(SELECTION)        (((SELECTION) == HAL_DATAIN2_DFSDM2_PAD)    || \</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN2_DFSDM2_DATAIN3) || \</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN2_DFSDM1_PAD)     || \</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN2_DFSDM1_DATAIN3))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define IS_DFSDM_DATAIN4_SRC_SELECTION(SELECTION)        (((SELECTION) == HAL_DATAIN4_DFSDM2_PAD)    || \</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN4_DFSDM2_DATAIN5))</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define IS_DFSDM_DATAIN6_SRC_SELECTION(SELECTION)         (((SELECTION) == HAL_DATAIN6_DFSDM2_PAD)    || \</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">                                                          ((SELECTION) == HAL_DATAIN6_DFSDM2_DATAIN7))</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define IS_DFSDM_BITSTREM_CLK_DISTRIBUTION(DISTRIBUTION) (((DISTRIBUTION) == HAL_DFSDM1_CLKIN0_TIM4OC2) || \</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM1_CLKIN2_TIM4OC2) || \</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM1_CLKIN1_TIM4OC1) || \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM1_CLKIN3_TIM4OC1) || \</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN0_TIM3OC4) || \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN4_TIM3OC4) || \</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN1_TIM3OC3)|| \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN5_TIM3OC3) || \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN2_TIM3OC2) || \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN6_TIM3OC2) || \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN3_TIM3OC1)|| \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">                                                          ((DISTRIBUTION) == HAL_DFSDM2_CLKIN7_TIM3OC1))</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM1_CLKOUT(CLKOUT)                 (((CLKOUT) == DFSDM1_CKOUT_DFSDM2_CKOUT)    || \</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">                                                        ((CLKOUT) == DFSDM1_CKOUT_DFSDM1))</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM2_CLKOUT(CLKOUT)                 (((CLKOUT) == DFSDM2_CKOUT_DFSDM2_CKOUT)    || \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                                        ((CLKOUT) == DFSDM2_CKOUT_DFSDM2))   </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM1_CLKIN(CLKIN)                   (((CLKIN) == DFSDM1_CKIN_DFSDM2_CKOUT)    || \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                                        ((CLKIN) == DFSDM1_CKIN_PAD))                                   </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM2_CLKIN(CLKIN)                   (((CLKIN) == DFSDM2_CKIN_DFSDM2_CKOUT)    || \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">                                                        ((CLKIN) == DFSDM2_CKIN_PAD))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM1_BIT_CLK(CLK)                   (((CLK) == DFSDM1_T4_OC2_BITSTREAM_CKIN0)  || \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM1_T4_OC2_BITSTREAM_CKIN2)  || \</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM1_T4_OC1_BITSTREAM_CKIN3)  || \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM1_T4_OC1_BITSTREAM_CKIN1)  || \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">                                                        ((CLK) &lt;= 0x30U)) </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM2_BIT_CLK(CLK)                   (((CLK) == DFSDM2_T3_OC4_BITSTREAM_CKIN0)  || \</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC4_BITSTREAM_CKIN4)  || \</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC3_BITSTREAM_CKIN5)  || \</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC3_BITSTREAM_CKIN1)  || \</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC2_BITSTREAM_CKIN6)  || \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC2_BITSTREAM_CKIN2)  || \</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC1_BITSTREAM_CKIN3)  || \</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">                                                        ((CLK) == DFSDM2_T3_OC1_BITSTREAM_CKIN7)|| \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                                        ((CLK) &lt;= 0x1E000U)) </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM1_DATA_DISTRIBUTION(DISTRIBUTION)(((DISTRIBUTION) == DFSDM1_DATIN0_TO_DATIN0_PAD )|| \</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM1_DATIN0_TO_DATIN1_PAD) || \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM1_DATIN2_TO_DATIN2_PAD) || \</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM1_DATIN2_TO_DATIN3_PAD)|| \</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) &lt;= 0xCU)) </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                                      </div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define IS_DFSDM_DFSDM2_DATA_DISTRIBUTION(DISTRIBUTION)(((DISTRIBUTION) == DFSDM2_DATIN0_TO_DATIN0_PAD)|| \</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN0_TO_DATIN1_PAD)|| \</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN2_TO_DATIN2_PAD)|| \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN2_TO_DATIN3_PAD)|| \</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN4_TO_DATIN4_PAD)|| \</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN4_TO_DATIN5_PAD)|| \</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN6_TO_DATIN6_PAD)|| \</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) == DFSDM2_DATIN6_TO_DATIN7_PAD)|| \</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">                                                        ((DISTRIBUTION) &lt;= 0x1D00U))                                                                                       </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (SYSCFG_MCHDLYCR_BSCKSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* End of private macros -----------------------------------------------------*/</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_DFSDM_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gaeba9fb6e581c63259eae9e8ece2fe04e"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaeba9fb6e581c63259eae9e8ece2fe04e">HAL_DFSDM_ChannelCkabStart_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelCkabStart_IT(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to start clock absence detection in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:854</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_a9bb244d6569940b51a0e4b9a913a50a4"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#a9bb244d6569940b51a0e4b9a913a50a4">DFSDM_Channel_InitTypeDef::RightBitShift</a></div><div class="ttdeci">uint32_t RightBitShift</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:129</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gaba6e82154aa75034e6b5d732e25c00ab"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaba6e82154aa75034e6b5d732e25c00ab">HAL_DFSDM_ChannelModifyOffset</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelModifyOffset(DFSDM_Channel_HandleTypeDef *hdfsdm_channel, int32_t Offset)</div><div class="ttdoc">This function allows to modify channel offset value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1354</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___channel_html_ga888708ab32bed40441958b152bf99cfe"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___channel.html#ga888708ab32bed40441958b152bf99cfe">HAL_DFSDM_ChannelMspDeInit</a></div><div class="ttdeci">void HAL_DFSDM_ChannelMspDeInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">De-initialize the DFSDM channel MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:580</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga60eedd605e357cff34029c35922988ec"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga60eedd605e357cff34029c35922988ec">HAL_DFSDM_ChannelCkabCallback</a></div><div class="ttdeci">void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">Clock absence detection callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:955</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga1d79b2b636907d46875ae2314caaad1c"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga1d79b2b636907d46875ae2314caaad1c">HAL_DFSDM_FilterInjectedStart_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, int32_t *pData, uint32_t Length)</div><div class="ttdoc">This function allows to start injected conversion in DMA mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2346</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___output_clock_type_def_html_a7bd3c49fa2f97a546b88316e9124f538"><div class="ttname"><a href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a7bd3c49fa2f97a546b88316e9124f538">DFSDM_Channel_OutputClockTypeDef::Selection</a></div><div class="ttdeci">uint32_t Selection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:77</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga69985363af63e4a9f8ae8fc4fa6d4619"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga69985363af63e4a9f8ae8fc4fa6d4619">HAL_DFSDM_ChannelGetAwdValue</a></div><div class="ttdeci">int16_t HAL_DFSDM_ChannelGetAwdValue(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to get channel analog watchdog value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1342</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___channel_html_ga2332d420830e12947acd23e1dde2c291"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___channel.html#ga2332d420830e12947acd23e1dde2c291">HAL_DFSDM_ChannelDeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelDeInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">De-initialize the DFSDM channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:471</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga7049c571fc0323c224b2e6fc25958369"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga7049c571fc0323c224b2e6fc25958369">HAL_DFSDM_FilterInjectedStop_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop injected conversion in DMA mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2490</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea012395014492161b0998a75534080ab8"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea012395014492161b0998a75534080ab8">HAL_DFSDM_FILTER_STATE_ERROR</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:153</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga3f35c6324c4a81607a02966d485cf2a1"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga3f35c6324c4a81607a02966d485cf2a1">HAL_DFSDM_ChannelCkabStart</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelCkabStart(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to start clock absence detection in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:618</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___filter_html_gac472a795048579a842fd4d86fc88069a"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___filter.html#gac472a795048579a842fd4d86fc88069a">HAL_DFSDM_FilterInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Initialize the DFSDM filter according to the specified parameters in the DFSDM_FilterInitTypeDef stru...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1431</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gaa2d5a663da5dfc068f4a4e78552f2458"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaa2d5a663da5dfc068f4a4e78552f2458">HAL_DFSDM_ChannelScdStop</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelScdStop(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to stop short circuit detection in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1161</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_a6cf503e31810bd1f859edbdadae8f9bf"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a6cf503e31810bd1f859edbdadae8f9bf">DFSDM_Filter_AwdParamTypeDef::HighThreshold</a></div><div class="ttdeci">int32_t HighThreshold</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:234</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a8a60fb1b4ca8baafbc40a47c4bea9cdf"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a8a60fb1b4ca8baafbc40a47c4bea9cdf">DFSDM_Filter_HandleTypeDef::hdmaReg</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmaReg</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:212</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___handle_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___handle_type_def.html">DFSDM_Channel_HandleTypeDef</a></div><div class="ttdoc">DFSDM channel handle structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:136</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098ce"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098ce">HAL_DFSDM_Filter_StateTypeDef</a></div><div class="ttdeci">HAL_DFSDM_Filter_StateTypeDef</div><div class="ttdoc">HAL DFSDM Filter states definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:146</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_af92471f1789fa363093b160b27d0c27b"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#af92471f1789fa363093b160b27d0c27b">DFSDM_Filter_AwdParamTypeDef::DataSource</a></div><div class="ttdeci">uint32_t DataSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:230</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga2fa70d502eca29eb7c979b743f42ece6"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2fa70d502eca29eb7c979b743f42ece6">HAL_DFSDM_FilterInjConvCpltCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Injected conversion complete callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3038</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gace85f242c31611d5955626062a7fe77a"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gace85f242c31611d5955626062a7fe77a">HAL_DFSDM_FilterGetExdMinValue</a></div><div class="ttdeci">int32_t HAL_DFSDM_FilterGetExdMinValue(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t *Channel)</div><div class="ttdoc">This function allows to get extreme detector minimum value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2742</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___handle_type_def_html_a90d27e65ba2fb4cb008d759031d37018"><div class="ttname"><a href="struct_d_f_s_d_m___channel___handle_type_def.html#a90d27e65ba2fb4cb008d759031d37018">DFSDM_Channel_HandleTypeDef::State</a></div><div class="ttdeci">HAL_DFSDM_Channel_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:140</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___channel_html_gaf28ffcd8b0d5ffaacacc7172ed98627e"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___channel.html#gaf28ffcd8b0d5ffaacacc7172ed98627e">HAL_DFSDM_ChannelInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">Initialize the DFSDM channel according to the specified parameters in the DFSDM_ChannelInitTypeDef st...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:289</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a38ce95466252a9a82aace6a4f683fe36"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a38ce95466252a9a82aace6a4f683fe36">DFSDM_Filter_HandleTypeDef::ExtTriggerEdge</a></div><div class="ttdeci">uint32_t ExtTriggerEdge</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:217</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a7cf65d50aa604d4d65200217261b104a"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a7cf65d50aa604d4d65200217261b104a">DFSDM_Filter_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:222</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___serial_interface_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___serial_interface_type_def.html">DFSDM_Channel_SerialInterfaceTypeDef</a></div><div class="ttdoc">DFSDM channel serial interface structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:99</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html">DFSDM_Filter_InjectedParamTypeDef</a></div><div class="ttdoc">DFSDM filter injected conversion parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:170</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html_a89402220a794d27d195c070451d8748a"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a89402220a794d27d195c070451d8748a">DFSDM_Filter_InjectedParamTypeDef::DmaMode</a></div><div class="ttdeci">FunctionalState DmaMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:175</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga5a8033a7c38fc709d8c9e45d24526980"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga5a8033a7c38fc709d8c9e45d24526980">HAL_DFSDM_FilterPollForRegConversion</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterPollForRegConversion(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Timeout)</div><div class="ttdoc">This function allows to poll for the end of regular conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1772</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___regular_param_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___regular_param_type_def.html">DFSDM_Filter_RegularParamTypeDef</a></div><div class="ttdoc">DFSDM filter regular conversion parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:159</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___awd_type_def_html_a1d27322f3b2c167cf410dd0934f1d958"><div class="ttname"><a href="struct_d_f_s_d_m___channel___awd_type_def.html#a1d27322f3b2c167cf410dd0934f1d958">DFSDM_Channel_AwdTypeDef::FilterOrder</a></div><div class="ttdeci">uint32_t FilterOrder</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:112</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga283c684998ff0679e7315cabac51b30c"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga283c684998ff0679e7315cabac51b30c">HAL_DFSDM_FilterAwdStart_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterAwdStart_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, DFSDM_Filter_AwdParamTypeDef *awdParam)</div><div class="ttdoc">This function allows to start filter analog watchdog in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2556</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html_ab0ff687df5d5200bfd1cb60f55854198"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ab0ff687df5d5200bfd1cb60f55854198">DFSDM_Filter_InjectedParamTypeDef::ExtTriggerEdge</a></div><div class="ttdeci">uint32_t ExtTriggerEdge</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:178</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_ad4b3eaf024c85ade85091892a26f4e64"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#ad4b3eaf024c85ade85091892a26f4e64">DFSDM_Channel_InitTypeDef::Awd</a></div><div class="ttdeci">DFSDM_Channel_AwdTypeDef Awd</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:126</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gab317753f70804a0c439405c8c837e8fd"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gab317753f70804a0c439405c8c837e8fd">HAL_DFSDM_FilterInjectedStart</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to start injected conversion in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2147</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gaf997e42d57f630d8ac863fa4b54d538a"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaf997e42d57f630d8ac863fa4b54d538a">HAL_DFSDM_FilterRegularStart_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to start regular conversion in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1863</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a9109c8ae38717aee518d6fb6ca851146"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a9109c8ae38717aee518d6fb6ca851146">DFSDM_Filter_HandleTypeDef::State</a></div><div class="ttdeci">HAL_DFSDM_Filter_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:221</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea2b11b615e6b261f3910ac46aecb63914"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea2b11b615e6b261f3910ac46aecb63914">HAL_DFSDM_FILTER_STATE_REG</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:150</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gaf2aeaac74d3837078bdb0708c81f0754"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gaf2aeaac74d3837078bdb0708c81f0754">HAL_DFSDM_BitstreamClock_Stop</a></div><div class="ttdeci">void HAL_DFSDM_BitstreamClock_Stop(void)</div><div class="ttdoc">Stop the DFSDM2 as clock source for the bitstream clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3172</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea00e92756a822be9104b61d7dd11aac84"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea00e92756a822be9104b61d7dd11aac84">HAL_DFSDM_FILTER_STATE_INJ</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:151</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_ac191fc033fb387179775c3aa65a98004"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ac191fc033fb387179775c3aa65a98004">DFSDM_MultiChannelConfigTypeDef::DFSDM1ClockIn</a></div><div class="ttdeci">uint32_t DFSDM1ClockIn</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:253</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga6cbb75223a0f9cf5046cb78f0e8f6314"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga6cbb75223a0f9cf5046cb78f0e8f6314">HAL_DFSDM_ClockIn_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_ClockIn_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for CKin signals for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3237</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga4272266095f0e91ed74834c52f1dcc84"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga4272266095f0e91ed74834c52f1dcc84">HAL_DFSDM_FilterGetExdMaxValue</a></div><div class="ttdeci">int32_t HAL_DFSDM_FilterGetExdMaxValue(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t *Channel)</div><div class="ttdoc">This function allows to get extreme detector maximum value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2714</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_a4109eb444ca912cf86894dcdcf6a0c4d"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a4109eb444ca912cf86894dcdcf6a0c4d">DFSDM_Filter_AwdParamTypeDef::HighBreakSignal</a></div><div class="ttdeci">uint32_t HighBreakSignal</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:238</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___init_type_def_html_a6672a1580156a159d2d7287f73495ebf"><div class="ttname"><a href="struct_d_f_s_d_m___filter___init_type_def.html#a6672a1580156a159d2d7287f73495ebf">DFSDM_Filter_InitTypeDef::RegularParam</a></div><div class="ttdeci">DFSDM_Filter_RegularParamTypeDef RegularParam</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:200</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gafcb158095e08c423d88eae62652b9ebc"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gafcb158095e08c423d88eae62652b9ebc">HAL_DFSDM_FilterInjConvHalfCpltCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterInjConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Half injected conversion complete callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3052</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___init_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___init_type_def.html">DFSDM_Filter_InitTypeDef</a></div><div class="ttdoc">DFSDM filter init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:198</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gad5d6c5ea4b430cd7fbfa35606bf81c46"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gad5d6c5ea4b430cd7fbfa35606bf81c46">HAL_DFSDM_FilterInjectedStop</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop injected conversion in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2247</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gab8b64d6fc0d81a58d74afcdc31977bb0"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gab8b64d6fc0d81a58d74afcdc31977bb0">HAL_DFSDM_FilterInjectedStop_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStop_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop injected conversion in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2308</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html">DFSDM_Filter_AwdParamTypeDef</a></div><div class="ttdoc">DFSDM filter analog watchdog parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:228</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___channel_html_gabb505c1d8c5289b87c5b9a2bb0f3732e"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___channel.html#gabb505c1d8c5289b87c5b9a2bb0f3732e">HAL_DFSDM_ChannelMspInit</a></div><div class="ttdeci">void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">Initialize the DFSDM channel MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:566</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga84633b5731568baffe9b853b32a3d8b6"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga84633b5731568baffe9b853b32a3d8b6">HAL_DFSDM_FilterRegularStop_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop regular conversion in DMA mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2080</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga18044c894aca5678a0323ec34f702f79"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga18044c894aca5678a0323ec34f702f79">HAL_DFSDM_FilterRegularStop_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop regular conversion in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1894</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_ab6cf726cf8bcbbe25b99d23785b2566d"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#ab6cf726cf8bcbbe25b99d23785b2566d">DFSDM_Filter_AwdParamTypeDef::LowBreakSignal</a></div><div class="ttdeci">uint32_t LowBreakSignal</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:240</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html_a211503e4f438b6bac87a6eea7b0ce8e5"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html#a211503e4f438b6bac87a6eea7b0ce8e5">DFSDM_Filter_InjectedParamTypeDef::ScanMode</a></div><div class="ttdeci">FunctionalState ScanMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:174</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gaec01b0e749307a44a81031f3c0477697"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gaec01b0e749307a44a81031f3c0477697">HAL_DFSDM_ChannelCkabStop</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelCkabStop(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to stop clock absence detection in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:794</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___filter_html_ga5769248f0c5ac91eaad102e167adc4af"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___filter.html#ga5769248f0c5ac91eaad102e167adc4af">HAL_DFSDM_FilterMspDeInit</a></div><div class="ttdeci">void HAL_DFSDM_FilterMspDeInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">De-initializes the DFSDM filter MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1591</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html">DFSDM_MultiChannelConfigTypeDef</a></div><div class="ttdoc">Synchronization parameters structure definition for STM32F413xx/STM32F423xx devices.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:251</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html">DFSDM_Channel_InitTypeDef</a></div><div class="ttdoc">DFSDM channel init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:121</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___regular_param_type_def_html_a2ca4c88223d828bafbd47e86331efd6b"><div class="ttname"><a href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a2ca4c88223d828bafbd47e86331efd6b">DFSDM_Filter_RegularParamTypeDef::Trigger</a></div><div class="ttdeci">uint32_t Trigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:161</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___handle_type_def_html_a67e9cae4919d033aab7b498474a4f56c"><div class="ttname"><a href="struct_d_f_s_d_m___channel___handle_type_def.html#a67e9cae4919d033aab7b498474a4f56c">DFSDM_Channel_HandleTypeDef::Init</a></div><div class="ttdeci">DFSDM_Channel_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:139</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_a14c0928c96df998a5f0dfa218afeb0ef"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a14c0928c96df998a5f0dfa218afeb0ef">DFSDM_MultiChannelConfigTypeDef::DFSDM2DataDistribution</a></div><div class="ttdeci">uint32_t DFSDM2DataDistribution</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:273</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gaab41c7f7ad28bc90a57ac93cc308bedc"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaab41c7f7ad28bc90a57ac93cc308bedc">HAL_DFSDM_FilterGetConvTimeValue</a></div><div class="ttdeci">uint32_t HAL_DFSDM_FilterGetConvTimeValue(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to get conversion time value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2769</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gab7e36d074da3c9ab25fd47da4756d91c"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gab7e36d074da3c9ab25fd47da4756d91c">HAL_DFSDM_DataIn0_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_DataIn0_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for DataIn0 signals for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3303</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_ae97438b4a70a391279cc58ba1f4d30f0"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#ae97438b4a70a391279cc58ba1f4d30f0">DFSDM_Filter_HandleTypeDef::InjectedTrigger</a></div><div class="ttdeci">uint32_t InjectedTrigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:216</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___awd_type_def_html_a4334713efeca246a43eda97618899fd8"><div class="ttname"><a href="struct_d_f_s_d_m___channel___awd_type_def.html#a4334713efeca246a43eda97618899fd8">DFSDM_Channel_AwdTypeDef::Oversampling</a></div><div class="ttdeci">uint32_t Oversampling</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:114</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga2da060358092fca6e500d6953d351db8"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2da060358092fca6e500d6953d351db8">HAL_DFSDM_FilterGetInjectedValue</a></div><div class="ttdeci">int32_t HAL_DFSDM_FilterGetInjectedValue(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t *Channel)</div><div class="ttdoc">This function allows to get injected conversion value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2529</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_abb70d94c210dc8363ed23a914e7145d2"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#abb70d94c210dc8363ed23a914e7145d2">DFSDM_Filter_HandleTypeDef::RegularTrigger</a></div><div class="ttdeci">uint32_t RegularTrigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:215</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga34a165ae549e41e079381a4446b5abb3"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga34a165ae549e41e079381a4446b5abb3">HAL_DFSDM_ChannelScdStart_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelScdStart_IT(DFSDM_Channel_HandleTypeDef *hdfsdm_channel, uint32_t Threshold, uint32_t BreakSignal)</div><div class="ttdoc">This function allows to start short circuit detection in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1216</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a1db671765916d81a4c8f45ae2745b135"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a1db671765916d81a4c8f45ae2745b135">DFSDM_Filter_HandleTypeDef::InjectedScanMode</a></div><div class="ttdeci">FunctionalState InjectedScanMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:218</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_aeebbb40d0563c0b0becaa1c32131db79"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#aeebbb40d0563c0b0becaa1c32131db79">DFSDM_Filter_AwdParamTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:232</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga61ab9f2b9751b5b8188ddc95a6e169bb"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga61ab9f2b9751b5b8188ddc95a6e169bb">HAL_DFSDM_ChannelCkabStop_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelCkabStop_IT(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to stop clock absence detection in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:970</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___awd_param_type_def_html_a09da5b2fe050fe41953cebcc79d4f110"><div class="ttname"><a href="struct_d_f_s_d_m___filter___awd_param_type_def.html#a09da5b2fe050fe41953cebcc79d4f110">DFSDM_Filter_AwdParamTypeDef::LowThreshold</a></div><div class="ttdeci">int32_t LowThreshold</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:236</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gad64d5a395df672c8008e08dd320a1b62"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gad64d5a395df672c8008e08dd320a1b62">HAL_DFSDM_FilterRegConvHalfCpltCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Half regular conversion complete callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3022</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_ad458eda9a875f82d986d64e2b668cfac"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#ad458eda9a875f82d986d64e2b668cfac">DFSDM_Filter_HandleTypeDef::InjectedChannelsNbr</a></div><div class="ttdeci">uint32_t InjectedChannelsNbr</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:219</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gae16e3eee2654dbc713fac485628bd4fa"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gae16e3eee2654dbc713fac485628bd4fa">HAL_DFSDM_ChannelPollForCkab</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelPollForCkab(DFSDM_Channel_HandleTypeDef *hdfsdm_channel, uint32_t Timeout)</div><div class="ttdoc">This function allows to poll for the clock absence detection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:706</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a8091f06c5ad766d01d8b9b643ceff905"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a8091f06c5ad766d01d8b9b643ceff905">DFSDM_Filter_HandleTypeDef::hdmaInj</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmaInj</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:213</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a08954db461f2d66ed6090355243d2ebe"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a08954db461f2d66ed6090355243d2ebe">DFSDM_Filter_HandleTypeDef::RegularContMode</a></div><div class="ttdeci">uint32_t RegularContMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:214</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___filter_param_type_def_html_a41a57bc18c659499de790a9941b9a0a7"><div class="ttname"><a href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a41a57bc18c659499de790a9941b9a0a7">DFSDM_Filter_FilterParamTypeDef::Oversampling</a></div><div class="ttdeci">uint32_t Oversampling</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:189</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_af2c72ad92d75db770917b2ebf1697086"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#af2c72ad92d75db770917b2ebf1697086">DFSDM_Channel_InitTypeDef::OutputClock</a></div><div class="ttdeci">DFSDM_Channel_OutputClockTypeDef OutputClock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:123</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gaa0a1656c691c65ad10cfed87732abcef"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gaa0a1656c691c65ad10cfed87732abcef">HAL_DFSDM_FilterInjectedStart_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedStart_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to start injected conversion in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2277</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___output_clock_type_def_html_af57d81a389b3f15666f02f7811529956"><div class="ttname"><a href="struct_d_f_s_d_m___channel___output_clock_type_def.html#af57d81a389b3f15666f02f7811529956">DFSDM_Channel_OutputClockTypeDef::Divider</a></div><div class="ttdeci">uint32_t Divider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:79</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga3e3ff7345f3d8ea692b22319061e7299"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga3e3ff7345f3d8ea692b22319061e7299">HAL_DFSDM_ClockOut_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_ClockOut_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for CKOut signals for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3270</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___input_type_def_html_a3a93133f2585c9850c03dbec41992e7c"><div class="ttname"><a href="struct_d_f_s_d_m___channel___input_type_def.html#a3a93133f2585c9850c03dbec41992e7c">DFSDM_Channel_InputTypeDef::Pins</a></div><div class="ttdeci">uint32_t Pins</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:92</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_gabe449dfca941147d84ac8e0615092643"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#gabe449dfca941147d84ac8e0615092643">HAL_DFSDM_FilterExdStart</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterExdStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Channel)</div><div class="ttdoc">This function allows to start extreme detector feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2645</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___regular_param_type_def_html_a1916ecc03037ef672041dc6767e14e5f"><div class="ttname"><a href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a1916ecc03037ef672041dc6767e14e5f">DFSDM_Filter_RegularParamTypeDef::FastMode</a></div><div class="ttdeci">FunctionalState FastMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:163</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga2ae4d3434c5fcd4e6991297cd298c1a4"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga2ae4d3434c5fcd4e6991297cd298c1a4">HAL_DFSDM_IRQHandler</a></div><div class="ttdeci">void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function handles the DFSDM interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2792</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gaf9d8170b00c334c295be7d52ea3c9bf1"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gaf9d8170b00c334c295be7d52ea3c9bf1">HAL_DFSDM_DisableDelayClock</a></div><div class="ttdeci">void HAL_DFSDM_DisableDelayClock(uint32_t MCHDLY)</div><div class="ttdoc">Disable Delay Clock for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3190</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga6ffa9cc7d62c352c25293782f6d76957"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga6ffa9cc7d62c352c25293782f6d76957">HAL_DFSDM_FilterErrorCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Error callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3086</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___filter_html_gaea6f2756cd3ac0834dc253aadcbed6bc"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___filter.html#gaea6f2756cd3ac0834dc253aadcbed6bc">HAL_DFSDM_FilterDeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterDeInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">De-initializes the DFSDM filter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1549</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html_af44bb7fc52c2da45a180d955ed257b1b"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html#af44bb7fc52c2da45a180d955ed257b1b">DFSDM_Filter_InjectedParamTypeDef::ExtTrigger</a></div><div class="ttdeci">uint32_t ExtTrigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:176</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga73c267749d7847a98f64a46cc6a02e95"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga73c267749d7847a98f64a46cc6a02e95">HAL_DFSDM_FilterRegularStop</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop regular conversion in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1833</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga518cdb7b251549e39eb7fb34d7496270"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga518cdb7b251549e39eb7fb34d7496270">HAL_DFSDM_FilterAwdCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Channel, uint32_t Threshold)</div><div class="ttdoc">Filter analog watchdog callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3068</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_af788b65dd2e73b7e3ea271f16bf3613e"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#af788b65dd2e73b7e3ea271f16bf3613e">DFSDM_MultiChannelConfigTypeDef::DFSDM2BitClkDistribution</a></div><div class="ttdeci">uint32_t DFSDM2BitClkDistribution</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:265</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_a9a48e99288592101ce4354d3d938ba12"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#a9a48e99288592101ce4354d3d938ba12">DFSDM_Filter_HandleTypeDef::InjConvRemaining</a></div><div class="ttdeci">uint32_t InjConvRemaining</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:220</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea7d9f8dbc1d25c6c22bc03a5245d773c5"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea7d9f8dbc1d25c6c22bc03a5245d773c5">HAL_DFSDM_FILTER_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:149</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga974eff75c8b887d0d12fe0ca809a398d"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga974eff75c8b887d0d12fe0ca809a398d">HAL_DFSDM_EnableDelayClock</a></div><div class="ttdeci">void HAL_DFSDM_EnableDelayClock(uint32_t MCHDLY)</div><div class="ttdoc">Enable Delay Clock for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3217</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_aedcddd667ba373ebb534e4253c826379"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aedcddd667ba373ebb534e4253c826379">DFSDM_MultiChannelConfigTypeDef::DFSDM1ClockOut</a></div><div class="ttdeci">uint32_t DFSDM1ClockOut</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:257</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_a9124307f228553d12c5bdc1a4f9295e4"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#a9124307f228553d12c5bdc1a4f9295e4">DFSDM_Channel_InitTypeDef::Input</a></div><div class="ttdeci">DFSDM_Channel_InputTypeDef Input</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:124</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gac5980eef7525a99c9e6c7429171f15f2"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gac5980eef7525a99c9e6c7429171f15f2">HAL_DFSDM_ChannelScdCallback</a></div><div class="ttdeci">void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">Short circuit detection callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1272</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga634f31be4f50f369381d7e5cb806bece"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga634f31be4f50f369381d7e5cb806bece">HAL_DFSDM_FilterAwdStop_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterAwdStop_IT(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop filter analog watchdog in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2605</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___serial_interface_type_def_html_abcd8f7e265deaade6bcc3e05578305a4"><div class="ttname"><a href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#abcd8f7e265deaade6bcc3e05578305a4">DFSDM_Channel_SerialInterfaceTypeDef::SpiClock</a></div><div class="ttdeci">uint32_t SpiClock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:103</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga6c8d99fd304a59141ca03edd89054743"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga6c8d99fd304a59141ca03edd89054743">HAL_DFSDM_FilterRegularStart_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, int32_t *pData, uint32_t Length)</div><div class="ttdoc">This function allows to start regular conversion in DMA mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1932</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_ad9cce72eef13a109703e688d11634cc7"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#ad9cce72eef13a109703e688d11634cc7">DFSDM_Filter_HandleTypeDef::Instance</a></div><div class="ttdeci">DFSDM_Filter_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:210</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___output_clock_type_def_html_a2031a00777d7aa7e913c994a55e51422"><div class="ttname"><a href="struct_d_f_s_d_m___channel___output_clock_type_def.html#a2031a00777d7aa7e913c994a55e51422">DFSDM_Channel_OutputClockTypeDef::Activation</a></div><div class="ttdeci">FunctionalState Activation</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:76</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_ab8fa5d1e813a02ae23c5549d9cf05a3d"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#ab8fa5d1e813a02ae23c5549d9cf05a3d">DFSDM_MultiChannelConfigTypeDef::DFSDM2ClockOut</a></div><div class="ttdeci">uint32_t DFSDM2ClockOut</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:259</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_a9decf6a2cb5b66888326331ab9a9a63a"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a9decf6a2cb5b66888326331ab9a9a63a">DFSDM_MultiChannelConfigTypeDef::DFSDM2ClockIn</a></div><div class="ttdeci">uint32_t DFSDM2ClockIn</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:255</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___serial_interface_type_def_html_acd6b6cc79eda4a70ed78e4db134e77a5"><div class="ttname"><a href="struct_d_f_s_d_m___channel___serial_interface_type_def.html#acd6b6cc79eda4a70ed78e4db134e77a5">DFSDM_Channel_SerialInterfaceTypeDef::Type</a></div><div class="ttdeci">uint32_t Type</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:101</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___init_type_def_html_aeadf01aa2b3266e0ab50c3a6cede6078"><div class="ttname"><a href="struct_d_f_s_d_m___filter___init_type_def.html#aeadf01aa2b3266e0ab50c3a6cede6078">DFSDM_Filter_InitTypeDef::FilterParam</a></div><div class="ttdeci">DFSDM_Filter_FilterParamTypeDef FilterParam</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:202</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gac175507d6bc776153d81dae44473b8f7"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gac175507d6bc776153d81dae44473b8f7">HAL_DFSDM_ChannelPollForScd</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelPollForScd(DFSDM_Channel_HandleTypeDef *hdfsdm_channel, uint32_t Timeout)</div><div class="ttdoc">This function allows to poll for the short circuit detection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1075</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga64bb25a57dd27f82f5561590d4ca28d8"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga64bb25a57dd27f82f5561590d4ca28d8">HAL_DFSDM_FilterGetRegularValue</a></div><div class="ttdeci">int32_t HAL_DFSDM_FilterGetRegularValue(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t *Channel)</div><div class="ttdoc">This function allows to get regular conversion value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2119</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___injected_param_type_def_html_ac861d231c1ae705b0b64c51ffdd021a9"><div class="ttname"><a href="struct_d_f_s_d_m___filter___injected_param_type_def.html#ac861d231c1ae705b0b64c51ffdd021a9">DFSDM_Filter_InjectedParamTypeDef::Trigger</a></div><div class="ttdeci">uint32_t Trigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:172</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group4___filter_html_ga37c70d19fe7d761e3c131e93046df2ac"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group4___filter.html#ga37c70d19fe7d761e3c131e93046df2ac">HAL_DFSDM_FilterGetError</a></div><div class="ttdeci">uint32_t HAL_DFSDM_FilterGetError(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to get the current DFSDM filter error.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3129</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___filter_html_ga066f14b526efd7bc93e05060018e767a"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___filter.html#ga066f14b526efd7bc93e05060018e767a">HAL_DFSDM_FilterConfigRegChannel</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Channel, uint32_t ContinuousMode)</div><div class="ttdoc">This function allows to select channel and to enable/disable continuous mode for regular conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1628</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga10cbc496c5d3ae7180e5e93493d5257a"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga10cbc496c5d3ae7180e5e93493d5257a">HAL_DFSDM_FilterRegularStart</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to start regular conversion in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1743</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___output_clock_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___output_clock_type_def.html">DFSDM_Channel_OutputClockTypeDef</a></div><div class="ttdoc">DFSDM channel output clock structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:74</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html_abd090d7e5b7c34f8cf339b9925c89ef3"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html#abd090d7e5b7c34f8cf339b9925c89ef3">DFSDM_Filter_HandleTypeDef::Init</a></div><div class="ttdeci">DFSDM_Filter_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:211</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga06621b6d32ad1a8bfa669e6d72a3ccf5"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga06621b6d32ad1a8bfa669e6d72a3ccf5">HAL_DFSDM_FilterRegConvCpltCallback</a></div><div class="ttdeci">void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Regular conversion complete callback.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3008</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___input_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___input_type_def.html">DFSDM_Channel_InputTypeDef</a></div><div class="ttdoc">DFSDM channel input structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:86</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:155</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga448d2529f7c31dea7c18561677731d6c"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga448d2529f7c31dea7c18561677731d6c">HAL_DFSDM_FilterExdStop</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterExdStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to stop extreme detector feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2676</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___input_type_def_html_ad89324f120c57d9d0ab5798a103067bb"><div class="ttname"><a href="struct_d_f_s_d_m___channel___input_type_def.html#ad89324f120c57d9d0ab5798a103067bb">DFSDM_Channel_InputTypeDef::Multiplexer</a></div><div class="ttdeci">uint32_t Multiplexer</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:88</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___filter_param_type_def_html_a09c7537c423dca6f3c1178eb56c0fcc3"><div class="ttname"><a href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a09c7537c423dca6f3c1178eb56c0fcc3">DFSDM_Filter_FilterParamTypeDef::IntOversampling</a></div><div class="ttdeci">uint32_t IntOversampling</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:191</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea3d4278aae9ab9f00c93f6613f39f60be"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea3d4278aae9ab9f00c93f6613f39f60be">HAL_DFSDM_FILTER_STATE_REG_INJ</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:152</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___filter_param_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___filter_param_type_def.html">DFSDM_Filter_FilterParamTypeDef</a></div><div class="ttdoc">DFSDM filter parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:185</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_ga131659d22dd4d04ac2fa821e15354959"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#ga131659d22dd4d04ac2fa821e15354959">HAL_DFSDM_ChannelScdStart</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelScdStart(DFSDM_Channel_HandleTypeDef *hdfsdm_channel, uint32_t Threshold, uint32_t BreakSignal)</div><div class="ttdoc">This function allows to start short circuit detection in polling mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1038</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___regular_param_type_def_html_a4adcab8ff576fa4d705a9fe03132ce42"><div class="ttname"><a href="struct_d_f_s_d_m___filter___regular_param_type_def.html#a4adcab8ff576fa4d705a9fe03132ce42">DFSDM_Filter_RegularParamTypeDef::DmaMode</a></div><div class="ttdeci">FunctionalState DmaMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:164</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___handle_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___filter___handle_type_def.html">DFSDM_Filter_HandleTypeDef</a></div><div class="ttdoc">DFSDM filter handle structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:208</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___input_type_def_html_a65a6bba10b43ce8cddd6722903af07d8"><div class="ttname"><a href="struct_d_f_s_d_m___channel___input_type_def.html#a65a6bba10b43ce8cddd6722903af07d8">DFSDM_Channel_InputTypeDef::DataPacking</a></div><div class="ttdeci">uint32_t DataPacking</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:90</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_a67acdfda45b913652ad5d7bceb8bf15e"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#a67acdfda45b913652ad5d7bceb8bf15e">DFSDM_Channel_InitTypeDef::SerialInterface</a></div><div class="ttdeci">DFSDM_Channel_SerialInterfaceTypeDef SerialInterface</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:125</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga8a5ecba4e615ebcdc8524056a3dedbdf"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga8a5ecba4e615ebcdc8524056a3dedbdf">HAL_DFSDM_FilterPollForInjConversion</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterPollForInjConversion(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Timeout)</div><div class="ttdoc">This function allows to poll for the end of injected conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2176</div></div>
<div class="ttc" id="stm32f4xx__hal__dfsdm_8h_html_a9ee69fcbbc7222551c31cab4359098cea89cab9041acbc6e14d72c2010f84326a"><div class="ttname"><a href="stm32f4xx__hal__dfsdm_8h.html#a9ee69fcbbc7222551c31cab4359098cea89cab9041acbc6e14d72c2010f84326a">HAL_DFSDM_FILTER_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:148</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___handle_type_def_html_a87096fbb93531e6031c8142eacdd7bbe"><div class="ttname"><a href="struct_d_f_s_d_m___channel___handle_type_def.html#a87096fbb93531e6031c8142eacdd7bbe">DFSDM_Channel_HandleTypeDef::Instance</a></div><div class="ttdeci">DFSDM_Channel_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:138</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group4___filter_html_ga49d1339edd2b22aa01f0932842bbe42b"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group4___filter.html#ga49d1339edd2b22aa01f0932842bbe42b">HAL_DFSDM_FilterGetState</a></div><div class="ttdeci">HAL_DFSDM_Filter_StateTypeDef HAL_DFSDM_FilterGetState(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">This function allows to get the current DFSDM filter handle state.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3118</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga0cf4fdd4bdf6b45b87bdf799d93ce5c4"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga0cf4fdd4bdf6b45b87bdf799d93ce5c4">HAL_DFSDM_BitStreamClkDistribution_Config</a></div><div class="ttdeci">void HAL_DFSDM_BitStreamClkDistribution_Config(uint32_t source)</div><div class="ttdoc">Configure the distribution of the bitstream clock gated from TIM4_OC for DFSDM1 or TIM3_OC for DFSDM2...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3411</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga2e6beeeb425e29d1a950b371e81e78fd"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga2e6beeeb425e29d1a950b371e81e78fd">HAL_DFSDM_DataIn2_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_DataIn2_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for DataIn2 signals for DFSDM1/2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3334</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___channel_html_ga1557e06cb9b288eb0cebf557d510ad25"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___channel.html#ga1557e06cb9b288eb0cebf557d510ad25">HAL_DFSDM_ChannelGetState</a></div><div class="ttdeci">HAL_DFSDM_Channel_StateTypeDef HAL_DFSDM_ChannelGetState(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to get the current DFSDM channel handle state.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1401</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___awd_type_def_html"><div class="ttname"><a href="struct_d_f_s_d_m___channel___awd_type_def.html">DFSDM_Channel_AwdTypeDef</a></div><div class="ttdoc">DFSDM channel analog watchdog structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:110</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gacd85e4e7b40dd84b5b0b1266e5908fe9"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gacd85e4e7b40dd84b5b0b1266e5908fe9">HAL_DFSDM_DataIn4_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_DataIn4_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for DataIn4 signals for DFSDM2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3363</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___filter_param_type_def_html_a4487026369156e7bf41fc424743243bc"><div class="ttname"><a href="struct_d_f_s_d_m___filter___filter_param_type_def.html#a4487026369156e7bf41fc424743243bc">DFSDM_Filter_FilterParamTypeDef::SincOrder</a></div><div class="ttdeci">uint32_t SincOrder</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:187</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gadd3eee1ffd47d855d8488fa2fbbebc23"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gadd3eee1ffd47d855d8488fa2fbbebc23">HAL_DFSDM_DataIn6_SourceSelection</a></div><div class="ttdeci">void HAL_DFSDM_DataIn6_SourceSelection(uint32_t source)</div><div class="ttdoc">Select the source for DataIn6 signals for DFSDM2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3381</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group1___filter_html_ga005c02ded0f81f64452cfb7091e1889b"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group1___filter.html#ga005c02ded0f81f64452cfb7091e1889b">HAL_DFSDM_FilterMspInit</a></div><div class="ttdeci">void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)</div><div class="ttdoc">Initializes the DFSDM filter MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1577</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_a7afbb9d311be09dbb1509cbbcf629cab"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#a7afbb9d311be09dbb1509cbbcf629cab">DFSDM_MultiChannelConfigTypeDef::DFSDM1BitClkDistribution</a></div><div class="ttdeci">uint32_t DFSDM1BitClkDistribution</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:261</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga607644833d6554367360f76815476bcc"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga607644833d6554367360f76815476bcc">HAL_DFSDM_FilterInjectedMsbStart_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterInjectedMsbStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, int16_t *pData, uint32_t Length)</div><div class="ttdoc">This function allows to start injected conversion in DMA mode and to get only the 16 most significant...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2421</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group3___filter_html_ga5719de1d07a37303afcceb59c1035633"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group3___filter.html#ga5719de1d07a37303afcceb59c1035633">HAL_DFSDM_FilterRegularMsbStart_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterRegularMsbStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, int16_t *pData, uint32_t Length)</div><div class="ttdoc">This function allows to start regular conversion in DMA mode and to get only the 16 most significant ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:2009</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___channel_html_gafce3176eb397de3f3a4ea81b175e31dd"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___channel.html#gafce3176eb397de3f3a4ea81b175e31dd">HAL_DFSDM_ChannelScdStop_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_ChannelScdStop_IT(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)</div><div class="ttdoc">This function allows to stop short circuit detection in interrupt mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1287</div></div>
<div class="ttc" id="struct_d_f_s_d_m___multi_channel_config_type_def_html_aca87fed728c1ee6f41ef01b3f2f6f511"><div class="ttname"><a href="struct_d_f_s_d_m___multi_channel_config_type_def.html#aca87fed728c1ee6f41ef01b3f2f6f511">DFSDM_MultiChannelConfigTypeDef::DFSDM1DataDistribution</a></div><div class="ttdeci">uint32_t DFSDM1DataDistribution</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:271</div></div>
<div class="ttc" id="struct_d_f_s_d_m___channel___init_type_def_html_a0c190e97530b02a76cce142026307092"><div class="ttname"><a href="struct_d_f_s_d_m___channel___init_type_def.html#a0c190e97530b02a76cce142026307092">DFSDM_Channel_InitTypeDef::Offset</a></div><div class="ttdeci">int32_t Offset</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:127</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_gae7404913aca546586ada74f489082f5e"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#gae7404913aca546586ada74f489082f5e">HAL_DFSDM_ConfigMultiChannelDelay</a></div><div class="ttdeci">void HAL_DFSDM_ConfigMultiChannelDelay(DFSDM_MultiChannelConfigTypeDef *mchdlystruct)</div><div class="ttdoc">Configure multi channel delay block: Use DFSDM2 audio clock source as input clock for DFSDM1 and DFSD...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3469</div></div>
<div class="ttc" id="struct_d_f_s_d_m___filter___init_type_def_html_ab44cd9cd63e7f27356f2bdceab0b5bc5"><div class="ttname"><a href="struct_d_f_s_d_m___filter___init_type_def.html#ab44cd9cd63e7f27356f2bdceab0b5bc5">DFSDM_Filter_InitTypeDef::InjectedParam</a></div><div class="ttdeci">DFSDM_Filter_InjectedParamTypeDef InjectedParam</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.h:201</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group2___filter_html_gac63a2ff19eecb217b20a32712df32520"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group2___filter.html#gac63a2ff19eecb217b20a32712df32520">HAL_DFSDM_FilterConfigInjChannel</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DFSDM_FilterConfigInjChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter, uint32_t Channel)</div><div class="ttdoc">This function allows to select channels for injected conversion.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:1673</div></div>
<div class="ttc" id="group___d_f_s_d_m___exported___functions___group5___filter_html_ga5c4efe9470b4cd08fe6cfddb090fe613"><div class="ttname"><a href="group___d_f_s_d_m___exported___functions___group5___filter.html#ga5c4efe9470b4cd08fe6cfddb090fe613">HAL_DFSDM_BitstreamClock_Start</a></div><div class="ttdeci">void HAL_DFSDM_BitstreamClock_Start(void)</div><div class="ttdoc">Select the DFSDM2 as clock source for the bitstream clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dfsdm.c:3156</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
