#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 18:52:40 2025
# Process ID: 23740
# Current directory: C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21128 C:\Users\parkj\Desktop\250325_Uart_Sensor\project_2\project_2.xpr
# Log file: C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/vivado.log
# Journal file: C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.gen/sources_1', nor could it be found using path 'C:/Users/kccistc/Desktop/250325_Verilog_Project3/250325_Uart_Sensor/project_2/project_2.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/XDC/Basys-3-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/XDC/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/XDC/Basys-3-Master.xdc
file mkdir C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/verilog/Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dut
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1520.852 ; gain = 235.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dut' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
INFO: [Synth 8-6157] synthesizing module 'dut_ctr' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter SYNC_LOW bound to: 4'b0011 
	Parameter SYNC_HIGH bound to: 4'b0100 
	Parameter DATA_SYNC bound to: 4'b0101 
	Parameter DATA_BIT bound to: 4'b0110 
	Parameter STOP bound to: 4'b0111 
	Parameter READ bound to: 4'b1000 
	Parameter TICK_SEC bound to: 18 - type: integer 
	Parameter WAIT_TIME bound to: 30 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0_CNT bound to: 3 - type: integer 
	Parameter DATA_1_CNT bound to: 7 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
	Parameter TIME_OUT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_ctr' (1#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (2#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'dnt_led' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dnt_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dnt_led' (3#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dnt_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_dut' (4#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.574 ; gain = 289.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.574 ; gain = 289.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.574 ; gain = 289.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hw_sw[0]'. [C:/verilog/Basys-3-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hw_sw[1]'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[0]'. [C:/verilog/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[1]'. [C:/verilog/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[2]'. [C:/verilog/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[3]'. [C:/verilog/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[4]'. [C:/verilog/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[5]'. [C:/verilog/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[6]'. [C:/verilog/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_font[7]'. [C:/verilog/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_comm[0]'. [C:/verilog/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_comm[1]'. [C:/verilog/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_comm[2]'. [C:/verilog/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fnd_comm[3]'. [C:/verilog/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/verilog/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_clear'. [C:/verilog/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_run'. [C:/verilog/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_sec'. [C:/verilog/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_min'. [C:/verilog/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/verilog/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/verilog/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1817.844 ; gain = 532.867
11 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1817.844 ; gain = 680.379
