# alu2020
huat la srs fully modular arithmetic logic unit 

design considerations:
realised that the multiply module takes only a few lines of code so included it as a subset of compare.luc
