Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 10 01:57:18 2023
| Host         : DESKTOP-QTJ7392 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1744 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[5] (HIGH)

 There are 1744 register/latch pins with no clock driven by root clock pin: clkdiv_reg[1]/Q (HIGH)

 There are 1744 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemRead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/ALUOp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/ALUOp_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.729        0.000                      0                   48        0.095        0.000                      0                   48       49.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.729        0.000                      0                   48        0.095        0.000                      0                   48       49.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.729ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.091ns (33.823%)  route 2.135ns (66.177%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.237    seg/clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  seg/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  seg/i_data_store_reg[4]/Q
                         net (fo=1, routed)           0.992     6.684    seg/i_data_store_reg_n_4_[4]
    SLICE_X41Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  seg/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.808    seg/o_seg_r[6]_i_8_n_4
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     7.020 r  seg/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.143     8.163    seg/o_seg_r_reg[6]_i_3_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.299     8.462 r  seg/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.462    seg/o_seg_r[4]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.031   105.191    seg/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 96.729    

Slack (MET) :             96.743ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.121ns (34.433%)  route 2.135ns (65.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.237    seg/clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  seg/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  seg/i_data_store_reg[4]/Q
                         net (fo=1, routed)           0.992     6.684    seg/i_data_store_reg_n_4_[4]
    SLICE_X41Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  seg/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.808    seg/o_seg_r[6]_i_8_n_4
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     7.020 r  seg/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.143     8.163    seg/o_seg_r_reg[6]_i_3_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I2_O)        0.329     8.492 r  seg/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.492    seg/o_seg_r[5]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.075   105.235    seg/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 96.743    

Slack (MET) :             96.854ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.289ns (41.556%)  route 1.813ns (58.444%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    seg/clk_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  seg/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.478     5.712 r  seg/i_data_store_reg[23]/Q
                         net (fo=1, routed)           0.826     6.538    seg/data2[7]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.295     6.833 r  seg/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.833    seg/o_seg_r[6]_i_7_n_4
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.050 r  seg/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.987     8.037    seg/o_seg_r_reg[6]_i_2_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.299     8.336 r  seg/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.336    seg/o_seg_r[0]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.029   105.189    seg/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 96.854    

Slack (MET) :             96.872ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 1.317ns (42.079%)  route 1.813ns (57.921%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    seg/clk_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  seg/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.478     5.712 r  seg/i_data_store_reg[23]/Q
                         net (fo=1, routed)           0.826     6.538    seg/data2[7]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.295     6.833 r  seg/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.833    seg/o_seg_r[6]_i_7_n_4
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     7.050 r  seg/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.987     8.037    seg/o_seg_r_reg[6]_i_2_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.327     8.364 r  seg/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.364    seg/o_seg_r[1]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.075   105.235    seg/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 96.872    

Slack (MET) :             96.903ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.091ns (35.739%)  route 1.962ns (64.261%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.237    seg/clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  seg/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  seg/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.113     6.806    seg/data1[1]
    SLICE_X39Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  seg/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.930    seg/o_seg_r[6]_i_12_n_4
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  seg/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.848     7.990    seg/o_seg_r_reg[6]_i_5_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.299     8.289 r  seg/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.289    seg/o_seg_r[6]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.032   105.192    seg/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.192    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 96.903    

Slack (MET) :             96.904ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.091ns (35.762%)  route 1.960ns (64.238%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.237    seg/clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  seg/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  seg/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.113     6.806    seg/data1[1]
    SLICE_X39Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  seg/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.930    seg/o_seg_r[6]_i_12_n_4
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  seg/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.846     7.988    seg/o_seg_r_reg[6]_i_5_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I2_O)        0.299     8.287 r  seg/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.287    seg/o_seg_r[2]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.031   105.191    seg/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                 96.904    

Slack (MET) :             96.920ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.119ns (36.346%)  route 1.960ns (63.654%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.237    seg/clk_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  seg/i_data_store_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  seg/i_data_store_reg[9]/Q
                         net (fo=1, routed)           1.113     6.806    seg/data1[1]
    SLICE_X39Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  seg/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.930    seg/o_seg_r[6]_i_12_n_4
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  seg/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.846     7.988    seg/o_seg_r_reg[6]_i_5_n_4
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.327     8.315 r  seg/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.315    seg/o_seg_r[3]_i_1_n_4
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.514   104.937    seg/clk_IBUF_BUFG
    SLICE_X37Y86         FDPE                                         r  seg/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X37Y86         FDPE (Setup_fdpe_C_D)        0.075   105.235    seg/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 96.920    

Slack (MET) :             97.366ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 2.034ns (80.579%)  route 0.490ns (19.421%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.490     6.180    clkdiv_reg[1]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.197    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.759 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.759    clkdiv_reg[24]_i_1_n_10
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.062   105.125    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 97.366    

Slack (MET) :             97.477ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.686%)  route 0.490ns (20.314%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.490     6.180    clkdiv_reg[1]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.197    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.648 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.648    clkdiv_reg[24]_i_1_n_11
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.062   105.125    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                 97.477    

Slack (MET) :             97.480ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.661%)  route 0.490ns (20.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.490     6.180    clkdiv_reg[1]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.854 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.197    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.645 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.645    clkdiv_reg[20]_i_1_n_10
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.496   104.918    clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.062   105.125    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 97.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clkdiv_reg[16]_i_1_n_11
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clkdiv_reg[16]_i_1_n_9
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[16]_i_1_n_10
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clkdiv_reg[16]_i_1_n_8
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    clkdiv_reg[20]_i_1_n_11
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    clkdiv_reg[20]_i_1_n_9
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    clkdiv_reg[20]_i_1_n_10
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    clkdiv_reg[20]_i_1_n_8
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    clkdiv_reg[24]_i_1_n_11
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.469ns (81.161%)  route 0.109ns (18.839%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_4_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    clkdiv_reg[24]_i_1_n_10
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y96    clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y98    clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y98    clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y99    clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y99    clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y99    clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y99    clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y100   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y100   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X49Y85    seg/i_data_store_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y96    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y98    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y98    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y99    clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y100   clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y87    seg/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y87    seg/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y84    seg/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y87    seg/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y87    seg/i_data_store_reg[20]/C



