5 10 101 9 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd delay2.vcd -o delay2.cdd -v delay2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" delay2.v 1 29 1
2 1 6 110013 4 1 100c 0 0 1 1 clk
2 2 6 90013 7 27 100a 1 0 1 18 0 1 0 0 0 0
1 a 3 70006 1 0 0 0 1 17 0 1 1 0 0
1 b 3 70009 1 0 0 0 1 17 0 1 1 0 0
1 clk 4 70006 1 0 0 0 1 17 0 1 1 1 0
4 2 7 2 0
3 1 main.$u0 "main.$u0" delay2.v 0 10 1
3 1 main.$u1 "main.$u1" delay2.v 0 22 1
3 1 main.$u2 "main.$u2" delay2.v 0 27 1
